-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Fri Apr 26 20:02:51 2024
-- Host        : DESKTOP-32F9FGL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top ODIN_design_ODIN_0_0 -prefix
--               ODIN_design_ODIN_0_0_ ODIN_design_ODIN_0_0_sim_netlist.vhdl
-- Design      : ODIN_design_ODIN_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_SRAM_256x128_wrapper is
  port (
    RST_sync_reg : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    SRAM_reg_0_0 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_1 : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_2 : out STD_LOGIC;
    SRAM_reg_0_1 : out STD_LOGIC;
    SRAM_reg_0_2 : out STD_LOGIC;
    SRAM_reg_1_0 : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    SRAM_reg_0_3 : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    SRAM_reg_0_4 : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : out STD_LOGIC;
    SRAM_reg_0_5 : out STD_LOGIC;
    SRAM_reg_0_6 : out STD_LOGIC;
    \priority_reg[4]_1\ : out STD_LOGIC;
    SRAM_reg_0_7 : out STD_LOGIC;
    SRAM_reg_0_8 : out STD_LOGIC;
    SRAM_reg_0_9 : out STD_LOGIC;
    SRAM_reg_0_10 : out STD_LOGIC;
    SRAM_reg_0_11 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : out STD_LOGIC;
    SRAM_reg_0_12 : out STD_LOGIC;
    SRAM_reg_0_13 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    SRAM_reg_0_14 : out STD_LOGIC;
    \priority_reg[4]_2\ : out STD_LOGIC;
    SRAM_reg_0_15 : out STD_LOGIC;
    \priority_reg[4]_3\ : out STD_LOGIC;
    SRAM_reg_0_16 : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    SRAM_reg_0_17 : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    SRAM_reg_0_18 : out STD_LOGIC;
    SRAM_reg_0_19 : out STD_LOGIC;
    SRAM_reg_1_1 : out STD_LOGIC;
    Qr : out STD_LOGIC_VECTOR ( 111 downto 0 );
    SRAM_reg_0_20 : out STD_LOGIC;
    SRAM_reg_0_21 : out STD_LOGIC;
    \priority_reg[4]_4\ : out STD_LOGIC;
    SRAM_reg_0_22 : out STD_LOGIC;
    SRAM_reg_0_23 : out STD_LOGIC;
    SRAM_reg_1_2 : out STD_LOGIC;
    \priority_reg[4]_5\ : out STD_LOGIC;
    SRAM_reg_0_24 : out STD_LOGIC;
    SRAM_reg_0_25 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_3 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_4 : out STD_LOGIC;
    \priority_reg[3]_2\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_5 : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    SRAM_reg_1_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_6 : out STD_LOGIC;
    \priority_reg[5]_4\ : out STD_LOGIC;
    \priority_reg[5]_5\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_6 : out STD_LOGIC;
    SRAM_reg_1_7 : out STD_LOGIC;
    SRAM_reg_0_26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    NEUR_STATE_MONITOR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_0_27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_8 : out STD_LOGIC;
    SRAM_reg_1_9 : out STD_LOGIC;
    SRAM_reg_0_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_0_29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_0_30 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_10 : out STD_LOGIC;
    \priority_reg[5]_6\ : out STD_LOGIC;
    SRAM_reg_0_31 : out STD_LOGIC;
    \priority_reg[4]_6\ : out STD_LOGIC;
    \priority_reg[4]_7\ : out STD_LOGIC;
    SRAM_reg_0_32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_0_33 : out STD_LOGIC;
    SRAM_reg_0_34 : out STD_LOGIC;
    SRAM_reg_0_35 : out STD_LOGIC;
    SRAM_reg_0_36 : out STD_LOGIC;
    AEROUT_ADDR119_in : out STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR_reg : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_0\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_1\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_2\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_3\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_4\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_5\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_6\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[4]_8\ : out STD_LOGIC;
    \priority_reg[1]_rep_0\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[4]_9\ : out STD_LOGIC;
    \priority_reg[1]_rep_1\ : out STD_LOGIC;
    \priority_reg[2]_rep_1\ : out STD_LOGIC;
    \priority_reg[1]_rep_2\ : out STD_LOGIC;
    \priority_reg[3]_3\ : out STD_LOGIC;
    \priority_reg[1]_rep_3\ : out STD_LOGIC;
    \priority_reg[3]_4\ : out STD_LOGIC;
    \priority_reg[3]_5\ : out STD_LOGIC;
    \priority_reg[4]_10\ : out STD_LOGIC;
    \priority_reg[4]_11\ : out STD_LOGIC;
    \priority_reg[5]_7\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]_6\ : out STD_LOGIC;
    \priority_reg[1]_rep_4\ : out STD_LOGIC;
    \priority_reg[5]_8\ : out STD_LOGIC;
    \priority_reg[4]_12\ : out STD_LOGIC;
    \priority_reg[1]_rep_5\ : out STD_LOGIC;
    \priority_reg[2]_rep_2\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_7 : out STD_LOGIC;
    \priority_reg[3]_7\ : out STD_LOGIC;
    \priority_reg[2]_rep_3\ : out STD_LOGIC;
    \priority_reg[3]_8\ : out STD_LOGIC;
    \priority_reg[2]_rep_4\ : out STD_LOGIC;
    \priority_reg[1]_rep_6\ : out STD_LOGIC;
    \priority_reg[2]_rep_5\ : out STD_LOGIC;
    \priority_reg[4]_13\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[5]_9\ : out STD_LOGIC;
    \priority_reg[1]_rep_7\ : out STD_LOGIC;
    \priority_reg[4]_14\ : out STD_LOGIC;
    \priority_reg[1]_rep_8\ : out STD_LOGIC;
    \priority_reg[4]_15\ : out STD_LOGIC;
    \priority_reg[3]_9\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_8 : out STD_LOGIC;
    \priority_reg[1]_rep_9\ : out STD_LOGIC;
    \priority_reg[4]_16\ : out STD_LOGIC;
    \priority_reg[1]_rep_10\ : out STD_LOGIC;
    \priority_reg[3]_10\ : out STD_LOGIC;
    \priority_reg[1]_rep_11\ : out STD_LOGIC;
    \priority_reg[1]_rep_12\ : out STD_LOGIC;
    \priority_reg[3]_11\ : out STD_LOGIC;
    \priority_reg[1]_rep_13\ : out STD_LOGIC;
    \priority_reg[1]_rep_14\ : out STD_LOGIC;
    \priority_reg[2]_rep_6\ : out STD_LOGIC;
    \priority_reg[4]_17\ : out STD_LOGIC;
    \priority_reg[2]_rep_7\ : out STD_LOGIC;
    \priority_reg[5]_10\ : out STD_LOGIC;
    \priority_reg[2]_rep_8\ : out STD_LOGIC;
    \priority_reg[4]_18\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_9 : out STD_LOGIC;
    \priority_reg[5]_11\ : out STD_LOGIC;
    \priority_reg[5]_12\ : out STD_LOGIC;
    SRAM_reg_0_37 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_10 : out STD_LOGIC;
    \priority_reg[4]_19\ : out STD_LOGIC;
    SRAM_reg_0_38 : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_5\ : out STD_LOGIC;
    \priority_reg[5]_13\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_1\ : out STD_LOGIC;
    \genblk1[3].mem[3][8]_i_13__0_0\ : out STD_LOGIC;
    SRAM_reg_0_39 : out STD_LOGIC;
    \priority_reg[2]_rep_9\ : out STD_LOGIC;
    SRAM_reg_0_40 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_11 : out STD_LOGIC;
    \priority_reg[5]_14\ : out STD_LOGIC;
    \priority_reg[2]_rep_10\ : out STD_LOGIC;
    \priority_reg[2]_rep_11\ : out STD_LOGIC;
    \priority_reg[3]_12\ : out STD_LOGIC;
    \priority_reg[2]_rep_12\ : out STD_LOGIC;
    \priority_reg[2]_rep_13\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_12 : out STD_LOGIC;
    \priority_reg[5]_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_16\ : out STD_LOGIC;
    \priority_reg[2]_rep_14\ : out STD_LOGIC;
    \priority_reg[1]_rep_17\ : out STD_LOGIC;
    \priority_reg[4]_20\ : out STD_LOGIC;
    SRAM_reg_0_41 : out STD_LOGIC;
    \priority_reg[5]_16\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_6\ : out STD_LOGIC;
    \priority_reg[5]_17\ : out STD_LOGIC;
    \priority_reg[4]_21\ : out STD_LOGIC;
    \priority_reg[4]_22\ : out STD_LOGIC;
    \priority_reg[3]_13\ : out STD_LOGIC;
    \priority_reg[5]_18\ : out STD_LOGIC;
    \priority_reg[3]_14\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_13 : out STD_LOGIC;
    SRAM_reg_0_42 : out STD_LOGIC;
    \priority_reg[3]_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_18\ : out STD_LOGIC;
    \priority_reg[1]_rep_19\ : out STD_LOGIC;
    \priority_reg[2]_rep_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_20\ : out STD_LOGIC;
    \priority_reg[5]_19\ : out STD_LOGIC;
    \priority_reg[3]_16\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_14 : out STD_LOGIC;
    SRAM_reg_0_43 : out STD_LOGIC;
    \priority_reg[5]_20\ : out STD_LOGIC;
    \priority_reg[5]_21\ : out STD_LOGIC;
    \priority_reg[3]_17\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_15 : out STD_LOGIC;
    \priority_reg[5]_22\ : out STD_LOGIC;
    \priority_reg[3]_18\ : out STD_LOGIC;
    \priority_reg[4]_23\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    \priority_reg[5]_23\ : out STD_LOGIC;
    \priority_reg[4]_24\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_2\ : out STD_LOGIC;
    \priority_reg[4]_25\ : out STD_LOGIC;
    \priority_reg[3]_19\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_16 : out STD_LOGIC;
    \priority_reg[3]_20\ : out STD_LOGIC;
    \priority_reg[3]_21\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_7\ : out STD_LOGIC;
    \priority_reg[3]_22\ : out STD_LOGIC;
    \priority_reg[5]_24\ : out STD_LOGIC;
    \priority_reg[5]_25\ : out STD_LOGIC;
    SRAM_reg_0_44 : out STD_LOGIC;
    \priority_reg[5]_26\ : out STD_LOGIC;
    \priority_reg[5]_27\ : out STD_LOGIC;
    \priority_reg[4]_26\ : out STD_LOGIC;
    \priority_reg[3]_23\ : out STD_LOGIC;
    \priority_reg[4]_27\ : out STD_LOGIC;
    \priority_reg[4]_28\ : out STD_LOGIC;
    \priority_reg[4]_29\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_17 : out STD_LOGIC;
    \priority_reg[5]_28\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_8\ : out STD_LOGIC;
    \priority_reg[5]_29\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_18 : out STD_LOGIC;
    SRAM_reg_0_45 : out STD_LOGIC;
    \priority_reg[5]_30\ : out STD_LOGIC;
    \priority_reg[5]_31\ : out STD_LOGIC;
    \priority_reg[5]_32\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_19 : out STD_LOGIC;
    \priority_reg[5]_33\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_20 : out STD_LOGIC;
    \priority_reg[4]_30\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_21 : out STD_LOGIC;
    \priority_reg[3]_24\ : out STD_LOGIC;
    \priority_reg[4]_31\ : out STD_LOGIC;
    \priority_reg[4]_32\ : out STD_LOGIC;
    \priority_reg[5]_34\ : out STD_LOGIC;
    SRAM_reg_0_46 : out STD_LOGIC;
    SRAM_reg_0_47 : out STD_LOGIC;
    \priority_reg[4]_33\ : out STD_LOGIC;
    \priority_reg[4]_34\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_22 : out STD_LOGIC;
    \priority_reg[3]_25\ : out STD_LOGIC;
    \priority_reg[5]_35\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    SRAM_reg_0_48 : out STD_LOGIC;
    \priority_reg[3]_26\ : out STD_LOGIC;
    \priority_reg[3]_27\ : out STD_LOGIC;
    \priority_reg[3]_28\ : out STD_LOGIC;
    \priority_reg[3]_29\ : out STD_LOGIC;
    SRAM_reg_0_49 : out STD_LOGIC;
    \priority_reg[4]_35\ : out STD_LOGIC;
    \priority_reg[3]_30\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_23 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_24 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_25 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_26 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_27 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_28 : out STD_LOGIC;
    \priority_reg[3]_31\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_29 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_30 : out STD_LOGIC;
    SRAM_reg_0_50 : out STD_LOGIC;
    SRAM_reg_1_11 : out STD_LOGIC;
    SRAM_reg_0_51 : out STD_LOGIC;
    SRAM_reg_0_52 : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg : out STD_LOGIC;
    SRAM_reg_0_53 : out STD_LOGIC;
    SRAM_reg_0_54 : out STD_LOGIC;
    SRAM_reg_1_12 : out STD_LOGIC;
    SRAM_reg_0_55 : out STD_LOGIC;
    SRAM_reg_0_56 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_0_57 : out STD_LOGIC;
    SRAM_reg_0_58 : out STD_LOGIC;
    SRAM_reg_1_13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_14 : out STD_LOGIC;
    SRAM_reg_1_15 : out STD_LOGIC;
    SRAM_reg_0_59 : out STD_LOGIC;
    SRAM_reg_1_16 : out STD_LOGIC;
    SRAM_reg_0_60 : out STD_LOGIC;
    param_leak_en03_out : out STD_LOGIC;
    SRAM_reg_1_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_0_61 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_0_62 : out STD_LOGIC;
    SRAM_reg_0_63 : out STD_LOGIC;
    SRAM_reg_1_24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_0_64 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_0_65 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_i_10__4\ : in STD_LOGIC;
    \empty_i_7__17\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__6_0\ : in STD_LOGIC;
    \empty_i_10__19_0\ : in STD_LOGIC;
    \empty_i_5__7_0\ : in STD_LOGIC;
    \empty_i_17__1_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_10__0\ : in STD_LOGIC;
    \empty_i_6__36\ : in STD_LOGIC;
    \empty_i_9__24\ : in STD_LOGIC;
    \empty_i_11__11\ : in STD_LOGIC;
    \empty_i_7__36\ : in STD_LOGIC;
    \empty_i_7__36_0\ : in STD_LOGIC;
    \empty_i_5__7_1\ : in STD_LOGIC;
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \AEROUT_ADDR_reg[0]\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41\ : in STD_LOGIC;
    SPI_OPEN_LOOP_sync : in STD_LOGIC;
    event_inh : in STD_LOGIC;
    SRAM_reg_1_26 : in STD_LOGIC;
    \neuron_state_monitor_samp[1]_i_11_0\ : in STD_LOGIC;
    SPI_GATE_ACTIVITY_sync : in STD_LOGIC;
    state_inacc_next0_carry : in STD_LOGIC;
    state_inacc_next0_carry_0 : in STD_LOGIC;
    state_inacc_next0_carry_1 : in STD_LOGIC;
    SRAM_reg_1_27 : in STD_LOGIC;
    SRAM_reg_1_28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_30 : in STD_LOGIC;
    SRAM_reg_1_31 : in STD_LOGIC;
    SRAM_reg_1_32 : in STD_LOGIC;
    SRAM_reg_1_33 : in STD_LOGIC;
    SRAM_reg_1_34 : in STD_LOGIC;
    SRAM_reg_1_35 : in STD_LOGIC;
    SRAM_reg_1_36 : in STD_LOGIC;
    SRAM_reg_1_37 : in STD_LOGIC;
    SRAM_reg_1_38 : in STD_LOGIC;
    SRAM_reg_1_39 : in STD_LOGIC;
    SRAM_reg_1_40 : in STD_LOGIC;
    SRAM_reg_1_41 : in STD_LOGIC;
    SRAM_reg_0_66 : in STD_LOGIC;
    SRAM_reg_0_67 : in STD_LOGIC;
    SRAM_reg_0_68 : in STD_LOGIC;
    SRAM_reg_0_69 : in STD_LOGIC;
    CTRL_AEROUT_POP_NEUR : in STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    \spi_shift_reg_out[12]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].mem_reg[0][8]\ : in STD_LOGIC;
    \empty_i_5__15\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__21\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41_0\ : in STD_LOGIC;
    \empty_i_7__5_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__25\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_36_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__18\ : in STD_LOGIC;
    \empty_i_5__14\ : in STD_LOGIC;
    \empty_i_9__23\ : in STD_LOGIC;
    \empty_i_6__29\ : in STD_LOGIC;
    \empty_i_6__13\ : in STD_LOGIC;
    \empty_i_6__15\ : in STD_LOGIC;
    \empty_i_9__23_0\ : in STD_LOGIC;
    \empty_i_6__24\ : in STD_LOGIC;
    \empty_i_3__30\ : in STD_LOGIC;
    \fill_cnt[4]_i_8__0_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__24\ : in STD_LOGIC;
    \empty_i_14__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__28\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__33\ : in STD_LOGIC;
    \empty_i_5__48\ : in STD_LOGIC;
    \empty_i_7__37\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__38\ : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    SRAM_reg_1_42 : in STD_LOGIC;
    SRAM_reg_1_43 : in STD_LOGIC;
    SRAM_reg_1_44 : in STD_LOGIC;
    SRAM_reg_1_45 : in STD_LOGIC;
    SRAM_reg_1_46 : in STD_LOGIC;
    SRAM_reg_1_47 : in STD_LOGIC;
    SRAM_reg_1_48 : in STD_LOGIC;
    SRAM_reg_1_49 : in STD_LOGIC;
    SRAM_reg_1_50 : in STD_LOGIC;
    SRAM_reg_1_51 : in STD_LOGIC;
    SRAM_reg_1_52 : in STD_LOGIC;
    SRAM_reg_1_53 : in STD_LOGIC;
    SRAM_reg_1_54 : in STD_LOGIC;
    SRAM_reg_1_55 : in STD_LOGIC;
    SRAM_reg_1_56 : in STD_LOGIC;
    SRAM_reg_1_57 : in STD_LOGIC;
    SRAM_reg_1_58 : in STD_LOGIC;
    SRAM_reg_1_59 : in STD_LOGIC;
    SRAM_reg_1_60 : in STD_LOGIC;
    SRAM_reg_1_61 : in STD_LOGIC;
    SRAM_reg_1_62 : in STD_LOGIC;
    \neuron_state_monitor_samp_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \neuron_state_monitor_samp_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \neuron_state_monitor_samp[0]_i_2_0\ : in STD_LOGIC;
    \neuron_state_monitor_samp[0]_i_2_1\ : in STD_LOGIC;
    SRAM_reg_1_63 : in STD_LOGIC;
    SRAM_reg_1_64 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_249_0 : in STD_LOGIC;
    SRAM_reg_1_i_249_1 : in STD_LOGIC;
    SRAM_reg_1_65 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_66 : in STD_LOGIC;
    SRAM_reg_1_i_249_2 : in STD_LOGIC;
    SRAM_reg_1_i_249_3 : in STD_LOGIC;
    SRAM_reg_1_67 : in STD_LOGIC;
    \AEROUT_ADDR[6]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_68 : in STD_LOGIC;
    SRAM_reg_1_69 : in STD_LOGIC;
    SRAM_reg_1_70 : in STD_LOGIC;
    SRAM_reg_1_71 : in STD_LOGIC;
    SRAM_reg_1_72 : in STD_LOGIC;
    SRAM_reg_1_73 : in STD_LOGIC;
    SRAM_reg_1_74 : in STD_LOGIC;
    SRAM_reg_1_75 : in STD_LOGIC;
    SRAM_reg_1_76 : in STD_LOGIC;
    SRAM_reg_1_77 : in STD_LOGIC;
    SRAM_reg_1_78 : in STD_LOGIC;
    SRAM_reg_1_79 : in STD_LOGIC;
    SRAM_reg_1_80 : in STD_LOGIC;
    SRAM_reg_1_i_130_0 : in STD_LOGIC;
    SRAM_reg_1_i_130_1 : in STD_LOGIC;
    SRAM_reg_1_i_130_2 : in STD_LOGIC;
    SRAM_reg_1_i_130_3 : in STD_LOGIC;
    \neuron_state_monitor_samp[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRAM_reg_0_i_94__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    CTRL_NEURMEM_CS : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 85 downto 0 );
    CTRL_NEURMEM_WE : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_SRAM_256x128_wrapper;

architecture STRUCTURE of ODIN_design_ODIN_0_0_SRAM_256x128_wrapper is
  signal \AEROUT_ADDR[2]_i_8_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_5_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_6_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_7_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_8_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_9_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_10_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_14_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_15_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_16_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_17_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_18_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_21_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_22_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_7_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_8_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_3\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_4\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_5\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_6\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_7\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_8\ : STD_LOGIC;
  signal NEUR_EVENT_OUT : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NEUR_STATE : STD_LOGIC_VECTOR ( 119 downto 81 );
  signal \^neur_state_monitor\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^qr\ : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal \^rst_sync_reg\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_0\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_1\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_10\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_11\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_14\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_15\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_16\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_19\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_2\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_21\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_6\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_7\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_8\ : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_9\ : STD_LOGIC;
  signal \^sram_reg_0_0\ : STD_LOGIC;
  signal \^sram_reg_0_1\ : STD_LOGIC;
  signal \^sram_reg_0_10\ : STD_LOGIC;
  signal \^sram_reg_0_11\ : STD_LOGIC;
  signal \^sram_reg_0_12\ : STD_LOGIC;
  signal \^sram_reg_0_14\ : STD_LOGIC;
  signal \^sram_reg_0_15\ : STD_LOGIC;
  signal \^sram_reg_0_16\ : STD_LOGIC;
  signal \^sram_reg_0_18\ : STD_LOGIC;
  signal \^sram_reg_0_19\ : STD_LOGIC;
  signal \^sram_reg_0_2\ : STD_LOGIC;
  signal \^sram_reg_0_20\ : STD_LOGIC;
  signal \^sram_reg_0_21\ : STD_LOGIC;
  signal \^sram_reg_0_22\ : STD_LOGIC;
  signal \^sram_reg_0_24\ : STD_LOGIC;
  signal \^sram_reg_0_25\ : STD_LOGIC;
  signal \^sram_reg_0_3\ : STD_LOGIC;
  signal \^sram_reg_0_30\ : STD_LOGIC;
  signal \^sram_reg_0_31\ : STD_LOGIC;
  signal \^sram_reg_0_37\ : STD_LOGIC;
  signal \^sram_reg_0_39\ : STD_LOGIC;
  signal \^sram_reg_0_40\ : STD_LOGIC;
  signal \^sram_reg_0_41\ : STD_LOGIC;
  signal \^sram_reg_0_42\ : STD_LOGIC;
  signal \^sram_reg_0_43\ : STD_LOGIC;
  signal \^sram_reg_0_44\ : STD_LOGIC;
  signal \^sram_reg_0_45\ : STD_LOGIC;
  signal \^sram_reg_0_46\ : STD_LOGIC;
  signal \^sram_reg_0_47\ : STD_LOGIC;
  signal \^sram_reg_0_48\ : STD_LOGIC;
  signal \^sram_reg_0_53\ : STD_LOGIC;
  signal \^sram_reg_0_54\ : STD_LOGIC;
  signal \^sram_reg_0_55\ : STD_LOGIC;
  signal \^sram_reg_0_57\ : STD_LOGIC;
  signal \^sram_reg_0_58\ : STD_LOGIC;
  signal \^sram_reg_0_6\ : STD_LOGIC;
  signal \^sram_reg_0_60\ : STD_LOGIC;
  signal \^sram_reg_0_8\ : STD_LOGIC;
  signal \^sram_reg_0_9\ : STD_LOGIC;
  signal \SRAM_reg_0_i_100__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_101__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_102__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_103__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_104__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_97__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_97__0_n_1\ : STD_LOGIC;
  signal \SRAM_reg_0_i_97__0_n_2\ : STD_LOGIC;
  signal \SRAM_reg_0_i_97__0_n_3\ : STD_LOGIC;
  signal \SRAM_reg_0_i_98__0_n_0\ : STD_LOGIC;
  signal \^sram_reg_1_0\ : STD_LOGIC;
  signal \^sram_reg_1_1\ : STD_LOGIC;
  signal \^sram_reg_1_10\ : STD_LOGIC;
  signal \^sram_reg_1_12\ : STD_LOGIC;
  signal \^sram_reg_1_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sram_reg_1_14\ : STD_LOGIC;
  signal \^sram_reg_1_2\ : STD_LOGIC;
  signal \^sram_reg_1_7\ : STD_LOGIC;
  signal \^sram_reg_1_8\ : STD_LOGIC;
  signal \^sram_reg_1_9\ : STD_LOGIC;
  signal SRAM_reg_1_i_100_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_103_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_104_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_106_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_110_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_112_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_135_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_140_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_144_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_145_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_147_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_151_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_153_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_161_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_162_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_169_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_172_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_174_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_175_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_176_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_177_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_178_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_179_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_180_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_182_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_183_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_184_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_185_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_186_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_187_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_188_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_190_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_193_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_194_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_195_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_196_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_197_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_199_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_200_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_201_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_202_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_203_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_204_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_205_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_206_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_207_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_208_n_2 : STD_LOGIC;
  signal SRAM_reg_1_i_208_n_3 : STD_LOGIC;
  signal SRAM_reg_1_i_211_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_211_n_1 : STD_LOGIC;
  signal SRAM_reg_1_i_211_n_2 : STD_LOGIC;
  signal SRAM_reg_1_i_211_n_3 : STD_LOGIC;
  signal SRAM_reg_1_i_212_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_213_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_214_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_215_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_216_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_217_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_218_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_220_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_221_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_222_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_223_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_224_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_225_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_227_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_228_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_229_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_231_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_232_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_233_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_234_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_235_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_236_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_237_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_238_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_239_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_240_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_241_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_242_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_243_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_244_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_245_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_246_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_247_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_248_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_249_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_251_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_252_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_253_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_254_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_255_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_256_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_257_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_258_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_259_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_260_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_261_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_262_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_263_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_264_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_265_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_266_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_268_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_269_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_270_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_271_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_272_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_273_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_274_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_275_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_276_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_277_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_278_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_279_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_283_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_284_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_285_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_286_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_287_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_288_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_289_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_290_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_291_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_292_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_293_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_294_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_295_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_296_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_297_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_298_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_299_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_300_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_301_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_302_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_303_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_304_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_305_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_306_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_307_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_308_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_309_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_310_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_311_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_312_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_313_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_314_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_315_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_316_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_317_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_318_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_319_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_321_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_322_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_325_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_326_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_327_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_331_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_332_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_333_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_334_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_339_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_340_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_341_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_342_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_343_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_344_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_345_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_346_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_347_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_348_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_349_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_350_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_351_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_352_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_353_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_354_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_355_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_356_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_357_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_358_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_359_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_360_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_361_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_362_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_363_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_364_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_365_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_375_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_376_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_385_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_386_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_387_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_388_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_389_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_391_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_57_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_65_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_67_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_69_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_72_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_74_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_76_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_77_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_80_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_89_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_91_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_92_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_94_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_96_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_98_n_0 : STD_LOGIC;
  signal \empty_i_10__22_n_0\ : STD_LOGIC;
  signal \empty_i_10__43_n_0\ : STD_LOGIC;
  signal \empty_i_10__44_n_0\ : STD_LOGIC;
  signal \empty_i_10__45_n_0\ : STD_LOGIC;
  signal \empty_i_10__6_n_0\ : STD_LOGIC;
  signal \empty_i_10__8_n_0\ : STD_LOGIC;
  signal \empty_i_10__9_n_0\ : STD_LOGIC;
  signal \empty_i_11__10_n_0\ : STD_LOGIC;
  signal \empty_i_11__13_n_0\ : STD_LOGIC;
  signal \empty_i_11__20_n_0\ : STD_LOGIC;
  signal \empty_i_11__2_n_0\ : STD_LOGIC;
  signal \empty_i_11__30_n_0\ : STD_LOGIC;
  signal \empty_i_11__32_n_0\ : STD_LOGIC;
  signal \empty_i_11__3_n_0\ : STD_LOGIC;
  signal \empty_i_11__4_n_0\ : STD_LOGIC;
  signal \empty_i_11__6_n_0\ : STD_LOGIC;
  signal \empty_i_12__10_n_0\ : STD_LOGIC;
  signal \empty_i_12__13_n_0\ : STD_LOGIC;
  signal \empty_i_12__17_n_0\ : STD_LOGIC;
  signal \empty_i_12__1_n_0\ : STD_LOGIC;
  signal \empty_i_12__20_n_0\ : STD_LOGIC;
  signal \empty_i_12__24_n_0\ : STD_LOGIC;
  signal \empty_i_12__25_n_0\ : STD_LOGIC;
  signal \empty_i_13__10_n_0\ : STD_LOGIC;
  signal \empty_i_13__11_n_0\ : STD_LOGIC;
  signal \empty_i_13__14_n_0\ : STD_LOGIC;
  signal \empty_i_13__17_n_0\ : STD_LOGIC;
  signal \empty_i_13__1_n_0\ : STD_LOGIC;
  signal \empty_i_13__2_n_0\ : STD_LOGIC;
  signal \empty_i_13__3_n_0\ : STD_LOGIC;
  signal \empty_i_13__4_n_0\ : STD_LOGIC;
  signal \empty_i_13__8_n_0\ : STD_LOGIC;
  signal \empty_i_14__0_n_0\ : STD_LOGIC;
  signal \empty_i_14__12_n_0\ : STD_LOGIC;
  signal \empty_i_14__2_n_0\ : STD_LOGIC;
  signal \empty_i_14__6_n_0\ : STD_LOGIC;
  signal empty_i_14_n_0 : STD_LOGIC;
  signal \empty_i_15__4_n_0\ : STD_LOGIC;
  signal \empty_i_15__6_n_0\ : STD_LOGIC;
  signal empty_i_15_n_0 : STD_LOGIC;
  signal \empty_i_16__1_n_0\ : STD_LOGIC;
  signal \empty_i_16__3_n_0\ : STD_LOGIC;
  signal \empty_i_16__5_n_0\ : STD_LOGIC;
  signal \empty_i_16__9_n_0\ : STD_LOGIC;
  signal \empty_i_17__3_n_0\ : STD_LOGIC;
  signal empty_i_17_n_0 : STD_LOGIC;
  signal \empty_i_18__3_n_0\ : STD_LOGIC;
  signal \empty_i_19__1_n_0\ : STD_LOGIC;
  signal empty_i_19_n_0 : STD_LOGIC;
  signal \empty_i_20__0_n_0\ : STD_LOGIC;
  signal \empty_i_20__2_n_0\ : STD_LOGIC;
  signal \empty_i_20__5_n_0\ : STD_LOGIC;
  signal \empty_i_21__0_n_0\ : STD_LOGIC;
  signal \empty_i_21__1_n_0\ : STD_LOGIC;
  signal \empty_i_21__5_n_0\ : STD_LOGIC;
  signal empty_i_21_n_0 : STD_LOGIC;
  signal \empty_i_22__1_n_0\ : STD_LOGIC;
  signal empty_i_22_n_0 : STD_LOGIC;
  signal \empty_i_23__1_n_0\ : STD_LOGIC;
  signal \empty_i_23__2_n_0\ : STD_LOGIC;
  signal \empty_i_23__4_n_0\ : STD_LOGIC;
  signal \empty_i_24__0_n_0\ : STD_LOGIC;
  signal \empty_i_24__1_n_0\ : STD_LOGIC;
  signal \empty_i_24__3_n_0\ : STD_LOGIC;
  signal \empty_i_24__4_n_0\ : STD_LOGIC;
  signal empty_i_24_n_0 : STD_LOGIC;
  signal \empty_i_25__1_n_0\ : STD_LOGIC;
  signal \empty_i_25__3_n_0\ : STD_LOGIC;
  signal empty_i_25_n_0 : STD_LOGIC;
  signal \empty_i_26__1_n_0\ : STD_LOGIC;
  signal \empty_i_26__2_n_0\ : STD_LOGIC;
  signal \empty_i_26__4_n_0\ : STD_LOGIC;
  signal empty_i_26_n_0 : STD_LOGIC;
  signal \empty_i_27__0_n_0\ : STD_LOGIC;
  signal \empty_i_27__3_n_0\ : STD_LOGIC;
  signal \empty_i_28__4_n_0\ : STD_LOGIC;
  signal empty_i_28_n_0 : STD_LOGIC;
  signal \empty_i_29__1_n_0\ : STD_LOGIC;
  signal \empty_i_29__3_n_0\ : STD_LOGIC;
  signal \empty_i_29__4_n_0\ : STD_LOGIC;
  signal \empty_i_30__0_n_0\ : STD_LOGIC;
  signal \empty_i_30__2_n_0\ : STD_LOGIC;
  signal \empty_i_30__3_n_0\ : STD_LOGIC;
  signal \empty_i_30__4_n_0\ : STD_LOGIC;
  signal empty_i_30_n_0 : STD_LOGIC;
  signal \empty_i_31__0_n_0\ : STD_LOGIC;
  signal \empty_i_31__1_n_0\ : STD_LOGIC;
  signal \empty_i_31__2_n_0\ : STD_LOGIC;
  signal \empty_i_32__1_n_0\ : STD_LOGIC;
  signal \empty_i_32__2_n_0\ : STD_LOGIC;
  signal \empty_i_33__0_n_0\ : STD_LOGIC;
  signal empty_i_33_n_0 : STD_LOGIC;
  signal \empty_i_36__0_n_0\ : STD_LOGIC;
  signal empty_i_36_n_0 : STD_LOGIC;
  signal empty_i_37_n_0 : STD_LOGIC;
  signal empty_i_38_n_0 : STD_LOGIC;
  signal empty_i_40_n_0 : STD_LOGIC;
  signal empty_i_41_n_0 : STD_LOGIC;
  signal \empty_i_7__4_n_0\ : STD_LOGIC;
  signal \empty_i_8__18_n_0\ : STD_LOGIC;
  signal \empty_i_8__22_n_0\ : STD_LOGIC;
  signal \empty_i_8__23_n_0\ : STD_LOGIC;
  signal \empty_i_8__38_n_0\ : STD_LOGIC;
  signal \empty_i_8__40_n_0\ : STD_LOGIC;
  signal \empty_i_9__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_7__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_8__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_9__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_9__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_10__10_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_10__11_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_10__20_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_10__2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_10__6_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_10__8_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_11__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_11__4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_11__9_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_11_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__0_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__6_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__7_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__8_n_0\ : STD_LOGIC;
  signal \^genblk1[3].mem[3][8]_i_13__0_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_13__0_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_13__1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_13__4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_14__0_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_14__1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_39_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_41_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_42_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_45_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_46_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_47_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_48_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_49_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_50_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_51_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_54_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_55_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_56_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_57_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_58_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_59_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_60_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_61_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_62_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__38_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_7__14_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_7__23_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_7__26_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_7__2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__20_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__24_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__25_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__31_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__12_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__14_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__21_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__5_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_1\ : STD_LOGIC;
  signal \i__carry_i_10_n_2\ : STD_LOGIC;
  signal \i__carry_i_10_n_3\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \i__carry_i_20_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_1\ : STD_LOGIC;
  signal \i__carry_i_9_n_2\ : STD_LOGIC;
  signal \i__carry_i_9_n_3\ : STD_LOGIC;
  signal \lif_neuron_0/state_leak\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal neuron_data : STD_LOGIC_VECTOR ( 121 downto 70 );
  signal \neuron_state_monitor_samp[0]_i_10_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_11_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_13_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_14_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_15_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_16_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_17_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_18_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_5_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_6_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_7_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_8_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[0]_i_9_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_10_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_11_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_12_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_13_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_15_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_16_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_17_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_18_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_19_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_20_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_21_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_22_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_23_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_24_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_5_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_6_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_7_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_8_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[1]_i_9_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_10_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_11_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_12_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_15_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_16_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_17_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_18_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_19_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_20_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_21_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_22_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_23_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_24_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_25_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_26_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_27_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_28_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_5_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_6_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_7_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_8_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[2]_i_9_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_12_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_13_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_14_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_15_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_16_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_17_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_18_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_19_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_20_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_21_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_23_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_25_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_26_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_27_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_28_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_29_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_30_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_31_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_32_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_33_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_34_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_35_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_36_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_37_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_38_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_5_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_6_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[4]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[4]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[4]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[5]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[5]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[5]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[5]_i_5_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[5]_i_6_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[6]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[6]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[6]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[7]_i_2_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[7]_i_3_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[7]_i_4_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[7]_i_5_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_14\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_15\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_4\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_10\ : STD_LOGIC;
  signal \^priority_reg[3]_11\ : STD_LOGIC;
  signal \^priority_reg[3]_21\ : STD_LOGIC;
  signal \^priority_reg[3]_27\ : STD_LOGIC;
  signal \^priority_reg[3]_4\ : STD_LOGIC;
  signal \^priority_reg[3]_8\ : STD_LOGIC;
  signal \^priority_reg[3]_9\ : STD_LOGIC;
  signal \^priority_reg[4]_1\ : STD_LOGIC;
  signal \^priority_reg[4]_10\ : STD_LOGIC;
  signal \^priority_reg[4]_11\ : STD_LOGIC;
  signal \^priority_reg[4]_12\ : STD_LOGIC;
  signal \^priority_reg[4]_13\ : STD_LOGIC;
  signal \^priority_reg[4]_14\ : STD_LOGIC;
  signal \^priority_reg[4]_15\ : STD_LOGIC;
  signal \^priority_reg[4]_16\ : STD_LOGIC;
  signal \^priority_reg[4]_17\ : STD_LOGIC;
  signal \^priority_reg[4]_18\ : STD_LOGIC;
  signal \^priority_reg[4]_21\ : STD_LOGIC;
  signal \^priority_reg[4]_23\ : STD_LOGIC;
  signal \^priority_reg[4]_24\ : STD_LOGIC;
  signal \^priority_reg[4]_25\ : STD_LOGIC;
  signal \^priority_reg[4]_31\ : STD_LOGIC;
  signal \^priority_reg[4]_4\ : STD_LOGIC;
  signal \^priority_reg[4]_6\ : STD_LOGIC;
  signal \^priority_reg[4]_7\ : STD_LOGIC;
  signal \^priority_reg[4]_8\ : STD_LOGIC;
  signal \^priority_reg[4]_9\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_10\ : STD_LOGIC;
  signal \^priority_reg[5]_12\ : STD_LOGIC;
  signal \^priority_reg[5]_13\ : STD_LOGIC;
  signal \^priority_reg[5]_16\ : STD_LOGIC;
  signal \^priority_reg[5]_18\ : STD_LOGIC;
  signal \^priority_reg[5]_21\ : STD_LOGIC;
  signal \^priority_reg[5]_23\ : STD_LOGIC;
  signal \^priority_reg[5]_24\ : STD_LOGIC;
  signal \^priority_reg[5]_25\ : STD_LOGIC;
  signal \^priority_reg[5]_26\ : STD_LOGIC;
  signal \^priority_reg[5]_27\ : STD_LOGIC;
  signal \^priority_reg[5]_35\ : STD_LOGIC;
  signal \^priority_reg[5]_4\ : STD_LOGIC;
  signal \^priority_reg[5]_6\ : STD_LOGIC;
  signal \^priority_reg[5]_7\ : STD_LOGIC;
  signal \^priority_reg[5]_8\ : STD_LOGIC;
  signal \^priority_reg[5]_9\ : STD_LOGIC;
  signal \spi_shift_reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[13]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[16]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[16]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[16]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[17]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[17]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[17]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[18]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[18]_i_6_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[18]_i_7_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[18]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_10_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_11_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_8_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_9_n_0\ : STD_LOGIC;
  signal state_core_next_i1_carry_i_10_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_12_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_15_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_9_n_0 : STD_LOGIC;
  signal NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 20 );
  signal NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_1_i_208_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_SRAM_reg_1_i_208_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i__carry_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AEROUT_ADDR[2]_i_8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[4]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[5]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[5]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[5]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_14\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_15\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_19\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_21\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_9\ : label is "soft_lutpair65";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of SRAM_reg_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of SRAM_reg_0 : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of SRAM_reg_0 : label is "inst/neuron_core_0/neurarray_0/SRAM_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of SRAM_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of SRAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of SRAM_reg_0 : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of SRAM_reg_0 : label is 36;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of SRAM_reg_0 : label is 71;
  attribute ram_offset : integer;
  attribute ram_offset of SRAM_reg_0 : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of SRAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of SRAM_reg_0 : label is 35;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRAM_reg_0_i_97__0\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of SRAM_reg_1 : label is "p0_d20";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_1 : label is 32768;
  attribute RTL_RAM_NAME of SRAM_reg_1 : label is "inst/neuron_core_0/neurarray_0/SRAM_reg_1";
  attribute RTL_RAM_TYPE of SRAM_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_1 : label is 0;
  attribute ram_addr_end of SRAM_reg_1 : label is 255;
  attribute ram_ext_slice_begin of SRAM_reg_1 : label is 108;
  attribute ram_ext_slice_end of SRAM_reg_1 : label is 127;
  attribute ram_offset of SRAM_reg_1 : label is 256;
  attribute ram_slice_begin of SRAM_reg_1 : label is 72;
  attribute ram_slice_end of SRAM_reg_1 : label is 107;
  attribute SOFT_HLUTNM of SRAM_reg_1_i_103 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_109 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_111 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_135 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_140 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_142 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_144 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_147 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_151 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_161 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_167 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_174 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_177 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_184 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_185 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_186 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_187 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_188 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_195 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_199 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_200 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_202 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_203 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_204 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_206 : label is "soft_lutpair142";
  attribute ADDER_THRESHOLD of SRAM_reg_1_i_208 : label is 35;
  attribute ADDER_THRESHOLD of SRAM_reg_1_i_211 : label is 35;
  attribute SOFT_HLUTNM of SRAM_reg_1_i_212 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_213 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_214 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_216 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_218 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_222 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_225 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_227 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_236 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_237 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_238 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_241 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_242 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_245 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_247 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_251 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_252 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_255 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_260 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_262 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_263 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_264 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_268 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_271 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_285 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_286 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_289 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_290 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_295 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_297 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_298 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_307 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_308 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_309 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_310 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_311 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_312 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_314 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_315 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_316 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_317 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_318 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_319 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_331 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_332 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_339 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_343 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_345 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_348 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_349 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_357 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_358 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_360 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_361 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_362 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_367 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_386 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_391 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_57 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_61 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_63 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_77 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_96 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \empty_i_11__31\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \empty_i_11__5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \empty_i_12__14\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \empty_i_12__17\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \empty_i_12__20\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \empty_i_13__14\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \empty_i_13__17\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \empty_i_13__8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \empty_i_14__12\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \empty_i_15__10\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \empty_i_17__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \empty_i_18__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_i_18__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \empty_i_18__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \empty_i_18__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of empty_i_19 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \empty_i_20__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \empty_i_21__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \empty_i_21__5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of empty_i_23 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \empty_i_23__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of empty_i_24 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \empty_i_26__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \empty_i_28__3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of empty_i_30 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \empty_i_30__4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \empty_i_31__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \empty_i_31__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of empty_i_33 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \empty_i_34__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \empty_i_36__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of empty_i_38 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of empty_i_39 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of empty_i_40 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of empty_i_41 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \empty_i_7__16\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \empty_i_9__21\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \fill_cnt[4]_i_5__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__11\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_10__7\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_11__10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_11__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_11__5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_13__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_13__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_16\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_16__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_19\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_29\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_31\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_36\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_42\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_45\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_46\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_48\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_49\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_51\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_52\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_54\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_55\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_56\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_57\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_5__37\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_62\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__31\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_7__14\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_7__20\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_7__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_8__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_8__27\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_8__31\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_8__4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__14\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__15\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__21\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__7\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD of \i__carry_i_10\ : label is 35;
  attribute SOFT_HLUTNM of \i__carry_i_10__0\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD of \i__carry_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \i__carry_i_9__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[0]_i_11\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[0]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[0]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[0]_i_6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[0]_i_7\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_18\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_22\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_23\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_7\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[1]_i_8\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_16\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_17\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_20\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_25\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_27\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_28\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_6\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[2]_i_8\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_17\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_21\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_23\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_29\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_35\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_36\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_38\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[4]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[5]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[5]_i_5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[5]_i_6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of state_core_next_i1_carry_i_10 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of state_core_next_i1_carry_i_12 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of state_core_next_i1_carry_i_9 : label is "soft_lutpair121";
begin
  \FSM_sequential_state_reg[0]\ <= \^fsm_sequential_state_reg[0]\;
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
  \FSM_sequential_state_reg[0]_1\ <= \^fsm_sequential_state_reg[0]_1\;
  \FSM_sequential_state_reg[0]_2\ <= \^fsm_sequential_state_reg[0]_2\;
  \FSM_sequential_state_reg[0]_3\ <= \^fsm_sequential_state_reg[0]_3\;
  \FSM_sequential_state_reg[0]_4\ <= \^fsm_sequential_state_reg[0]_4\;
  \FSM_sequential_state_reg[0]_5\ <= \^fsm_sequential_state_reg[0]_5\;
  \FSM_sequential_state_reg[0]_6\ <= \^fsm_sequential_state_reg[0]_6\;
  \FSM_sequential_state_reg[0]_7\ <= \^fsm_sequential_state_reg[0]_7\;
  \FSM_sequential_state_reg[0]_8\ <= \^fsm_sequential_state_reg[0]_8\;
  NEUR_STATE_MONITOR(7 downto 0) <= \^neur_state_monitor\(7 downto 0);
  Qr(111 downto 0) <= \^qr\(111 downto 0);
  RST_sync_reg <= \^rst_sync_reg\;
  SPI_OPEN_LOOP_sync_reg <= \^spi_open_loop_sync_reg\;
  SPI_OPEN_LOOP_sync_reg_0 <= \^spi_open_loop_sync_reg_0\;
  SPI_OPEN_LOOP_sync_reg_1 <= \^spi_open_loop_sync_reg_1\;
  SPI_OPEN_LOOP_sync_reg_10 <= \^spi_open_loop_sync_reg_10\;
  SPI_OPEN_LOOP_sync_reg_11 <= \^spi_open_loop_sync_reg_11\;
  SPI_OPEN_LOOP_sync_reg_14 <= \^spi_open_loop_sync_reg_14\;
  SPI_OPEN_LOOP_sync_reg_15 <= \^spi_open_loop_sync_reg_15\;
  SPI_OPEN_LOOP_sync_reg_16 <= \^spi_open_loop_sync_reg_16\;
  SPI_OPEN_LOOP_sync_reg_19 <= \^spi_open_loop_sync_reg_19\;
  SPI_OPEN_LOOP_sync_reg_2 <= \^spi_open_loop_sync_reg_2\;
  SPI_OPEN_LOOP_sync_reg_21 <= \^spi_open_loop_sync_reg_21\;
  SPI_OPEN_LOOP_sync_reg_6 <= \^spi_open_loop_sync_reg_6\;
  SPI_OPEN_LOOP_sync_reg_7 <= \^spi_open_loop_sync_reg_7\;
  SPI_OPEN_LOOP_sync_reg_8 <= \^spi_open_loop_sync_reg_8\;
  SPI_OPEN_LOOP_sync_reg_9 <= \^spi_open_loop_sync_reg_9\;
  SRAM_reg_0_0 <= \^sram_reg_0_0\;
  SRAM_reg_0_1 <= \^sram_reg_0_1\;
  SRAM_reg_0_10 <= \^sram_reg_0_10\;
  SRAM_reg_0_11 <= \^sram_reg_0_11\;
  SRAM_reg_0_12 <= \^sram_reg_0_12\;
  SRAM_reg_0_14 <= \^sram_reg_0_14\;
  SRAM_reg_0_15 <= \^sram_reg_0_15\;
  SRAM_reg_0_16 <= \^sram_reg_0_16\;
  SRAM_reg_0_18 <= \^sram_reg_0_18\;
  SRAM_reg_0_19 <= \^sram_reg_0_19\;
  SRAM_reg_0_2 <= \^sram_reg_0_2\;
  SRAM_reg_0_20 <= \^sram_reg_0_20\;
  SRAM_reg_0_21 <= \^sram_reg_0_21\;
  SRAM_reg_0_22 <= \^sram_reg_0_22\;
  SRAM_reg_0_24 <= \^sram_reg_0_24\;
  SRAM_reg_0_25 <= \^sram_reg_0_25\;
  SRAM_reg_0_3 <= \^sram_reg_0_3\;
  SRAM_reg_0_30 <= \^sram_reg_0_30\;
  SRAM_reg_0_31 <= \^sram_reg_0_31\;
  SRAM_reg_0_37 <= \^sram_reg_0_37\;
  SRAM_reg_0_39 <= \^sram_reg_0_39\;
  SRAM_reg_0_40 <= \^sram_reg_0_40\;
  SRAM_reg_0_41 <= \^sram_reg_0_41\;
  SRAM_reg_0_42 <= \^sram_reg_0_42\;
  SRAM_reg_0_43 <= \^sram_reg_0_43\;
  SRAM_reg_0_44 <= \^sram_reg_0_44\;
  SRAM_reg_0_45 <= \^sram_reg_0_45\;
  SRAM_reg_0_46 <= \^sram_reg_0_46\;
  SRAM_reg_0_47 <= \^sram_reg_0_47\;
  SRAM_reg_0_48 <= \^sram_reg_0_48\;
  SRAM_reg_0_53 <= \^sram_reg_0_53\;
  SRAM_reg_0_54 <= \^sram_reg_0_54\;
  SRAM_reg_0_55 <= \^sram_reg_0_55\;
  SRAM_reg_0_57 <= \^sram_reg_0_57\;
  SRAM_reg_0_58 <= \^sram_reg_0_58\;
  SRAM_reg_0_6 <= \^sram_reg_0_6\;
  SRAM_reg_0_60 <= \^sram_reg_0_60\;
  SRAM_reg_0_8 <= \^sram_reg_0_8\;
  SRAM_reg_0_9 <= \^sram_reg_0_9\;
  SRAM_reg_1_0 <= \^sram_reg_1_0\;
  SRAM_reg_1_1 <= \^sram_reg_1_1\;
  SRAM_reg_1_10 <= \^sram_reg_1_10\;
  SRAM_reg_1_12 <= \^sram_reg_1_12\;
  SRAM_reg_1_13(7 downto 0) <= \^sram_reg_1_13\(7 downto 0);
  SRAM_reg_1_14 <= \^sram_reg_1_14\;
  SRAM_reg_1_2 <= \^sram_reg_1_2\;
  SRAM_reg_1_7 <= \^sram_reg_1_7\;
  SRAM_reg_1_8 <= \^sram_reg_1_8\;
  SRAM_reg_1_9 <= \^sram_reg_1_9\;
  \genblk1[3].mem[3][8]_i_13__0_0\ <= \^genblk1[3].mem[3][8]_i_13__0_0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep_14\ <= \^priority_reg[2]_rep_14\;
  \priority_reg[2]_rep_15\ <= \^priority_reg[2]_rep_15\;
  \priority_reg[2]_rep_4\ <= \^priority_reg[2]_rep_4\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_10\ <= \^priority_reg[3]_10\;
  \priority_reg[3]_11\ <= \^priority_reg[3]_11\;
  \priority_reg[3]_21\ <= \^priority_reg[3]_21\;
  \priority_reg[3]_27\ <= \^priority_reg[3]_27\;
  \priority_reg[3]_4\ <= \^priority_reg[3]_4\;
  \priority_reg[3]_8\ <= \^priority_reg[3]_8\;
  \priority_reg[3]_9\ <= \^priority_reg[3]_9\;
  \priority_reg[4]_1\ <= \^priority_reg[4]_1\;
  \priority_reg[4]_10\ <= \^priority_reg[4]_10\;
  \priority_reg[4]_11\ <= \^priority_reg[4]_11\;
  \priority_reg[4]_12\ <= \^priority_reg[4]_12\;
  \priority_reg[4]_13\ <= \^priority_reg[4]_13\;
  \priority_reg[4]_14\ <= \^priority_reg[4]_14\;
  \priority_reg[4]_15\ <= \^priority_reg[4]_15\;
  \priority_reg[4]_16\ <= \^priority_reg[4]_16\;
  \priority_reg[4]_17\ <= \^priority_reg[4]_17\;
  \priority_reg[4]_18\ <= \^priority_reg[4]_18\;
  \priority_reg[4]_21\ <= \^priority_reg[4]_21\;
  \priority_reg[4]_23\ <= \^priority_reg[4]_23\;
  \priority_reg[4]_24\ <= \^priority_reg[4]_24\;
  \priority_reg[4]_25\ <= \^priority_reg[4]_25\;
  \priority_reg[4]_31\ <= \^priority_reg[4]_31\;
  \priority_reg[4]_4\ <= \^priority_reg[4]_4\;
  \priority_reg[4]_6\ <= \^priority_reg[4]_6\;
  \priority_reg[4]_7\ <= \^priority_reg[4]_7\;
  \priority_reg[4]_8\ <= \^priority_reg[4]_8\;
  \priority_reg[4]_9\ <= \^priority_reg[4]_9\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_10\ <= \^priority_reg[5]_10\;
  \priority_reg[5]_12\ <= \^priority_reg[5]_12\;
  \priority_reg[5]_13\ <= \^priority_reg[5]_13\;
  \priority_reg[5]_16\ <= \^priority_reg[5]_16\;
  \priority_reg[5]_18\ <= \^priority_reg[5]_18\;
  \priority_reg[5]_21\ <= \^priority_reg[5]_21\;
  \priority_reg[5]_23\ <= \^priority_reg[5]_23\;
  \priority_reg[5]_24\ <= \^priority_reg[5]_24\;
  \priority_reg[5]_25\ <= \^priority_reg[5]_25\;
  \priority_reg[5]_26\ <= \^priority_reg[5]_26\;
  \priority_reg[5]_27\ <= \^priority_reg[5]_27\;
  \priority_reg[5]_35\ <= \^priority_reg[5]_35\;
  \priority_reg[5]_4\ <= \^priority_reg[5]_4\;
  \priority_reg[5]_6\ <= \^priority_reg[5]_6\;
  \priority_reg[5]_7\ <= \^priority_reg[5]_7\;
  \priority_reg[5]_8\ <= \^priority_reg[5]_8\;
  \priority_reg[5]_9\ <= \^priority_reg[5]_9\;
\AEROUT_ADDR[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF45EF40EA40"
    )
        port map (
      I0 => SRAM_reg_1_i_144_n_0,
      I1 => SRAM_reg_1_i_222_n_0,
      I2 => SRAM_reg_1_i_223_n_0,
      I3 => \AEROUT_ADDR[2]_i_8_n_0\,
      I4 => SRAM_reg_1_i_224_n_0,
      I5 => SRAM_reg_1_i_225_n_0,
      O => \^sram_reg_0_53\
    );
\AEROUT_ADDR[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(116),
      I1 => \^qr\(0),
      O => \AEROUT_ADDR[2]_i_8_n_0\
    );
\AEROUT_ADDR[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCD"
    )
        port map (
      I0 => NEUR_STATE(118),
      I1 => \^qr\(0),
      I2 => \^qr\(48),
      I3 => SRAM_reg_1_i_220_n_0,
      O => \^sram_reg_1_12\
    );
\AEROUT_ADDR[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0202000"
    )
        port map (
      I0 => \^qr\(29),
      I1 => \^sram_reg_1_14\,
      I2 => \^qr\(0),
      I3 => \^qr\(30),
      I4 => \^sram_reg_1_9\,
      O => \AEROUT_ADDR[5]_i_11_n_0\
    );
\AEROUT_ADDR[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => \AEROUT_ADDR[6]_i_7_n_0\,
      I1 => \AEROUT_ADDR[5]_i_5_n_0\,
      I2 => \AEROUT_ADDR[5]_i_6_n_0\,
      I3 => \AEROUT_ADDR[5]_i_7_n_0\,
      I4 => \AEROUT_ADDR[5]_i_8_n_0\,
      I5 => \AEROUT_ADDR[5]_i_9_n_0\,
      O => \^neur_state_monitor\(6)
    );
\AEROUT_ADDR[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^qr\(48),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[3]_i_6_n_0\,
      I3 => \AEROUT_ADDR[6]_i_17_n_0\,
      O => \AEROUT_ADDR[5]_i_5_n_0\
    );
\AEROUT_ADDR[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^qr\(57),
      I1 => SRAM_reg_1_i_140_n_0,
      I2 => \^qr\(0),
      O => \AEROUT_ADDR[5]_i_6_n_0\
    );
\AEROUT_ADDR[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^qr\(57),
      I1 => SRAM_reg_1_i_140_n_0,
      I2 => \^sram_reg_0_54\,
      I3 => \^qr\(56),
      I4 => \^qr\(0),
      O => \AEROUT_ADDR[5]_i_7_n_0\
    );
\AEROUT_ADDR[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^sram_reg_0_53\,
      I1 => \^qr\(55),
      I2 => \^sram_reg_0_54\,
      I3 => \^qr\(56),
      O => \AEROUT_ADDR[5]_i_8_n_0\
    );
\AEROUT_ADDR[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80000080000000"
    )
        port map (
      I0 => \AEROUT_ADDR[6]_i_19_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(31),
      I3 => \^sram_reg_1_8\,
      I4 => \AEROUT_ADDR[6]_i_3_0\(0),
      I5 => \AEROUT_ADDR[5]_i_11_n_0\,
      O => \AEROUT_ADDR[5]_i_9_n_0\
    );
\AEROUT_ADDR[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^qr\(60),
      I1 => SRAM_reg_1_i_140_n_0,
      I2 => \^sram_reg_0_54\,
      I3 => \^qr\(59),
      I4 => \^qr\(0),
      O => \AEROUT_ADDR[6]_i_10_n_0\
    );
\AEROUT_ADDR[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^sram_reg_0_53\,
      I1 => \^qr\(58),
      I2 => \^sram_reg_0_54\,
      I3 => \^qr\(59),
      O => \AEROUT_ADDR[6]_i_11_n_0\
    );
\AEROUT_ADDR[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008E00"
    )
        port map (
      I0 => \^sram_reg_1_8\,
      I1 => \^qr\(34),
      I2 => \AEROUT_ADDR[6]_i_18_n_0\,
      I3 => \AEROUT_ADDR[6]_i_19_n_0\,
      I4 => \AEROUT_ADDR[6]_i_3_0\(0),
      O => \AEROUT_ADDR[6]_i_12_n_0\
    );
\AEROUT_ADDR[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(52),
      O => \AEROUT_ADDR[6]_i_14_n_0\
    );
\AEROUT_ADDR[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(53),
      I1 => \^qr\(0),
      O => \AEROUT_ADDR[6]_i_15_n_0\
    );
\AEROUT_ADDR[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(54),
      I1 => \^qr\(0),
      O => \AEROUT_ADDR[6]_i_16_n_0\
    );
\AEROUT_ADDR[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D4445050DDD4"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_3_n_0\,
      I1 => \^qr\(51),
      I2 => \neuron_state_monitor_samp[1]_i_3_n_0\,
      I3 => \^qr\(50),
      I4 => \^qr\(0),
      I5 => \AEROUT_ADDR[6]_i_21_n_0\,
      O => \AEROUT_ADDR[6]_i_17_n_0\
    );
\AEROUT_ADDR[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBF"
    )
        port map (
      I0 => \^sram_reg_1_14\,
      I1 => \^qr\(32),
      I2 => \^qr\(33),
      I3 => \^sram_reg_1_9\,
      O => \AEROUT_ADDR[6]_i_18_n_0\
    );
\AEROUT_ADDR[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17000000"
    )
        port map (
      I0 => \^qr\(28),
      I1 => \^sram_reg_1_8\,
      I2 => \AEROUT_ADDR[6]_i_22_n_0\,
      I3 => \^qr\(0),
      I4 => \^qr\(17),
      O => \AEROUT_ADDR[6]_i_19_n_0\
    );
\AEROUT_ADDR[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_3_n_0\,
      I1 => \^qr\(49),
      I2 => \^qr\(0),
      O => \AEROUT_ADDR[6]_i_21_n_0\
    );
\AEROUT_ADDR[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA202000"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^sram_reg_1_14\,
      I2 => \^qr\(26),
      I3 => \^sram_reg_1_9\,
      I4 => \^qr\(27),
      O => \AEROUT_ADDR[6]_i_22_n_0\
    );
\AEROUT_ADDR[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => \AEROUT_ADDR[6]_i_7_n_0\,
      I1 => \AEROUT_ADDR[6]_i_8_n_0\,
      I2 => \AEROUT_ADDR[6]_i_9_n_0\,
      I3 => \AEROUT_ADDR[6]_i_10_n_0\,
      I4 => \AEROUT_ADDR[6]_i_11_n_0\,
      I5 => \AEROUT_ADDR[6]_i_12_n_0\,
      O => \^neur_state_monitor\(7)
    );
\AEROUT_ADDR[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F011F010000"
    )
        port map (
      I0 => \^sram_reg_0_53\,
      I1 => \AEROUT_ADDR[6]_i_14_n_0\,
      I2 => \^sram_reg_0_54\,
      I3 => \AEROUT_ADDR[6]_i_15_n_0\,
      I4 => \^sram_reg_1_12\,
      I5 => \AEROUT_ADDR[6]_i_16_n_0\,
      O => \AEROUT_ADDR[6]_i_7_n_0\
    );
\AEROUT_ADDR[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^qr\(48),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[3]_i_6_n_0\,
      I3 => \AEROUT_ADDR[6]_i_17_n_0\,
      O => \AEROUT_ADDR[6]_i_8_n_0\
    );
\AEROUT_ADDR[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^qr\(60),
      I1 => SRAM_reg_1_i_140_n_0,
      I2 => \^qr\(0),
      O => \AEROUT_ADDR[6]_i_9_n_0\
    );
\AEROUT_ADDR[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8888888B8"
    )
        port map (
      I0 => p_26_in,
      I1 => SPI_AER_SRC_CTRL_nNEUR,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_65_n_0,
      I5 => SRAM_reg_1_29(0),
      O => SPI_AER_SRC_CTRL_nNEUR_reg
    );
\AEROUT_ADDR[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8888888B8"
    )
        port map (
      I0 => CTRL_AEROUT_POP_NEUR,
      I1 => SPI_AER_SRC_CTRL_nNEUR,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_65_n_0,
      I5 => SRAM_reg_1_29(0),
      O => AEROUT_ADDR119_in
    );
SRAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"101",
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 13) => B"111",
      ADDRBWRADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_SRAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => D(31 downto 0),
      DIBDI(31 downto 0) => D(67 downto 36),
      DIPADIP(3 downto 0) => D(35 downto 32),
      DIPBDIP(3 downto 2) => neuron_data(71 downto 70),
      DIPBDIP(1 downto 0) => D(69 downto 68),
      DOADO(31 downto 0) => \^qr\(31 downto 0),
      DOBDO(31 downto 0) => \^qr\(67 downto 36),
      DOPADOP(3 downto 0) => \^qr\(35 downto 32),
      DOPBDOP(3 downto 0) => \^qr\(71 downto 68),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_NEURMEM_CS,
      ENBWREN => CTRL_NEURMEM_CS,
      INJECTDBITERR => NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => CTRL_NEURMEM_WE,
      WEA(2) => CTRL_NEURMEM_WE,
      WEA(1) => CTRL_NEURMEM_WE,
      WEA(0) => CTRL_NEURMEM_WE,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => CTRL_NEURMEM_WE,
      WEBWE(2) => CTRL_NEURMEM_WE,
      WEBWE(1) => CTRL_NEURMEM_WE,
      WEBWE(0) => CTRL_NEURMEM_WE
    );
\SRAM_reg_0_i_100__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      O => \SRAM_reg_0_i_100__0_n_0\
    );
\SRAM_reg_0_i_101__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \^qr\(0),
      O => \SRAM_reg_0_i_101__0_n_0\
    );
\SRAM_reg_0_i_102__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(72),
      I2 => state_inacc_next0_carry,
      O => \SRAM_reg_0_i_102__0_n_0\
    );
\SRAM_reg_0_i_103__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(71),
      I2 => state_inacc_next0_carry_1,
      O => \SRAM_reg_0_i_103__0_n_0\
    );
\SRAM_reg_0_i_104__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(70),
      I2 => state_inacc_next0_carry_0,
      O => \SRAM_reg_0_i_104__0_n_0\
    );
\SRAM_reg_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F011F0FFF011F000"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => \neuron_state_monitor_samp[1]_i_2_n_0\,
      I2 => SRAM_reg_0_66,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_0_67,
      O => neuron_data(71)
    );
\SRAM_reg_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F011F0FFF011F000"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => \neuron_state_monitor_samp[0]_i_2_n_0\,
      I2 => SRAM_reg_0_68,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_0_69,
      O => neuron_data(70)
    );
\SRAM_reg_0_i_97__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRAM_reg_0_i_97__0_n_0\,
      CO(2) => \SRAM_reg_0_i_97__0_n_1\,
      CO(1) => \SRAM_reg_0_i_97__0_n_2\,
      CO(0) => \SRAM_reg_0_i_97__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SRAM_reg_0_i_98__0_n_0\,
      DI(1) => \SRAM_reg_0_i_94__0\(0),
      DI(0) => \SRAM_reg_0_i_100__0_n_0\,
      O(3) => \^sram_reg_1_13\(0),
      O(2 downto 0) => SRAM_reg_1_24(2 downto 0),
      S(3) => \SRAM_reg_0_i_101__0_n_0\,
      S(2) => \SRAM_reg_0_i_102__0_n_0\,
      S(1) => \SRAM_reg_0_i_103__0_n_0\,
      S(0) => \SRAM_reg_0_i_104__0_n_0\
    );
\SRAM_reg_0_i_98__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      O => \SRAM_reg_0_i_98__0_n_0\
    );
SRAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"101",
      ADDRARDADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 13) => B"111",
      ADDRBWRADDR(12 downto 5) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_SRAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31) => neuron_data(103),
      DIADI(30 downto 28) => D(75 downto 73),
      DIADI(27 downto 20) => neuron_data(99 downto 92),
      DIADI(19 downto 18) => D(72 downto 71),
      DIADI(17) => neuron_data(89),
      DIADI(16) => D(70),
      DIADI(15 downto 0) => neuron_data(87 downto 72),
      DIBDI(31 downto 20) => B"111111111111",
      DIBDI(19 downto 14) => D(85 downto 80),
      DIBDI(13 downto 4) => neuron_data(121 downto 112),
      DIBDI(3 downto 1) => D(79 downto 77),
      DIBDI(0) => neuron_data(108),
      DIPADIP(3 downto 1) => neuron_data(107 downto 105),
      DIPADIP(0) => D(76),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31) => NEUR_STATE(103),
      DOADO(30 downto 27) => \^qr\(93 downto 90),
      DOADO(26 downto 24) => NEUR_STATE(98 downto 96),
      DOADO(23 downto 16) => \^qr\(89 downto 82),
      DOADO(15) => NEUR_STATE(87),
      DOADO(14) => \^qr\(81),
      DOADO(13 downto 9) => NEUR_STATE(85 downto 81),
      DOADO(8 downto 0) => \^qr\(80 downto 72),
      DOBDO(31 downto 20) => NLW_SRAM_reg_1_DOBDO_UNCONNECTED(31 downto 20),
      DOBDO(19 downto 12) => \^qr\(111 downto 104),
      DOBDO(11 downto 8) => NEUR_STATE(119 downto 116),
      DOBDO(7 downto 6) => \^qr\(103 downto 102),
      DOBDO(5 downto 4) => NEUR_STATE(113 downto 112),
      DOBDO(3 downto 0) => \^qr\(101 downto 98),
      DOPADOP(3 downto 0) => \^qr\(97 downto 94),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_NEURMEM_CS,
      ENBWREN => CTRL_NEURMEM_CS,
      INJECTDBITERR => NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => CTRL_NEURMEM_WE,
      WEA(2) => CTRL_NEURMEM_WE,
      WEA(1) => CTRL_NEURMEM_WE,
      WEA(0) => CTRL_NEURMEM_WE,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => CTRL_NEURMEM_WE,
      WEBWE(2) => CTRL_NEURMEM_WE,
      WEBWE(1) => CTRL_NEURMEM_WE,
      WEBWE(0) => CTRL_NEURMEM_WE
    );
SRAM_reg_1_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55FC44CF55CF55"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_3_n_0\,
      I1 => SRAM_reg_1_i_204_n_0,
      I2 => NEUR_STATE(82),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_201_n_0,
      I5 => NEUR_STATE(81),
      O => SRAM_reg_1_i_100_n_0
    );
SRAM_reg_1_i_103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3DFF"
    )
        port map (
      I0 => SRAM_reg_1_i_202_n_0,
      I1 => NEUR_STATE(81),
      I2 => SRAM_reg_1_i_201_n_0,
      I3 => \^qr\(0),
      O => SRAM_reg_1_i_103_n_0
    );
SRAM_reg_1_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF00004000"
    )
        port map (
      I0 => \^qr\(0),
      I1 => NEUR_STATE(81),
      I2 => SRAM_reg_1_i_205_n_0,
      I3 => SRAM_reg_1_i_65_n_0,
      I4 => SRAM_reg_1_i_169_n_0,
      I5 => \neuron_state_monitor_samp[3]_i_16_n_0\,
      O => SRAM_reg_1_i_104_n_0
    );
SRAM_reg_1_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8788FF780F88FF"
    )
        port map (
      I0 => \^qr\(78),
      I1 => SRAM_reg_1_i_206_n_0,
      I2 => \^qr\(80),
      I3 => SRAM_reg_1_i_207_n_0,
      I4 => \^qr\(0),
      I5 => \^qr\(79),
      O => \^sram_reg_1_8\
    );
SRAM_reg_1_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => SRAM_reg_1_64(3),
      I1 => SRAM_reg_1_26,
      I2 => O(2),
      I3 => SRAM_reg_1_63,
      I4 => \^sram_reg_1_13\(7),
      O => SRAM_reg_1_i_106_n_0
    );
SRAM_reg_1_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => \^qr\(78),
      I1 => SRAM_reg_1_i_206_n_0,
      I2 => SRAM_reg_1_i_207_n_0,
      I3 => \^qr\(0),
      I4 => \^qr\(79),
      O => \^sram_reg_1_9\
    );
\SRAM_reg_1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEEEEAAAAAAAA"
    )
        port map (
      I0 => SRAM_reg_1_58,
      I1 => \^qr\(88),
      I2 => \^qr\(87),
      I3 => SRAM_reg_1_i_76_n_0,
      I4 => SRAM_reg_1_i_77_n_0,
      I5 => SRAM_reg_1_59,
      O => neuron_data(94)
    );
SRAM_reg_1_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => SRAM_reg_1_64(2),
      I1 => SRAM_reg_1_26,
      I2 => O(1),
      I3 => SRAM_reg_1_63,
      I4 => \^sram_reg_1_13\(6),
      O => SRAM_reg_1_i_110_n_0
    );
SRAM_reg_1_i_111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(0),
      I2 => SRAM_reg_1_i_206_n_0,
      O => \^sram_reg_1_14\
    );
SRAM_reg_1_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => SRAM_reg_1_64(1),
      I1 => SRAM_reg_1_26,
      I2 => O(0),
      I3 => SRAM_reg_1_63,
      I4 => \^sram_reg_1_13\(5),
      O => SRAM_reg_1_i_112_n_0
    );
\SRAM_reg_1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFAEB"
    )
        port map (
      I0 => SRAM_reg_1_60,
      I1 => SRAM_reg_1_i_80_n_0,
      I2 => \^qr\(87),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_45,
      I5 => SPI_GATE_ACTIVITY_sync,
      O => neuron_data(93)
    );
\SRAM_reg_1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000ACAAFFFFACAA"
    )
        port map (
      I0 => \^qr\(86),
      I1 => NEUR_STATE(96),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_26,
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_70,
      O => neuron_data(92)
    );
SRAM_reg_1_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
        port map (
      I0 => SRAM_reg_1_i_212_n_0,
      I1 => SRAM_reg_1_i_213_n_0,
      I2 => SRAM_reg_1_i_214_n_0,
      I3 => SRAM_reg_1_i_65_n_0,
      I4 => SRAM_reg_1_i_215_n_0,
      I5 => SPI_GATE_ACTIVITY_sync,
      O => SPI_GATE_ACTIVITY_sync_reg
    );
SRAM_reg_1_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAA00"
    )
        port map (
      I0 => \^qr\(107),
      I1 => SRAM_reg_1_i_216_n_0,
      I2 => \^qr\(106),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_217_n_0,
      I5 => SRAM_reg_1_i_135_n_0,
      O => SRAM_reg_1_16
    );
SRAM_reg_1_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCBC88"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(106),
      I2 => SRAM_reg_1_i_216_n_0,
      I3 => SRAM_reg_1_i_217_n_0,
      I4 => SRAM_reg_1_i_135_n_0,
      O => SRAM_reg_0_59
    );
SRAM_reg_1_i_135: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FDFFFF"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => SRAM_reg_1_i_218_n_0,
      I2 => \^qr\(0),
      I3 => \^qr\(65),
      I4 => \^qr\(48),
      O => SRAM_reg_1_i_135_n_0
    );
SRAM_reg_1_i_140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0232"
    )
        port map (
      I0 => NEUR_STATE(118),
      I1 => \^qr\(0),
      I2 => \^qr\(48),
      I3 => SRAM_reg_1_i_220_n_0,
      O => SRAM_reg_1_i_140_n_0
    );
SRAM_reg_1_i_142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^qr\(48),
      I1 => NEUR_STATE(117),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_221_n_0,
      O => \^sram_reg_0_54\
    );
SRAM_reg_1_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(48),
      O => SRAM_reg_1_i_144_n_0
    );
SRAM_reg_1_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => SRAM_reg_1_i_222_n_0,
      I1 => SRAM_reg_1_i_223_n_0,
      I2 => NEUR_STATE(116),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_224_n_0,
      I5 => SRAM_reg_1_i_225_n_0,
      O => SRAM_reg_1_i_145_n_0
    );
SRAM_reg_1_i_147: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => NEUR_STATE(113),
      I1 => NEUR_STATE(112),
      I2 => SRAM_reg_1_i_153_n_0,
      O => SRAM_reg_1_i_147_n_0
    );
SRAM_reg_1_i_151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SRAM_reg_1_i_153_n_0,
      I1 => NEUR_STATE(112),
      O => SRAM_reg_1_i_151_n_0
    );
SRAM_reg_1_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \^qr\(0),
      I2 => \^qr\(41),
      I3 => \^qr\(46),
      I4 => SRAM_reg_1_i_227_n_0,
      O => SRAM_reg_1_i_153_n_0
    );
SRAM_reg_1_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD45FD45FD75FD45"
    )
        port map (
      I0 => SRAM_reg_1_i_228_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(47),
      I3 => \^qr\(101),
      I4 => SRAM_reg_1_26,
      I5 => SRAM_reg_1_i_229_n_0,
      O => SRAM_reg_0_52
    );
SRAM_reg_1_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C8CAC8D5DDDFDD"
    )
        port map (
      I0 => \^qr\(47),
      I1 => \^qr\(100),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_26,
      I4 => SRAM_reg_1_i_231_n_0,
      I5 => SRAM_reg_1_i_232_n_0,
      O => SRAM_reg_0_51
    );
SRAM_reg_1_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAE2AA00AAE2FFFF"
    )
        port map (
      I0 => \^qr\(99),
      I1 => SRAM_reg_1_26,
      I2 => SRAM_reg_1_i_233_n_0,
      I3 => \^qr\(0),
      I4 => \^qr\(47),
      I5 => SRAM_reg_1_i_234_n_0,
      O => SRAM_reg_1_11
    );
\SRAM_reg_1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88B8B8B8B8"
    )
        port map (
      I0 => SRAM_reg_1_69,
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^qr\(83),
      I3 => \^qr\(87),
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_26,
      O => neuron_data(89)
    );
SRAM_reg_1_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCEECF"
    )
        port map (
      I0 => SRAM_reg_1_i_235_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(98),
      I3 => \^qr\(41),
      I4 => \^qr\(47),
      O => SRAM_reg_1_i_161_n_0
    );
SRAM_reg_1_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A080800AAA8A8A"
    )
        port map (
      I0 => \^qr\(47),
      I1 => \^qr\(19),
      I2 => SRAM_reg_1_26,
      I3 => SRAM_reg_1_i_236_n_0,
      I4 => SRAM_reg_1_i_237_n_0,
      I5 => \^qr\(98),
      O => SRAM_reg_1_i_162_n_0
    );
SRAM_reg_1_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0122000000000000"
    )
        port map (
      I0 => \^qr\(97),
      I1 => \^qr\(0),
      I2 => SRAM_reg_1_i_238_n_0,
      I3 => SRAM_reg_1_26,
      I4 => \^qr\(40),
      I5 => SRAM_reg_1_i_65_n_0,
      O => \^neur_state_monitor\(5)
    );
SRAM_reg_1_i_167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"555D"
    )
        port map (
      I0 => SRAM_reg_1_i_239_n_0,
      I1 => \^qr\(40),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_65_n_0,
      O => \^neur_state_monitor\(4)
    );
SRAM_reg_1_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141414141FF4141"
    )
        port map (
      I0 => SRAM_reg_1_i_240_n_0,
      I1 => SRAM_reg_1_i_241_n_0,
      I2 => SRAM_reg_1_i_242_n_0,
      I3 => SRAM_reg_1_i_243_n_0,
      I4 => \^qr\(95),
      I5 => \^qr\(0),
      O => SRAM_reg_1_i_169_n_0
    );
SRAM_reg_1_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AAAAA"
    )
        port map (
      I0 => \^qr\(94),
      I1 => SRAM_reg_1_i_244_n_0,
      I2 => \^qr\(93),
      I3 => \^qr\(92),
      I4 => \^qr\(39),
      O => SRAM_reg_1_15
    );
SRAM_reg_1_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EE00E800880080"
    )
        port map (
      I0 => SRAM_reg_1_i_245_n_0,
      I1 => \^qr\(32),
      I2 => \^qr\(87),
      I3 => \^qr\(0),
      I4 => \^qr\(88),
      I5 => \^qr\(89),
      O => SRAM_reg_1_i_172_n_0
    );
SRAM_reg_1_i_174: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF0B"
    )
        port map (
      I0 => \^qr\(87),
      I1 => \^qr\(30),
      I2 => \^qr\(31),
      I3 => \^qr\(88),
      I4 => \^qr\(0),
      O => SRAM_reg_1_i_174_n_0
    );
SRAM_reg_1_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^qr\(81),
      I1 => \^qr\(67),
      I2 => \^qr\(68),
      I3 => NEUR_STATE(87),
      I4 => \^qr\(69),
      I5 => \^qr\(82),
      O => SRAM_reg_1_i_175_n_0
    );
SRAM_reg_1_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFEAEFBFBAEFEA"
    )
        port map (
      I0 => SRAM_reg_1_63,
      I1 => SRAM_reg_1_i_246_n_0,
      I2 => SRAM_reg_1_i_247_n_0,
      I3 => SRAM_reg_1_i_248_n_0,
      I4 => SRAM_reg_1_i_249_n_0,
      I5 => \neuron_state_monitor_samp[1]_i_11_0\,
      O => SRAM_reg_1_i_176_n_0
    );
SRAM_reg_1_i_177: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(18),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_177_n_0
    );
SRAM_reg_1_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB88888"
    )
        port map (
      I0 => SRAM_reg_1_i_251_n_0,
      I1 => SRAM_reg_1_i_252_n_0,
      I2 => SRAM_reg_1_i_253_n_0,
      I3 => SRAM_reg_1_i_254_n_0,
      I4 => SRAM_reg_1_i_255_n_0,
      I5 => SRAM_reg_1_i_256_n_0,
      O => SRAM_reg_1_i_178_n_0
    );
SRAM_reg_1_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD000000000000"
    )
        port map (
      I0 => SRAM_reg_1_i_257_n_0,
      I1 => SRAM_reg_1_i_258_n_0,
      I2 => SRAM_reg_1_i_259_n_0,
      I3 => SRAM_reg_1_i_260_n_0,
      I4 => SRAM_reg_1_i_261_n_0,
      I5 => SRAM_reg_1_i_256_n_0,
      O => SRAM_reg_1_i_179_n_0
    );
\SRAM_reg_1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000CCCC"
    )
        port map (
      I0 => \^qr\(0),
      I1 => SRAM_reg_1_i_89_n_0,
      I2 => SRAM_reg_1_48,
      I3 => SRAM_reg_1_28(7),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => NEUR_STATE(87),
      O => neuron_data(87)
    );
SRAM_reg_1_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => SRAM_reg_1_i_262_n_0,
      I1 => \neuron_state_monitor_samp[0]_i_5_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_15_n_0\,
      I4 => \neuron_state_monitor_samp[2]_i_7_n_0\,
      I5 => SRAM_reg_1_i_263_n_0,
      O => SRAM_reg_1_i_180_n_0
    );
SRAM_reg_1_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44445F55"
    )
        port map (
      I0 => SRAM_reg_1_i_65_n_0,
      I1 => SRAM_reg_1_i_183_n_0,
      I2 => SRAM_reg_1_i_264_n_0,
      I3 => SRAM_reg_1_26,
      I4 => \^sram_reg_1_10\,
      O => SRAM_reg_1_i_182_n_0
    );
SRAM_reg_1_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010DCDD"
    )
        port map (
      I0 => \^qr\(86),
      I1 => \^qr\(0),
      I2 => \^qr\(85),
      I3 => \^qr\(32),
      I4 => SRAM_reg_1_i_265_n_0,
      O => SRAM_reg_1_i_183_n_0
    );
SRAM_reg_1_i_184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(89),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_184_n_0
    );
SRAM_reg_1_i_185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(96),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_185_n_0
    );
SRAM_reg_1_i_186: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(87),
      I2 => SRAM_reg_1_i_80_n_0,
      O => SRAM_reg_1_i_186_n_0
    );
SRAM_reg_1_i_187: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(88),
      I2 => SRAM_reg_1_i_190_n_0,
      O => SRAM_reg_1_i_187_n_0
    );
SRAM_reg_1_i_188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^qr\(88),
      I1 => \^qr\(87),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_76_n_0,
      O => SRAM_reg_1_i_188_n_0
    );
\SRAM_reg_1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F044"
    )
        port map (
      I0 => SRAM_reg_1_i_91_n_0,
      I1 => SRAM_reg_1_i_92_n_0,
      I2 => \^qr\(81),
      I3 => \^qr\(0),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_47,
      O => neuron_data(86)
    );
SRAM_reg_1_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555555555555"
    )
        port map (
      I0 => SRAM_reg_1_i_266_n_0,
      I1 => \^qr\(88),
      I2 => \^qr\(0),
      I3 => \^qr\(89),
      I4 => \^qr\(87),
      I5 => NEUR_STATE(96),
      O => SRAM_reg_1_i_190_n_0
    );
SRAM_reg_1_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00FFFF0D000000"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => SRAM_reg_1_i_268_n_0,
      I2 => \^qr\(0),
      I3 => \^qr\(82),
      I4 => SRAM_reg_1_i_196_n_0,
      I5 => \^qr\(27),
      O => SRAM_reg_1_i_193_n_0
    );
SRAM_reg_1_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BCCC00008888"
    )
        port map (
      I0 => SRAM_reg_1_i_176_n_0,
      I1 => \^qr\(82),
      I2 => NEUR_STATE(87),
      I3 => \^qr\(81),
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_26,
      O => SRAM_reg_1_i_194_n_0
    );
SRAM_reg_1_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCEFDCFF"
    )
        port map (
      I0 => \^qr\(81),
      I1 => \^qr\(0),
      I2 => SRAM_reg_1_26,
      I3 => NEUR_STATE(87),
      I4 => \^qr\(82),
      O => SRAM_reg_1_i_195_n_0
    );
SRAM_reg_1_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FBFBFBFBFBFBFB"
    )
        port map (
      I0 => SRAM_reg_1_i_65_n_0,
      I1 => \^qr\(29),
      I2 => \^qr\(0),
      I3 => \^qr\(28),
      I4 => SRAM_reg_1_i_269_n_0,
      I5 => SRAM_reg_1_i_256_n_0,
      O => SRAM_reg_1_i_196_n_0
    );
SRAM_reg_1_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDFECDFFDDFFDDF"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \^qr\(0),
      I2 => \^qr\(81),
      I3 => NEUR_STATE(87),
      I4 => \^qr\(82),
      I5 => SRAM_reg_1_i_176_n_0,
      O => SRAM_reg_1_i_197_n_0
    );
SRAM_reg_1_i_199: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(81),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_199_n_0
    );
\SRAM_reg_1_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FEEEEF000EEEE"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_6_n_0\,
      I1 => SRAM_reg_1_i_94_n_0,
      I2 => SRAM_reg_1_55,
      I3 => SRAM_reg_1_28(5),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => NEUR_STATE(85),
      O => neuron_data(85)
    );
\SRAM_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEEEAEAAAEEEAE"
    )
        port map (
      I0 => SRAM_reg_1_i_57_n_0,
      I1 => NEUR_STATE(103),
      I2 => SRAM_reg_1_45,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_68,
      I5 => SRAM_reg_1_28(7),
      O => neuron_data(103)
    );
SRAM_reg_1_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A08"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => NEUR_STATE(87),
      I2 => \^qr\(0),
      I3 => \^qr\(81),
      I4 => \^qr\(82),
      O => SRAM_reg_1_i_200_n_0
    );
SRAM_reg_1_i_201: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FDFFFFF"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => SRAM_reg_1_i_270_n_0,
      I2 => \^qr\(0),
      I3 => \^qr\(39),
      I4 => \^qr\(17),
      O => SRAM_reg_1_i_201_n_0
    );
SRAM_reg_1_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA66A"
    )
        port map (
      I0 => SRAM_reg_1_i_270_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(39),
      I3 => NEUR_STATE(85),
      I4 => SRAM_reg_1_i_271_n_0,
      O => SRAM_reg_1_i_202_n_0
    );
SRAM_reg_1_i_203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => NEUR_STATE(83),
      I1 => NEUR_STATE(81),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      O => SRAM_reg_1_i_203_n_0
    );
SRAM_reg_1_i_204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SRAM_reg_1_i_202_n_0,
      I1 => SRAM_reg_1_i_201_n_0,
      O => SRAM_reg_1_i_204_n_0
    );
SRAM_reg_1_i_205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_5_n_0\,
      I1 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_15_n_0\,
      I3 => \neuron_state_monitor_samp[2]_i_7_n_0\,
      O => SRAM_reg_1_i_205_n_0
    );
SRAM_reg_1_i_206: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(17),
      I1 => \^qr\(0),
      I2 => SRAM_reg_1_i_272_n_0,
      O => SRAM_reg_1_i_206_n_0
    );
SRAM_reg_1_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0A0A080"
    )
        port map (
      I0 => SRAM_reg_1_i_204_n_0,
      I1 => \^qr\(80),
      I2 => \^qr\(0),
      I3 => \^qr\(79),
      I4 => \^qr\(78),
      I5 => SRAM_reg_1_29(0),
      O => SRAM_reg_1_i_207_n_0
    );
SRAM_reg_1_i_208: unisim.vcomponents.CARRY4
     port map (
      CI => SRAM_reg_1_i_211_n_0,
      CO(3 downto 2) => NLW_SRAM_reg_1_i_208_CO_UNCONNECTED(3 downto 2),
      CO(1) => SRAM_reg_1_i_208_n_2,
      CO(0) => SRAM_reg_1_i_208_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_SRAM_reg_1_i_208_O_UNCONNECTED(3),
      O(2 downto 0) => \^sram_reg_1_13\(7 downto 5),
      S(3) => '0',
      S(2) => SRAM_reg_1_i_273_n_0,
      S(1) => SRAM_reg_1_i_274_n_0,
      S(0) => SRAM_reg_1_i_275_n_0
    );
\SRAM_reg_1_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEEE0F00EEEE"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_3_n_0\,
      I1 => SRAM_reg_1_i_96_n_0,
      I2 => SRAM_reg_1_56,
      I3 => NEUR_STATE(84),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_28(4),
      O => neuron_data(84)
    );
SRAM_reg_1_i_211: unisim.vcomponents.CARRY4
     port map (
      CI => \SRAM_reg_0_i_97__0_n_0\,
      CO(3) => SRAM_reg_1_i_211_n_0,
      CO(2) => SRAM_reg_1_i_211_n_1,
      CO(1) => SRAM_reg_1_i_211_n_2,
      CO(0) => SRAM_reg_1_i_211_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sram_reg_1_13\(4 downto 1),
      S(3) => SRAM_reg_1_i_276_n_0,
      S(2) => SRAM_reg_1_i_277_n_0,
      S(1) => SRAM_reg_1_i_278_n_0,
      S(0) => SRAM_reg_1_i_279_n_0
    );
SRAM_reg_1_i_212: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^qr\(13),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(98),
      O => SRAM_reg_1_i_212_n_0
    );
SRAM_reg_1_i_213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^qr\(12),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(98),
      O => SRAM_reg_1_i_213_n_0
    );
SRAM_reg_1_i_214: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^qr\(14),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(98),
      O => SRAM_reg_1_i_214_n_0
    );
SRAM_reg_1_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \^qr\(108),
      I1 => \^qr\(0),
      I2 => SRAM_reg_1_i_130_0,
      I3 => SRAM_reg_1_i_130_1,
      I4 => SRAM_reg_1_i_130_2,
      I5 => SRAM_reg_1_i_130_3,
      O => SRAM_reg_1_i_215_n_0
    );
SRAM_reg_1_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^qr\(105),
      I1 => NEUR_STATE(119),
      I2 => \^qr\(0),
      I3 => \^qr\(104),
      O => SRAM_reg_1_i_216_n_0
    );
SRAM_reg_1_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA99A"
    )
        port map (
      I0 => SRAM_reg_1_i_218_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(65),
      I3 => \^qr\(107),
      I4 => SRAM_reg_1_i_283_n_0,
      O => SRAM_reg_1_i_217_n_0
    );
SRAM_reg_1_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => \^qr\(62),
      I1 => \^qr\(61),
      I2 => \^qr\(63),
      I3 => \^qr\(0),
      I4 => \^qr\(64),
      O => SRAM_reg_1_i_218_n_0
    );
SRAM_reg_1_i_219: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SRAM_reg_1_i_217_n_0,
      I1 => SRAM_reg_1_i_135_n_0,
      O => \^sram_reg_0_55\
    );
\SRAM_reg_1_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0BBBB0F00BBBB"
    )
        port map (
      I0 => SRAM_reg_1_i_98_n_0,
      I1 => \neuron_state_monitor_samp[1]_i_3_n_0\,
      I2 => SRAM_reg_1_57,
      I3 => NEUR_STATE(83),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_28(3),
      O => neuron_data(83)
    );
SRAM_reg_1_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B8B8B8BBB"
    )
        port map (
      I0 => SRAM_reg_1_i_284_n_0,
      I1 => SRAM_reg_1_i_223_n_0,
      I2 => SRAM_reg_1_i_285_n_0,
      I3 => \AEROUT_ADDR[2]_i_8_n_0\,
      I4 => SRAM_reg_1_i_224_n_0,
      I5 => SRAM_reg_1_i_286_n_0,
      O => SRAM_reg_1_i_220_n_0
    );
SRAM_reg_1_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDCCCFFFFC"
    )
        port map (
      I0 => SRAM_reg_1_i_287_n_0,
      I1 => SRAM_reg_1_i_144_n_0,
      I2 => SRAM_reg_1_i_288_n_0,
      I3 => \AEROUT_ADDR[2]_i_8_n_0\,
      I4 => SRAM_reg_1_i_286_n_0,
      I5 => SRAM_reg_1_i_223_n_0,
      O => SRAM_reg_1_i_221_n_0
    );
SRAM_reg_1_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFBF"
    )
        port map (
      I0 => SRAM_reg_1_i_289_n_0,
      I1 => SRAM_reg_1_i_290_n_0,
      I2 => \^qr\(66),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(116),
      O => SRAM_reg_1_i_222_n_0
    );
SRAM_reg_1_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101111111111111"
    )
        port map (
      I0 => SRAM_reg_1_i_65_n_0,
      I1 => \^sram_reg_0_55\,
      I2 => NEUR_STATE(116),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(117),
      I5 => NEUR_STATE(118),
      O => SRAM_reg_1_i_223_n_0
    );
SRAM_reg_1_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F1FFFFFFFF"
    )
        port map (
      I0 => NEUR_STATE(117),
      I1 => NEUR_STATE(116),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(118),
      I4 => SRAM_reg_1_i_291_n_0,
      I5 => SRAM_reg_1_i_65_n_0,
      O => SRAM_reg_1_i_224_n_0
    );
SRAM_reg_1_i_225: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => NEUR_STATE(116),
      I2 => SRAM_reg_1_i_288_n_0,
      O => SRAM_reg_1_i_225_n_0
    );
SRAM_reg_1_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000220"
    )
        port map (
      I0 => SRAM_reg_1_i_153_n_0,
      I1 => \^qr\(0),
      I2 => NEUR_STATE(112),
      I3 => \^qr\(43),
      I4 => SRAM_reg_1_i_292_n_0,
      I5 => SRAM_reg_1_i_293_n_0,
      O => \^sram_reg_0_60\
    );
SRAM_reg_1_i_227: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => \^qr\(43),
      I1 => \^qr\(44),
      I2 => \^qr\(0),
      I3 => \^qr\(45),
      O => SRAM_reg_1_i_227_n_0
    );
SRAM_reg_1_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDCDFDFDFDCDCDCD"
    )
        port map (
      I0 => \^qr\(101),
      I1 => \^qr\(0),
      I2 => \^qr\(41),
      I3 => SRAM_reg_1_i_294_n_0,
      I4 => SRAM_reg_1_i_295_n_0,
      I5 => SRAM_reg_1_i_296_n_0,
      O => SRAM_reg_1_i_228_n_0
    );
SRAM_reg_1_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10FF1F"
    )
        port map (
      I0 => \^qr\(21),
      I1 => \^qr\(20),
      I2 => SRAM_reg_1_i_297_n_0,
      I3 => \^qr\(0),
      I4 => NEUR_STATE(96),
      O => SRAM_reg_1_i_229_n_0
    );
\SRAM_reg_1_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC553055"
    )
        port map (
      I0 => SRAM_reg_1_i_100_n_0,
      I1 => SRAM_reg_1_42,
      I2 => NEUR_STATE(82),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_28(2),
      O => neuron_data(82)
    );
SRAM_reg_1_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDC988DDDDC9DD"
    )
        port map (
      I0 => SRAM_reg_1_i_298_n_0,
      I1 => \^qr\(21),
      I2 => \^qr\(20),
      I3 => SRAM_reg_1_i_297_n_0,
      I4 => \^qr\(0),
      I5 => \^qr\(89),
      O => SRAM_reg_1_i_231_n_0
    );
SRAM_reg_1_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDCDFDFDFDCDCDCD"
    )
        port map (
      I0 => \^qr\(100),
      I1 => \^qr\(0),
      I2 => \^qr\(41),
      I3 => SRAM_reg_1_i_299_n_0,
      I4 => SRAM_reg_1_i_295_n_0,
      I5 => SRAM_reg_1_i_300_n_0,
      O => SRAM_reg_1_i_232_n_0
    );
SRAM_reg_1_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B070F08000004"
    )
        port map (
      I0 => NEUR_STATE(96),
      I1 => \^qr\(47),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_301_n_0,
      I4 => \^qr\(20),
      I5 => \^qr\(88),
      O => SRAM_reg_1_i_233_n_0
    );
SRAM_reg_1_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDCDFDFDFDCDCDCD"
    )
        port map (
      I0 => \^qr\(99),
      I1 => \^qr\(0),
      I2 => \^qr\(41),
      I3 => SRAM_reg_1_i_302_n_0,
      I4 => SRAM_reg_1_i_295_n_0,
      I5 => SRAM_reg_1_i_303_n_0,
      O => SRAM_reg_1_i_234_n_0
    );
SRAM_reg_1_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B44FFFF4B440000"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(98),
      I2 => SRAM_reg_1_i_304_n_0,
      I3 => SRAM_reg_1_i_305_n_0,
      I4 => SRAM_reg_1_i_295_n_0,
      I5 => SRAM_reg_1_i_306_n_0,
      O => SRAM_reg_1_i_235_n_0
    );
SRAM_reg_1_i_236: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(87),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_236_n_0
    );
SRAM_reg_1_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFEF"
    )
        port map (
      I0 => SRAM_reg_1_i_301_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(47),
      I3 => NEUR_STATE(96),
      O => SRAM_reg_1_i_237_n_0
    );
SRAM_reg_1_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => NEUR_STATE(83),
      I2 => NEUR_STATE(82),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(85),
      O => SRAM_reg_1_i_238_n_0
    );
SRAM_reg_1_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554444FFFFFFFF"
    )
        port map (
      I0 => SRAM_reg_1_i_260_n_0,
      I1 => SRAM_reg_1_i_259_n_0,
      I2 => SRAM_reg_1_i_307_n_0,
      I3 => SRAM_reg_1_i_205_n_0,
      I4 => SRAM_reg_1_i_308_n_0,
      I5 => SRAM_reg_1_i_257_n_0,
      O => SRAM_reg_1_i_239_n_0
    );
\SRAM_reg_1_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8D8FFFF00FF"
    )
        port map (
      I0 => SRAM_reg_1_43,
      I1 => SRAM_reg_1_28(1),
      I2 => NEUR_STATE(81),
      I3 => SRAM_reg_1_i_103_n_0,
      I4 => SRAM_reg_1_i_104_n_0,
      I5 => SPI_GATE_ACTIVITY_sync,
      O => neuron_data(81)
    );
SRAM_reg_1_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF9F66F"
    )
        port map (
      I0 => SRAM_reg_1_i_309_n_0,
      I1 => SRAM_reg_1_i_310_n_0,
      I2 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      I3 => SRAM_reg_1_i_311_n_0,
      I4 => SRAM_reg_1_i_312_n_0,
      I5 => SRAM_reg_1_i_313_n_0,
      O => SRAM_reg_1_i_240_n_0
    );
SRAM_reg_1_i_241: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05050506"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => NEUR_STATE(84),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(83),
      I4 => NEUR_STATE(82),
      O => SRAM_reg_1_i_241_n_0
    );
SRAM_reg_1_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0056006A"
    )
        port map (
      I0 => \^qr\(101),
      I1 => \^qr\(100),
      I2 => \^qr\(21),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_314_n_0,
      O => SRAM_reg_1_i_242_n_0
    );
SRAM_reg_1_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA00AA02"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \^qr\(89),
      I2 => \^qr\(88),
      I3 => \^qr\(0),
      I4 => \^qr\(87),
      I5 => NEUR_STATE(96),
      O => SRAM_reg_1_i_243_n_0
    );
SRAM_reg_1_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0EFFFFFFFF"
    )
        port map (
      I0 => \^qr\(89),
      I1 => \^qr\(88),
      I2 => \^qr\(0),
      I3 => \^qr\(87),
      I4 => NEUR_STATE(96),
      I5 => SRAM_reg_1_45,
      O => SRAM_reg_1_i_244_n_0
    );
SRAM_reg_1_i_245: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000504"
    )
        port map (
      I0 => \^qr\(87),
      I1 => \^qr\(30),
      I2 => \^qr\(0),
      I3 => \^qr\(31),
      I4 => \^qr\(88),
      O => SRAM_reg_1_i_245_n_0
    );
SRAM_reg_1_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47FF00004700"
    )
        port map (
      I0 => \^qr\(80),
      I1 => \^qr\(9),
      I2 => \^qr\(79),
      I3 => \^qr\(10),
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_i_315_n_0,
      O => SRAM_reg_1_i_246_n_0
    );
SRAM_reg_1_i_247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(11),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_247_n_0
    );
SRAM_reg_1_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => SRAM_reg_1_i_316_n_0,
      I1 => SRAM_reg_1_i_317_n_0,
      I2 => SRAM_reg_1_i_318_n_0,
      I3 => \^qr\(9),
      I4 => SRAM_reg_1_i_319_n_0,
      I5 => \^sram_reg_0_57\,
      O => SRAM_reg_1_i_248_n_0
    );
SRAM_reg_1_i_249: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_321_n_0,
      I1 => SRAM_reg_1_i_322_n_0,
      O => SRAM_reg_1_i_249_n_0,
      S => \^sram_reg_0_57\
    );
\SRAM_reg_1_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0075"
    )
        port map (
      I0 => \^sram_reg_1_8\,
      I1 => \^qr\(0),
      I2 => SRAM_reg_1_i_106_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_66,
      O => neuron_data(80)
    );
SRAM_reg_1_i_251: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => NEUR_STATE(87),
      I1 => \^qr\(82),
      I2 => \^qr\(81),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_26,
      O => SRAM_reg_1_i_251_n_0
    );
SRAM_reg_1_i_252: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(28),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_252_n_0
    );
SRAM_reg_1_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFDFFFF"
    )
        port map (
      I0 => \^qr\(94),
      I1 => \neuron_state_monitor_samp[0]_i_5_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_15_n_0\,
      I4 => \neuron_state_monitor_samp[2]_i_7_n_0\,
      I5 => SRAM_reg_1_i_325_n_0,
      O => SRAM_reg_1_i_253_n_0
    );
SRAM_reg_1_i_254: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444444"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(37),
      I2 => \^qr\(92),
      I3 => NEUR_STATE(103),
      I4 => SRAM_reg_1_i_243_n_0,
      O => SRAM_reg_1_i_254_n_0
    );
SRAM_reg_1_i_255: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^qr\(37),
      I1 => \^qr\(0),
      I2 => \^qr\(39),
      O => SRAM_reg_1_i_255_n_0
    );
SRAM_reg_1_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014000000000014"
    )
        port map (
      I0 => SRAM_reg_1_i_326_n_0,
      I1 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I2 => SRAM_reg_1_i_312_n_0,
      I3 => SRAM_reg_1_i_327_n_0,
      I4 => \neuron_state_monitor_samp[3]_i_15_n_0\,
      I5 => SRAM_reg_1_i_242_n_0,
      O => SRAM_reg_1_i_256_n_0
    );
SRAM_reg_1_i_257: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(40),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_257_n_0
    );
SRAM_reg_1_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000AAAAAAAA"
    )
        port map (
      I0 => SRAM_reg_1_i_308_n_0,
      I1 => \neuron_state_monitor_samp[0]_i_5_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_15_n_0\,
      I4 => \neuron_state_monitor_samp[2]_i_7_n_0\,
      I5 => SRAM_reg_1_i_307_n_0,
      O => SRAM_reg_1_i_258_n_0
    );
SRAM_reg_1_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDFFFFFFFF"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(82),
      I3 => NEUR_STATE(83),
      I4 => NEUR_STATE(84),
      I5 => SRAM_reg_1_26,
      O => SRAM_reg_1_i_259_n_0
    );
\SRAM_reg_1_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BBB8B"
    )
        port map (
      I0 => SRAM_reg_1_65,
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^sram_reg_1_9\,
      I3 => SRAM_reg_1_i_110_n_0,
      I4 => \^qr\(0),
      O => neuron_data(79)
    );
SRAM_reg_1_i_260: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(96),
      I2 => SRAM_reg_1_26,
      O => SRAM_reg_1_i_260_n_0
    );
SRAM_reg_1_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F4F1F1F5F5F5F5"
    )
        port map (
      I0 => \^qr\(95),
      I1 => \^qr\(97),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_238_n_0,
      I4 => SRAM_reg_1_26,
      I5 => \^qr\(40),
      O => SRAM_reg_1_i_261_n_0
    );
SRAM_reg_1_i_262: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => \^qr\(28),
      I1 => \^qr\(39),
      I2 => \^qr\(0),
      I3 => \^qr\(37),
      O => SRAM_reg_1_i_262_n_0
    );
SRAM_reg_1_i_263: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(95),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_263_n_0
    );
SRAM_reg_1_i_264: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => SRAM_reg_1_i_238_n_0,
      I1 => NEUR_STATE(81),
      I2 => \^qr\(0),
      I3 => \^qr\(90),
      O => SRAM_reg_1_i_264_n_0
    );
SRAM_reg_1_i_265: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000040F4"
    )
        port map (
      I0 => \^qr\(83),
      I1 => \^qr\(30),
      I2 => \^qr\(31),
      I3 => \^qr\(84),
      I4 => \^qr\(0),
      O => SRAM_reg_1_i_265_n_0
    );
SRAM_reg_1_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A802A20808A202A"
    )
        port map (
      I0 => event_inh,
      I1 => SRAM_reg_1_i_246_n_0,
      I2 => SRAM_reg_1_i_247_n_0,
      I3 => SRAM_reg_1_i_248_n_0,
      I4 => SRAM_reg_1_i_249_n_0,
      I5 => \neuron_state_monitor_samp[1]_i_11_0\,
      O => SRAM_reg_1_i_266_n_0
    );
SRAM_reg_1_i_268: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => NEUR_STATE(87),
      I1 => \^qr\(0),
      I2 => \^qr\(81),
      O => SRAM_reg_1_i_268_n_0
    );
SRAM_reg_1_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFABEFFFFBE"
    )
        port map (
      I0 => SRAM_reg_1_i_331_n_0,
      I1 => NEUR_STATE(82),
      I2 => SRAM_reg_1_i_332_n_0,
      I3 => SRAM_reg_1_i_242_n_0,
      I4 => NEUR_STATE(85),
      I5 => \^qr\(0),
      O => SRAM_reg_1_i_269_n_0
    );
\SRAM_reg_1_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4544"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => \^sram_reg_1_14\,
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_112_n_0,
      I4 => SRAM_reg_1_67,
      O => neuron_data(78)
    );
SRAM_reg_1_i_270: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => \^qr\(36),
      I1 => \^qr\(35),
      I2 => \^qr\(37),
      I3 => \^qr\(0),
      I4 => \^qr\(38),
      O => SRAM_reg_1_i_270_n_0
    );
SRAM_reg_1_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFFF"
    )
        port map (
      I0 => SRAM_reg_1_i_333_n_0,
      I1 => SRAM_reg_1_i_334_n_0,
      I2 => \^qr\(35),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(81),
      O => SRAM_reg_1_i_271_n_0
    );
SRAM_reg_1_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA55FF57FF"
    )
        port map (
      I0 => SRAM_reg_1_i_204_n_0,
      I1 => \^qr\(79),
      I2 => \^qr\(80),
      I3 => \^qr\(0),
      I4 => \^qr\(78),
      I5 => SRAM_reg_1_29(0),
      O => SRAM_reg_1_i_272_n_0
    );
SRAM_reg_1_i_273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(80),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_273_n_0
    );
SRAM_reg_1_i_274: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(79),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_274_n_0
    );
SRAM_reg_1_i_275: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_275_n_0
    );
SRAM_reg_1_i_276: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(77),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_276_n_0
    );
SRAM_reg_1_i_277: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_277_n_0
    );
SRAM_reg_1_i_278: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_278_n_0
    );
SRAM_reg_1_i_279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_279_n_0
    );
\SRAM_reg_1_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0FFF022F000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[7]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => SRAM_reg_1_30,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_31,
      O => neuron_data(77)
    );
SRAM_reg_1_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6FFFFF6FFF"
    )
        port map (
      I0 => \^qr\(106),
      I1 => SRAM_reg_1_i_339_n_0,
      I2 => SRAM_reg_1_i_340_n_0,
      I3 => \^qr\(61),
      I4 => \^qr\(0),
      I5 => NEUR_STATE(119),
      O => SRAM_reg_1_i_283_n_0
    );
SRAM_reg_1_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41FF1400410014FF"
    )
        port map (
      I0 => SRAM_reg_1_i_289_n_0,
      I1 => SRAM_reg_1_i_214_n_0,
      I2 => SRAM_reg_1_i_341_n_0,
      I3 => SRAM_reg_1_i_342_n_0,
      I4 => SRAM_reg_1_i_285_n_0,
      I5 => SRAM_reg_1_i_343_n_0,
      O => SRAM_reg_1_i_284_n_0
    );
SRAM_reg_1_i_285: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(118),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_285_n_0
    );
SRAM_reg_1_i_286: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(117),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_286_n_0
    );
SRAM_reg_1_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EBFFBBFFBE00"
    )
        port map (
      I0 => SRAM_reg_1_i_289_n_0,
      I1 => SRAM_reg_1_i_212_n_0,
      I2 => SRAM_reg_1_i_290_n_0,
      I3 => SRAM_reg_1_i_342_n_0,
      I4 => \AEROUT_ADDR[2]_i_8_n_0\,
      I5 => SRAM_reg_1_i_286_n_0,
      O => SRAM_reg_1_i_287_n_0
    );
SRAM_reg_1_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF57FFFFFFFF"
    )
        port map (
      I0 => \^sram_reg_0_55\,
      I1 => NEUR_STATE(117),
      I2 => NEUR_STATE(116),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(118),
      I5 => SRAM_reg_1_i_65_n_0,
      O => SRAM_reg_1_i_288_n_0
    );
SRAM_reg_1_i_289: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => SRAM_reg_1_i_344_n_0,
      I1 => SRAM_reg_1_i_345_n_0,
      I2 => \^qr\(0),
      I3 => NEUR_STATE(118),
      O => SRAM_reg_1_i_289_n_0
    );
\SRAM_reg_1_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0FFF022F000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[6]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => SRAM_reg_1_34,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_35,
      O => neuron_data(76)
    );
SRAM_reg_1_i_290: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002000A"
    )
        port map (
      I0 => \^qr\(12),
      I1 => \^qr\(13),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(14),
      O => SRAM_reg_1_i_290_n_0
    );
SRAM_reg_1_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFF7D7D"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \^qr\(107),
      I2 => SRAM_reg_1_i_346_n_0,
      I3 => \^qr\(106),
      I4 => SRAM_reg_1_i_339_n_0,
      I5 => SRAM_reg_1_i_347_n_0,
      O => SRAM_reg_1_i_291_n_0
    );
SRAM_reg_1_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFF9FFF6FF6F"
    )
        port map (
      I0 => \^qr\(45),
      I1 => \^qr\(102),
      I2 => \^qr\(44),
      I3 => \^qr\(0),
      I4 => \^qr\(43),
      I5 => NEUR_STATE(113),
      O => SRAM_reg_1_i_292_n_0
    );
SRAM_reg_1_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF56FFAAFFA9"
    )
        port map (
      I0 => \^qr\(103),
      I1 => \^qr\(43),
      I2 => \^qr\(44),
      I3 => \^qr\(0),
      I4 => \^qr\(45),
      I5 => \^qr\(46),
      O => SRAM_reg_1_i_293_n_0
    );
SRAM_reg_1_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757575758F887575"
    )
        port map (
      I0 => SRAM_reg_1_i_348_n_0,
      I1 => SRAM_reg_1_i_304_n_0,
      I2 => SRAM_reg_1_i_305_n_0,
      I3 => SRAM_reg_1_i_349_n_0,
      I4 => \^qr\(101),
      I5 => \^qr\(0),
      O => SRAM_reg_1_i_294_n_0
    );
SRAM_reg_1_i_295: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => SRAM_reg_1_i_65_n_0,
      I1 => \^qr\(42),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_176_n_0,
      O => SRAM_reg_1_i_295_n_0
    );
SRAM_reg_1_i_296: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_350_n_0,
      I1 => SRAM_reg_1_i_351_n_0,
      O => SRAM_reg_1_i_296_n_0,
      S => SRAM_reg_1_i_342_n_0
    );
SRAM_reg_1_i_297: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => SRAM_reg_1_i_301_n_0,
      I1 => \^qr\(47),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(96),
      O => SRAM_reg_1_i_297_n_0
    );
SRAM_reg_1_i_298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => NEUR_STATE(96),
      I1 => \^qr\(47),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_301_n_0,
      O => SRAM_reg_1_i_298_n_0
    );
SRAM_reg_1_i_299: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_353_n_0,
      I1 => SRAM_reg_1_i_354_n_0,
      O => SRAM_reg_1_i_299_n_0,
      S => SRAM_reg_1_i_352_n_0
    );
\SRAM_reg_1_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0FFF022F000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[5]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => SRAM_reg_1_38,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_39,
      O => neuron_data(75)
    );
SRAM_reg_1_i_300: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_355_n_0,
      I1 => SRAM_reg_1_i_356_n_0,
      O => SRAM_reg_1_i_300_n_0,
      S => SRAM_reg_1_i_342_n_0
    );
SRAM_reg_1_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0070FFFF70FF"
    )
        port map (
      I0 => \^qr\(19),
      I1 => SRAM_reg_1_i_357_n_0,
      I2 => SRAM_reg_1_i_358_n_0,
      I3 => \^qr\(21),
      I4 => \^qr\(0),
      I5 => \^qr\(89),
      O => SRAM_reg_1_i_301_n_0
    );
SRAM_reg_1_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300FCFF4447BBB8"
    )
        port map (
      I0 => SRAM_reg_1_i_359_n_0,
      I1 => SRAM_reg_1_i_352_n_0,
      I2 => SRAM_reg_1_i_305_n_0,
      I3 => SRAM_reg_1_i_360_n_0,
      I4 => SRAM_reg_1_i_361_n_0,
      I5 => SRAM_reg_1_i_362_n_0,
      O => SRAM_reg_1_i_302_n_0
    );
SRAM_reg_1_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FBF8F8FBF8FBFB"
    )
        port map (
      I0 => SRAM_reg_1_i_363_n_0,
      I1 => \^qr\(66),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_364_n_0,
      I4 => \^qr\(98),
      I5 => \^qr\(99),
      O => SRAM_reg_1_i_303_n_0
    );
SRAM_reg_1_i_304: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SRAM_reg_1_i_352_n_0,
      I1 => SRAM_reg_1_i_359_n_0,
      O => SRAM_reg_1_i_304_n_0
    );
SRAM_reg_1_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDFFFFFFFF"
    )
        port map (
      I0 => \^qr\(101),
      I1 => \^qr\(0),
      I2 => \^qr\(99),
      I3 => \^qr\(98),
      I4 => \^qr\(100),
      I5 => \^sram_reg_0_60\,
      O => SRAM_reg_1_i_305_n_0
    );
SRAM_reg_1_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF2F001F0020"
    )
        port map (
      I0 => SRAM_reg_1_i_290_n_0,
      I1 => SRAM_reg_1_i_365_n_0,
      I2 => \^qr\(66),
      I3 => \^qr\(0),
      I4 => \^qr\(98),
      I5 => SRAM_reg_1_i_364_n_0,
      O => SRAM_reg_1_i_306_n_0
    );
SRAM_reg_1_i_307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^qr\(97),
      I1 => \^qr\(0),
      I2 => \^qr\(96),
      O => SRAM_reg_1_i_307_n_0
    );
SRAM_reg_1_i_308: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^qr\(96),
      I1 => \^qr\(0),
      I2 => \^qr\(97),
      O => SRAM_reg_1_i_308_n_0
    );
SRAM_reg_1_i_309: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5659"
    )
        port map (
      I0 => SRAM_reg_1_i_314_n_0,
      I1 => \^qr\(21),
      I2 => \^qr\(0),
      I3 => \^qr\(100),
      O => SRAM_reg_1_i_309_n_0
    );
\SRAM_reg_1_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0FFF022F000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[4]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => SRAM_reg_1_36,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_37,
      O => neuron_data(74)
    );
SRAM_reg_1_i_310: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_310_n_0
    );
SRAM_reg_1_i_311: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(83),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_311_n_0
    );
SRAM_reg_1_i_312: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF78FF87"
    )
        port map (
      I0 => \^qr\(19),
      I1 => \^qr\(98),
      I2 => \^qr\(99),
      I3 => \^qr\(0),
      I4 => \^qr\(20),
      O => SRAM_reg_1_i_312_n_0
    );
SRAM_reg_1_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF96FFFFFFFF"
    )
        port map (
      I0 => \^qr\(98),
      I1 => \^qr\(19),
      I2 => NEUR_STATE(82),
      I3 => NEUR_STATE(81),
      I4 => \^qr\(0),
      I5 => \^qr\(38),
      O => SRAM_reg_1_i_313_n_0
    );
SRAM_reg_1_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32202020"
    )
        port map (
      I0 => \^qr\(99),
      I1 => \^qr\(0),
      I2 => \^qr\(20),
      I3 => \^qr\(19),
      I4 => \^qr\(98),
      O => SRAM_reg_1_i_314_n_0
    );
SRAM_reg_1_i_315: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(9),
      I2 => \^qr\(0),
      I3 => \^qr\(77),
      O => SRAM_reg_1_i_315_n_0
    );
SRAM_reg_1_i_316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_316_n_0
    );
SRAM_reg_1_i_317: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_317_n_0
    );
SRAM_reg_1_i_318: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_318_n_0
    );
SRAM_reg_1_i_319: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_319_n_0
    );
\SRAM_reg_1_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0FFF022F000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_5_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => SRAM_reg_1_40,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_41,
      O => neuron_data(73)
    );
SRAM_reg_1_i_320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(10),
      I1 => \^qr\(0),
      O => \^sram_reg_0_57\
    );
SRAM_reg_1_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_1_64(1),
      I1 => SRAM_reg_1_i_249_2,
      I2 => \^sram_reg_0_58\,
      I3 => SRAM_reg_1_64(0),
      I4 => SRAM_reg_1_26,
      I5 => SRAM_reg_1_i_249_3,
      O => SRAM_reg_1_i_321_n_0
    );
SRAM_reg_1_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_1_64(3),
      I1 => SRAM_reg_1_i_249_0,
      I2 => \^sram_reg_0_58\,
      I3 => SRAM_reg_1_64(2),
      I4 => SRAM_reg_1_26,
      I5 => SRAM_reg_1_i_249_1,
      O => SRAM_reg_1_i_322_n_0
    );
SRAM_reg_1_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(37),
      I2 => SRAM_reg_1_i_244_n_0,
      I3 => \^qr\(93),
      I4 => \^qr\(92),
      I5 => \^qr\(94),
      O => SRAM_reg_1_i_325_n_0
    );
SRAM_reg_1_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E00000FF1F"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_12_n_0\,
      I1 => \neuron_state_monitor_samp[2]_i_11_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      I3 => \neuron_state_monitor_samp[2]_i_10_n_0\,
      I4 => SRAM_reg_1_i_375_n_0,
      I5 => SRAM_reg_1_i_309_n_0,
      O => SRAM_reg_1_i_326_n_0
    );
SRAM_reg_1_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111DD1DEEEE22E2"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      I2 => \neuron_state_monitor_samp[0]_i_10_n_0\,
      I3 => SRAM_reg_1_i_376_n_0,
      I4 => \neuron_state_monitor_samp[0]_i_8_n_0\,
      I5 => SRAM_reg_1_i_332_n_0,
      O => SRAM_reg_1_i_327_n_0
    );
\SRAM_reg_1_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0FFF022F000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => SRAM_reg_1_32,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_33,
      O => neuron_data(72)
    );
SRAM_reg_1_i_331: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5FF99F"
    )
        port map (
      I0 => SRAM_reg_1_i_312_n_0,
      I1 => NEUR_STATE(83),
      I2 => SRAM_reg_1_i_309_n_0,
      I3 => NEUR_STATE(84),
      I4 => \^qr\(0),
      O => SRAM_reg_1_i_331_n_0
    );
SRAM_reg_1_i_332: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^qr\(98),
      I1 => \^qr\(0),
      I2 => \^qr\(19),
      O => SRAM_reg_1_i_332_n_0
    );
SRAM_reg_1_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6F6F6F6F6F9F"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => \^qr\(38),
      I2 => \^qr\(0),
      I3 => \^qr\(37),
      I4 => \^qr\(35),
      I5 => \^qr\(36),
      O => SRAM_reg_1_i_333_n_0
    );
SRAM_reg_1_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000906000"
    )
        port map (
      I0 => \^qr\(37),
      I1 => NEUR_STATE(83),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      I4 => \^qr\(36),
      I5 => \^qr\(35),
      O => SRAM_reg_1_i_334_n_0
    );
SRAM_reg_1_i_339: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF01"
    )
        port map (
      I0 => \^qr\(62),
      I1 => \^qr\(61),
      I2 => \^qr\(63),
      I3 => \^qr\(0),
      I4 => \^qr\(64),
      O => SRAM_reg_1_i_339_n_0
    );
SRAM_reg_1_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000900090060"
    )
        port map (
      I0 => \^qr\(105),
      I1 => \^qr\(63),
      I2 => \^qr\(104),
      I3 => \^qr\(0),
      I4 => \^qr\(62),
      I5 => \^qr\(61),
      O => SRAM_reg_1_i_340_n_0
    );
SRAM_reg_1_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDFCCCDDDDF"
    )
        port map (
      I0 => NEUR_STATE(117),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(116),
      I3 => SRAM_reg_1_i_290_n_0,
      I4 => \^qr\(13),
      I5 => NEUR_STATE(98),
      O => SRAM_reg_1_i_341_n_0
    );
SRAM_reg_1_i_342: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(66),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_342_n_0
    );
SRAM_reg_1_i_343: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => NEUR_STATE(117),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(116),
      O => SRAM_reg_1_i_343_n_0
    );
SRAM_reg_1_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0003020E000E00"
    )
        port map (
      I0 => NEUR_STATE(116),
      I1 => SRAM_reg_1_i_290_n_0,
      I2 => \^qr\(0),
      I3 => NEUR_STATE(117),
      I4 => NEUR_STATE(98),
      I5 => \^qr\(13),
      O => SRAM_reg_1_i_344_n_0
    );
SRAM_reg_1_i_345: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFDFF"
    )
        port map (
      I0 => \^qr\(13),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(98),
      I3 => \^qr\(12),
      I4 => \^qr\(14),
      O => SRAM_reg_1_i_345_n_0
    );
SRAM_reg_1_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0A08"
    )
        port map (
      I0 => \^qr\(65),
      I1 => \^qr\(64),
      I2 => \^qr\(0),
      I3 => \^qr\(63),
      I4 => \^qr\(61),
      I5 => \^qr\(62),
      O => SRAM_reg_1_i_346_n_0
    );
SRAM_reg_1_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBFFEBFFFFFFEB"
    )
        port map (
      I0 => SRAM_reg_1_i_385_n_0,
      I1 => \^qr\(105),
      I2 => SRAM_reg_1_i_386_n_0,
      I3 => SRAM_reg_1_i_387_n_0,
      I4 => \^qr\(106),
      I5 => SRAM_reg_1_i_339_n_0,
      O => SRAM_reg_1_i_347_n_0
    );
SRAM_reg_1_i_348: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => \^qr\(99),
      I1 => \^qr\(98),
      I2 => \^qr\(0),
      I3 => \^qr\(100),
      O => SRAM_reg_1_i_348_n_0
    );
SRAM_reg_1_i_349: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^qr\(99),
      I1 => \^qr\(98),
      I2 => \^qr\(0),
      I3 => \^qr\(100),
      O => SRAM_reg_1_i_349_n_0
    );
SRAM_reg_1_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFAAFFBFFFFF"
    )
        port map (
      I0 => SRAM_reg_1_i_364_n_0,
      I1 => \^qr\(99),
      I2 => \^qr\(98),
      I3 => \^qr\(0),
      I4 => \^qr\(100),
      I5 => \^qr\(101),
      O => SRAM_reg_1_i_350_n_0
    );
SRAM_reg_1_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEC76DF45"
    )
        port map (
      I0 => SRAM_reg_1_i_388_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(100),
      I3 => SRAM_reg_1_i_345_n_0,
      I4 => \^qr\(101),
      I5 => SRAM_reg_1_i_365_n_0,
      O => SRAM_reg_1_i_351_n_0
    );
SRAM_reg_1_i_352: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => SRAM_reg_1_i_266_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(42),
      O => SRAM_reg_1_i_352_n_0
    );
SRAM_reg_1_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4ABA0AFA0AFA1AE"
    )
        port map (
      I0 => SRAM_reg_1_i_305_n_0,
      I1 => \^qr\(101),
      I2 => \^qr\(0),
      I3 => \^qr\(100),
      I4 => \^qr\(99),
      I5 => \^qr\(98),
      O => SRAM_reg_1_i_353_n_0
    );
SRAM_reg_1_i_354: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33AA36"
    )
        port map (
      I0 => SRAM_reg_1_i_359_n_0,
      I1 => \^qr\(100),
      I2 => \^qr\(99),
      I3 => \^qr\(0),
      I4 => \^qr\(98),
      O => SRAM_reg_1_i_354_n_0
    );
SRAM_reg_1_i_355: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6333"
    )
        port map (
      I0 => SRAM_reg_1_i_364_n_0,
      I1 => \^qr\(100),
      I2 => \^qr\(99),
      I3 => \^qr\(98),
      I4 => \^qr\(0),
      O => SRAM_reg_1_i_355_n_0
    );
SRAM_reg_1_i_356: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004BB4"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(100),
      I2 => SRAM_reg_1_i_345_n_0,
      I3 => SRAM_reg_1_i_388_n_0,
      I4 => SRAM_reg_1_i_365_n_0,
      O => SRAM_reg_1_i_356_n_0
    );
SRAM_reg_1_i_357: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(87),
      I2 => \^qr\(88),
      O => SRAM_reg_1_i_357_n_0
    );
SRAM_reg_1_i_358: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3F3F7FF"
    )
        port map (
      I0 => \^qr\(19),
      I1 => \^qr\(20),
      I2 => \^qr\(0),
      I3 => \^qr\(87),
      I4 => \^qr\(88),
      O => SRAM_reg_1_i_358_n_0
    );
SRAM_reg_1_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104000000000000"
    )
        port map (
      I0 => SRAM_reg_1_i_242_n_0,
      I1 => \^qr\(98),
      I2 => \^qr\(0),
      I3 => \^qr\(19),
      I4 => SRAM_reg_1_i_312_n_0,
      I5 => SRAM_reg_1_i_309_n_0,
      O => SRAM_reg_1_i_359_n_0
    );
SRAM_reg_1_i_360: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(101),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_360_n_0
    );
SRAM_reg_1_i_361: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(99),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_361_n_0
    );
SRAM_reg_1_i_362: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(98),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_362_n_0
    );
SRAM_reg_1_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CC5633A9"
    )
        port map (
      I0 => \^qr\(99),
      I1 => SRAM_reg_1_i_290_n_0,
      I2 => \^qr\(98),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_212_n_0,
      I5 => SRAM_reg_1_i_365_n_0,
      O => SRAM_reg_1_i_363_n_0
    );
SRAM_reg_1_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => SRAM_reg_1_i_242_n_0,
      I1 => \^qr\(98),
      I2 => \^qr\(0),
      I3 => \^qr\(19),
      I4 => SRAM_reg_1_i_312_n_0,
      I5 => SRAM_reg_1_i_309_n_0,
      O => SRAM_reg_1_i_364_n_0
    );
SRAM_reg_1_i_365: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0115"
    )
        port map (
      I0 => SRAM_reg_1_i_242_n_0,
      I1 => SRAM_reg_1_i_345_n_0,
      I2 => SRAM_reg_1_i_309_n_0,
      I3 => SRAM_reg_1_i_389_n_0,
      O => SRAM_reg_1_i_365_n_0
    );
SRAM_reg_1_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(9),
      I1 => \^qr\(0),
      O => \^sram_reg_0_58\
    );
SRAM_reg_1_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0E000000000000"
    )
        port map (
      I0 => \^qr\(82),
      I1 => \^qr\(81),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(87),
      I4 => \^qr\(28),
      I5 => NEUR_STATE(84),
      O => SRAM_reg_1_i_375_n_0
    );
SRAM_reg_1_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55FD7575FD55DD"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => SRAM_reg_1_i_257_n_0,
      I2 => \neuron_state_monitor_samp[1]_i_22_n_0\,
      I3 => SRAM_reg_1_i_307_n_0,
      I4 => SRAM_reg_1_i_391_n_0,
      I5 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      O => SRAM_reg_1_i_376_n_0
    );
SRAM_reg_1_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0001"
    )
        port map (
      I0 => \^qr\(64),
      I1 => \^qr\(63),
      I2 => \^qr\(61),
      I3 => \^qr\(62),
      I4 => \^qr\(0),
      I5 => \^qr\(65),
      O => SRAM_reg_1_i_385_n_0
    );
SRAM_reg_1_i_386: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0506"
    )
        port map (
      I0 => \^qr\(63),
      I1 => \^qr\(61),
      I2 => \^qr\(0),
      I3 => \^qr\(62),
      O => SRAM_reg_1_i_386_n_0
    );
SRAM_reg_1_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFBFFFBFFFDFF"
    )
        port map (
      I0 => \^qr\(61),
      I1 => NEUR_STATE(119),
      I2 => \^qr\(0),
      I3 => \^qr\(48),
      I4 => \^qr\(62),
      I5 => \^qr\(104),
      O => SRAM_reg_1_i_387_n_0
    );
SRAM_reg_1_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B000B000F40040"
    )
        port map (
      I0 => NEUR_STATE(98),
      I1 => \^qr\(13),
      I2 => \^qr\(99),
      I3 => \^qr\(0),
      I4 => \^qr\(98),
      I5 => SRAM_reg_1_i_290_n_0,
      O => SRAM_reg_1_i_388_n_0
    );
SRAM_reg_1_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBCAEBEBCAEB"
    )
        port map (
      I0 => SRAM_reg_1_i_312_n_0,
      I1 => SRAM_reg_1_i_290_n_0,
      I2 => SRAM_reg_1_i_212_n_0,
      I3 => \^qr\(19),
      I4 => \^qr\(0),
      I5 => \^qr\(98),
      O => SRAM_reg_1_i_389_n_0
    );
SRAM_reg_1_i_391: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(108),
      I1 => \^qr\(0),
      O => SRAM_reg_1_i_391_n_0
    );
\SRAM_reg_1_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA6A0000"
    )
        port map (
      I0 => \^qr\(105),
      I1 => \^qr\(104),
      I2 => NEUR_STATE(119),
      I3 => SRAM_reg_1_i_135_n_0,
      I4 => SRAM_reg_1_72,
      I5 => SRAM_reg_1_74,
      O => neuron_data(121)
    );
\SRAM_reg_1_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9A00"
    )
        port map (
      I0 => \^qr\(104),
      I1 => SRAM_reg_1_i_135_n_0,
      I2 => NEUR_STATE(119),
      I3 => SRAM_reg_1_72,
      I4 => SRAM_reg_1_75,
      O => neuron_data(120)
    );
\SRAM_reg_1_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF8888F4444444"
    )
        port map (
      I0 => SRAM_reg_1_i_135_n_0,
      I1 => SRAM_reg_1_72,
      I2 => SRAM_reg_1_28(7),
      I3 => SRAM_reg_1_73,
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => NEUR_STATE(119),
      O => neuron_data(119)
    );
\SRAM_reg_1_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EE440F00EE44"
    )
        port map (
      I0 => \^qr\(0),
      I1 => SRAM_reg_1_i_140_n_0,
      I2 => SRAM_reg_1_27,
      I3 => NEUR_STATE(118),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_28(6),
      O => neuron_data(118)
    );
\SRAM_reg_1_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCACCCA00CACCCA"
    )
        port map (
      I0 => \^sram_reg_0_54\,
      I1 => NEUR_STATE(117),
      I2 => \^qr\(0),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_54,
      I5 => SRAM_reg_1_28(5),
      O => neuron_data(117)
    );
SRAM_reg_1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EE440F00EE44"
    )
        port map (
      I0 => SRAM_reg_1_i_144_n_0,
      I1 => SRAM_reg_1_i_145_n_0,
      I2 => SRAM_reg_1_53,
      I3 => NEUR_STATE(116),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_28(4),
      O => neuron_data(116)
    );
SRAM_reg_1_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA9A0000"
    )
        port map (
      I0 => \^qr\(103),
      I1 => SRAM_reg_1_i_147_n_0,
      I2 => \^qr\(102),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_76,
      I5 => SRAM_reg_1_78,
      O => neuron_data(115)
    );
SRAM_reg_1_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD900"
    )
        port map (
      I0 => SRAM_reg_1_i_147_n_0,
      I1 => \^qr\(102),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_76,
      I4 => SRAM_reg_1_77,
      O => neuron_data(114)
    );
SRAM_reg_1_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F8888888"
    )
        port map (
      I0 => SRAM_reg_1_i_151_n_0,
      I1 => SRAM_reg_1_76,
      I2 => SRAM_reg_1_28(1),
      I3 => SRAM_reg_1_79,
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => NEUR_STATE(113),
      O => neuron_data(113)
    );
SRAM_reg_1_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F8888888"
    )
        port map (
      I0 => SRAM_reg_1_i_153_n_0,
      I1 => SRAM_reg_1_76,
      I2 => SRAM_reg_1_28(0),
      I3 => SRAM_reg_1_80,
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => NEUR_STATE(112),
      O => neuron_data(112)
    );
SRAM_reg_1_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0110000F011"
    )
        port map (
      I0 => SRAM_reg_1_i_161_n_0,
      I1 => SRAM_reg_1_i_162_n_0,
      I2 => \^qr\(98),
      I3 => \^qr\(0),
      I4 => SPI_GATE_ACTIVITY_sync,
      I5 => SRAM_reg_1_51,
      O => neuron_data(108)
    );
SRAM_reg_1_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => SRAM_reg_1_52,
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^neur_state_monitor\(5),
      I3 => \^qr\(97),
      I4 => \^qr\(0),
      O => neuron_data(107)
    );
SRAM_reg_1_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => SRAM_reg_1_44,
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^neur_state_monitor\(4),
      I3 => \^qr\(96),
      I4 => \^qr\(0),
      O => neuron_data(106)
    );
SRAM_reg_1_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB888"
    )
        port map (
      I0 => SRAM_reg_1_71,
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^qr\(0),
      I3 => \^qr\(95),
      I4 => SRAM_reg_1_i_169_n_0,
      O => neuron_data(105)
    );
SRAM_reg_1_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => SRAM_reg_1_i_172_n_0,
      I2 => SRAM_reg_1_26,
      I3 => \^qr\(0),
      I4 => NEUR_STATE(96),
      O => SRAM_reg_1_i_57_n_0
    );
\SRAM_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000AB"
    )
        port map (
      I0 => \^qr\(90),
      I1 => SRAM_reg_1_i_65_n_0,
      I2 => \^qr\(0),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_45,
      I5 => SRAM_reg_1_46,
      O => neuron_data(99)
    );
SRAM_reg_1_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BAFFFB"
    )
        port map (
      I0 => NEUR_STATE(96),
      I1 => \^qr\(89),
      I2 => \^qr\(32),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_174_n_0,
      O => \^sram_reg_1_10\
    );
SRAM_reg_1_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => NEUR_STATE(96),
      I1 => \^qr\(87),
      I2 => \^qr\(0),
      I3 => \^qr\(88),
      I4 => \^qr\(89),
      O => SRAM_reg_1_6
    );
SRAM_reg_1_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFE0EFE0EFEF"
    )
        port map (
      I0 => SRAM_reg_1_i_175_n_0,
      I1 => SRAM_reg_1_i_176_n_0,
      I2 => SRAM_reg_1_i_177_n_0,
      I3 => SRAM_reg_1_i_178_n_0,
      I4 => SRAM_reg_1_i_179_n_0,
      I5 => SRAM_reg_1_i_180_n_0,
      O => SRAM_reg_1_i_65_n_0
    );
SRAM_reg_1_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB80088"
    )
        port map (
      I0 => \^qr\(34),
      I1 => SRAM_reg_1_i_182_n_0,
      I2 => SRAM_reg_1_i_183_n_0,
      I3 => \^qr\(0),
      I4 => NEUR_STATE(98),
      I5 => SPI_GATE_ACTIVITY_sync,
      O => SRAM_reg_1_i_67_n_0
    );
SRAM_reg_1_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB80088"
    )
        port map (
      I0 => \^qr\(33),
      I1 => SRAM_reg_1_i_182_n_0,
      I2 => SRAM_reg_1_i_183_n_0,
      I3 => \^qr\(0),
      I4 => NEUR_STATE(97),
      I5 => SPI_GATE_ACTIVITY_sync,
      O => SRAM_reg_1_i_69_n_0
    );
\SRAM_reg_1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAABAAA"
    )
        port map (
      I0 => SRAM_reg_1_i_67_n_0,
      I1 => SRAM_reg_1_50,
      I2 => NEUR_STATE(98),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_28(2),
      O => neuron_data(98)
    );
SRAM_reg_1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAABAAA"
    )
        port map (
      I0 => SRAM_reg_1_i_69_n_0,
      I1 => SRAM_reg_1_49,
      I2 => NEUR_STATE(97),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_28(1),
      O => neuron_data(97)
    );
SRAM_reg_1_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414141450505041"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => SRAM_reg_1_i_184_n_0,
      I2 => SRAM_reg_1_i_185_n_0,
      I3 => SRAM_reg_1_i_186_n_0,
      I4 => SRAM_reg_1_i_187_n_0,
      I5 => SRAM_reg_1_i_188_n_0,
      O => SRAM_reg_1_i_72_n_0
    );
SRAM_reg_1_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => SRAM_reg_1_i_187_n_0,
      I1 => \^qr\(87),
      I2 => SRAM_reg_1_i_188_n_0,
      O => SRAM_reg_1_i_74_n_0
    );
SRAM_reg_1_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545555555"
    )
        port map (
      I0 => SRAM_reg_1_i_176_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(87),
      I3 => \^qr\(88),
      I4 => \^qr\(89),
      I5 => NEUR_STATE(96),
      O => SRAM_reg_1_i_76_n_0
    );
SRAM_reg_1_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^qr\(0),
      I1 => SRAM_reg_1_i_80_n_0,
      O => SRAM_reg_1_i_77_n_0
    );
SRAM_reg_1_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SRAM_reg_1_i_190_n_0,
      I1 => SRAM_reg_1_i_76_n_0,
      O => SRAM_reg_1_i_80_n_0
    );
SRAM_reg_1_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAE2E2"
    )
        port map (
      I0 => SRAM_reg_1_i_193_n_0,
      I1 => \^qr\(18),
      I2 => SRAM_reg_1_i_194_n_0,
      I3 => \^qr\(82),
      I4 => \^qr\(0),
      O => SRAM_reg_0_50
    );
SRAM_reg_1_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FFFF47444744"
    )
        port map (
      I0 => SRAM_reg_1_i_195_n_0,
      I1 => SRAM_reg_1_i_196_n_0,
      I2 => \^qr\(0),
      I3 => \^qr\(26),
      I4 => SRAM_reg_1_i_197_n_0,
      I5 => \^qr\(18),
      O => SRAM_reg_1_i_89_n_0
    );
\SRAM_reg_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => SRAM_reg_1_28(0),
      I1 => SRAM_reg_1_61,
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => NEUR_STATE(96),
      I4 => \^qr\(0),
      I5 => SRAM_reg_1_i_72_n_0,
      O => neuron_data(96)
    );
SRAM_reg_1_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A282A282A282A2"
    )
        port map (
      I0 => SRAM_reg_1_i_177_n_0,
      I1 => SRAM_reg_1_26,
      I2 => SRAM_reg_1_i_199_n_0,
      I3 => SRAM_reg_1_i_176_n_0,
      I4 => NEUR_STATE(87),
      I5 => \^qr\(82),
      O => SRAM_reg_1_i_91_n_0
    );
SRAM_reg_1_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE323332FF322232"
    )
        port map (
      I0 => \^qr\(18),
      I1 => \^qr\(0),
      I2 => \^qr\(25),
      I3 => SRAM_reg_1_i_196_n_0,
      I4 => SRAM_reg_1_i_200_n_0,
      I5 => \^qr\(81),
      O => SRAM_reg_1_i_92_n_0
    );
SRAM_reg_1_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00EE0040000000"
    )
        port map (
      I0 => SRAM_reg_1_i_201_n_0,
      I1 => SRAM_reg_1_i_202_n_0,
      I2 => NEUR_STATE(84),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_203_n_0,
      I5 => NEUR_STATE(85),
      O => SRAM_reg_1_i_94_n_0
    );
SRAM_reg_1_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE404040"
    )
        port map (
      I0 => SRAM_reg_1_i_201_n_0,
      I1 => SRAM_reg_1_i_202_n_0,
      I2 => SRAM_reg_1_i_203_n_0,
      I3 => \^qr\(0),
      I4 => NEUR_STATE(84),
      O => SRAM_reg_1_i_96_n_0
    );
SRAM_reg_1_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00EE0040000000"
    )
        port map (
      I0 => SRAM_reg_1_i_201_n_0,
      I1 => SRAM_reg_1_i_202_n_0,
      I2 => NEUR_STATE(82),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(81),
      I5 => NEUR_STATE(83),
      O => SRAM_reg_1_i_98_n_0
    );
\SRAM_reg_1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFAEB"
    )
        port map (
      I0 => SRAM_reg_1_62,
      I1 => SRAM_reg_1_i_74_n_0,
      I2 => \^qr\(89),
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_45,
      I5 => SPI_GATE_ACTIVITY_sync,
      O => neuron_data(95)
    );
\empty_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \empty_i_11__13_n_0\,
      I1 => Q(3),
      I2 => \^priority_reg[5]_18\,
      I3 => \empty_i_5__15\,
      I4 => \empty_i_6__29\,
      I5 => \empty_i_13__4_n_0\,
      O => \priority_reg[3]_14\
    );
\empty_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000002"
    )
        port map (
      I0 => Q(5),
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => empty_i_40_n_0,
      I5 => Q(4),
      O => \^priority_reg[5]_18\
    );
\empty_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000755575557"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__6\,
      I1 => \^sram_reg_0_14\,
      I2 => \^rst_sync_reg\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_42\,
      I5 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => \^priority_reg[4]_12\
    );
\empty_i_10__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \empty_i_32__2_n_0\,
      I1 => \empty_i_33__0_n_0\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => \^priority_reg[5]_21\,
      I4 => \fill_cnt[4]_i_3__41_0\,
      I5 => \empty_i_6__15\,
      O => \priority_reg[5]_20\
    );
\empty_i_10__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \^priority_reg[4]_23\,
      I1 => Q(3),
      I2 => \genblk1[3].mem[3][8]_i_6__38_n_0\,
      I3 => \empty_i_12__13_n_0\,
      O => \priority_reg[3]_18\
    );
\empty_i_10__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_10__22_n_0\,
      I1 => \^priority_reg[5]_23\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => Q(5),
      I4 => Q(3),
      I5 => \^priority_reg[4]_24\,
      O => \priority_reg[2]_rep__1_2\
    );
\empty_i_10__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F8FB"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_14\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \empty_i_36__0_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \empty_i_10__22_n_0\
    );
\empty_i_10__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \empty_i_17__3_n_0\,
      I1 => \fill_cnt[4]_i_3__41\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^fsm_sequential_state_reg[0]_7\,
      I4 => \empty_i_5__7_0\,
      I5 => \empty_i_5__7_1\,
      O => \^priority_reg[3]_21\
    );
\empty_i_10__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => \empty_i_13__10_n_0\,
      I1 => \empty_i_5__7_0\,
      I2 => \empty_i_5__7_1\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_19__1_n_0\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \^priority_reg[4]_10\
    );
\empty_i_10__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \empty_i_20__2_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_7__36\,
      O => \^sram_reg_0_48\
    );
\empty_i_10__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \^sram_reg_0_19\,
      I1 => \^priority_reg[5]_24\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => \^priority_reg[3]_27\,
      I4 => \fill_cnt[4]_i_3__41_0\,
      I5 => \empty_i_7__37\,
      O => \priority_reg[3]_26\
    );
\empty_i_10__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I4 => \empty_i_7__36\,
      I5 => \fill_cnt[4]_i_3__41_0\,
      O => SPI_OPEN_LOOP_sync_reg_28
    );
\empty_i_10__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFDFFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I1 => \empty_i_13__8_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I5 => Q(5),
      O => \empty_i_10__43_n_0\
    );
\empty_i_10__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555557757"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__6_0\,
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_24__1_n_0\,
      I3 => \empty_i_10__4\,
      I4 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \empty_i_10__44_n_0\
    );
\empty_i_10__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \empty_i_24__0_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => \empty_i_10__45_n_0\
    );
\empty_i_10__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_1_1\,
      I4 => \empty_i_9__24\,
      O => \^sram_reg_0_19\
    );
\empty_i_10__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_5__7_0\,
      I5 => \empty_i_5__7_1\,
      O => SPI_OPEN_LOOP_sync_reg_5
    );
\empty_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \empty_i_13__17_n_0\,
      I1 => Q(3),
      I2 => \empty_i_11__20_n_0\,
      I3 => Q(4),
      I4 => \empty_i_12__20_n_0\,
      O => \priority_reg[3]_7\
    );
\empty_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0F7"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \empty_i_18__3_n_0\,
      O => \empty_i_10__6_n_0\
    );
\empty_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7433740074337433"
    )
        port map (
      I0 => empty_i_19_n_0,
      I1 => \fill_cnt[4]_i_3__41\,
      I2 => \empty_i_20__5_n_0\,
      I3 => \empty_i_5__7_0\,
      I4 => \^spi_open_loop_sync_reg_11\,
      I5 => \empty_i_5__7_1\,
      O => \^priority_reg[3]_4\
    );
\empty_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000755575557"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__6\,
      I1 => \empty_i_13__2_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_14__0_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => \empty_i_10__8_n_0\
    );
\empty_i_10__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000100"
    )
        port map (
      I0 => \empty_i_13__2_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => Q(5),
      I4 => Q(4),
      O => \empty_i_10__9_n_0\
    );
\empty_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2F2FE"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_14\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^sram_reg_0_43\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => Q(4),
      O => \empty_i_11__10_n_0\
    );
\empty_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F4F7"
    )
        port map (
      I0 => \empty_i_23__2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \empty_i_22__1_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \^priority_reg[4]_14\
    );
\empty_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A8888888AA"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => empty_i_41_n_0,
      O => \empty_i_11__13_n_0\
    );
\empty_i_11__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020200020002"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_46_n_0\,
      I4 => \empty_i_14__12_n_0\,
      I5 => \empty_i_12__25_n_0\,
      O => \priority_reg[5]_28\
    );
\empty_i_11__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D0C0C0C0DC"
    )
        port map (
      I0 => \empty_i_21__0_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^fsm_sequential_state_reg[0]_8\,
      O => \^priority_reg[4]_24\
    );
\empty_i_11__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F4F0F7F"
    )
        port map (
      I0 => \empty_i_20__0_n_0\,
      I1 => \empty_i_5__15\,
      I2 => \genblk1[3].mem[3][8]_i_5__6_0\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_21__0_n_0\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \^priority_reg[2]_rep_15\
    );
\empty_i_11__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \empty_i_6__36\,
      I4 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I5 => \^rst_sync_reg\,
      O => \^priority_reg[5]_23\
    );
\empty_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0D0DC"
    )
        port map (
      I0 => \empty_i_14__0_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sram_reg_0_40\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \empty_i_11__2_n_0\
    );
\empty_i_11__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => Q(5),
      I1 => \empty_i_24__0_n_0\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      O => \empty_i_11__20_n_0\
    );
\empty_i_11__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B8FF"
    )
        port map (
      I0 => \^sram_reg_0_44\,
      I1 => \empty_i_5__7_1\,
      I2 => \empty_i_21__1_n_0\,
      I3 => \empty_i_5__7_0\,
      I4 => \empty_i_16__5_n_0\,
      O => \^priority_reg[5]_7\
    );
\empty_i_11__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \^sram_reg_0_19\,
      I1 => \^priority_reg[5]_24\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => \^sram_reg_0_18\,
      I4 => \^priority_reg[5]_35\,
      O => \priority_reg[3]_28\
    );
\empty_i_11__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \empty_i_11__11\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^sram_reg_0_2\,
      I3 => \empty_i_20__2_n_0\,
      I4 => \^rst_sync_reg\,
      O => \^priority_reg[5]_24\
    );
\empty_i_11__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
        port map (
      I0 => \empty_i_13__2_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \^priority_reg[3]\
    );
\empty_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCFC4040"
    )
        port map (
      I0 => \empty_i_14__0_n_0\,
      I1 => Q(3),
      I2 => \^spi_open_loop_sync_reg_7\,
      I3 => \empty_i_13__2_n_0\,
      I4 => Q(4),
      I5 => Q(5),
      O => \empty_i_11__3_n_0\
    );
\empty_i_11__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100011101000100"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \empty_i_13__14_n_0\,
      I3 => \empty_i_10__4\,
      I4 => \empty_i_24__1_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \empty_i_11__30_n_0\
    );
\empty_i_11__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__6_0\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I3 => \empty_i_6__36\,
      I4 => \^spi_open_loop_sync_reg\,
      O => \priority_reg[4]_2\
    );
\empty_i_11__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFFFF01"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_23__2_n_0\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(3),
      O => \empty_i_11__32_n_0\
    );
\empty_i_11__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
        port map (
      I0 => \empty_i_7__36_0\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_2\,
      I5 => \^sram_reg_1_0\,
      O => \^priority_reg[5]_1\
    );
\empty_i_11__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => \empty_i_11__11\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_41_n_0\,
      I4 => \empty_i_24__1_n_0\,
      I5 => \empty_i_9__24\,
      O => \priority_reg[5]_3\
    );
\empty_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABABAB"
    )
        port map (
      I0 => Q(4),
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_9__21_n_0\,
      I4 => \empty_i_14__12_n_0\,
      I5 => Q(5),
      O => \empty_i_11__4_n_0\
    );
\empty_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110101"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_9__21_n_0\,
      I3 => \^sram_reg_0_1\,
      I4 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      O => SPI_OPEN_LOOP_sync_reg_12
    );
\empty_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000047FFFFFFFF"
    )
        port map (
      I0 => \^sram_reg_0_14\,
      I1 => \empty_i_5__15\,
      I2 => \empty_i_13__2_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => \empty_i_11__6_n_0\
    );
\empty_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0F7"
    )
        port map (
      I0 => \^sram_reg_0_14\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^fsm_sequential_state_reg[0]_6\,
      O => \empty_i_12__1_n_0\
    );
\empty_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F0FFF0FF"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_7\,
      I1 => \empty_i_22__1_n_0\,
      I2 => \fill_cnt[4]_i_9__2_n_0\,
      I3 => \empty_i_5__7_0\,
      I4 => \fill_cnt[4]_i_7__4_n_0\,
      I5 => \empty_i_5__7_1\,
      O => \empty_i_12__10_n_0\
    );
\empty_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000470044"
    )
        port map (
      I0 => \empty_i_22__1_n_0\,
      I1 => \empty_i_5__7_1\,
      I2 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I5 => \^rst_sync_reg\,
      O => \^priority_reg[5]_27\
    );
\empty_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \empty_i_6__36\,
      I4 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I5 => \^rst_sync_reg\,
      O => \empty_i_12__13_n_0\
    );
\empty_i_12__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I2 => \empty_i_6__36\,
      O => \^sram_reg_0_43\
    );
\empty_i_12__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_13__2_n_0\,
      I3 => Q(4),
      I4 => Q(5),
      O => \empty_i_12__17_n_0\
    );
\empty_i_12__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => Q(4),
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => empty_i_40_n_0,
      I5 => Q(5),
      O => \priority_reg[4]_0\
    );
\empty_i_12__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_2\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \^priority_reg[3]_0\
    );
\empty_i_12__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_19__1_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      O => \empty_i_12__20_n_0\
    );
\empty_i_12__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555FF5555555D"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__6_0\,
      I1 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I2 => \empty_i_13__8_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      O => \^priority_reg[4]_1\
    );
\empty_i_12__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \empty_i_23__2_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => Q(4),
      I4 => Q(5),
      O => \priority_reg[4]_3\
    );
\empty_i_12__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \empty_i_20__2_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_9__24\,
      O => \^sram_reg_0_16\
    );
\empty_i_12__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__41\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \^sram_reg_1_2\,
      I4 => \empty_i_9__24\,
      O => \empty_i_12__24_n_0\
    );
\empty_i_12__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000003020000"
    )
        port map (
      I0 => \^qr\(12),
      I1 => NEUR_STATE(98),
      I2 => \^qr\(0),
      I3 => \^qr\(14),
      I4 => \AEROUT_ADDR_reg[0]\,
      I5 => CTRL_SCHED_EVENT_IN(0),
      O => \empty_i_12__25_n_0\
    );
\empty_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7433FFFF7400"
    )
        port map (
      I0 => \empty_i_14__6_n_0\,
      I1 => Q(3),
      I2 => \^spi_open_loop_sync_reg_14\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^spi_open_loop_sync_reg_16\,
      O => \priority_reg[3]_19\
    );
\empty_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFC7373CCFC4040"
    )
        port map (
      I0 => \empty_i_22__1_n_0\,
      I1 => Q(4),
      I2 => \^spi_open_loop_sync_reg_7\,
      I3 => \empty_i_23__2_n_0\,
      I4 => Q(5),
      I5 => \fill_cnt[4]_i_7__4_n_0\,
      O => \^priority_reg[4]_9\
    );
\empty_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F4F7"
    )
        port map (
      I0 => \empty_i_14__0_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sram_reg_0_40\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \empty_i_13__1_n_0\
    );
\empty_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000100000001F"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => \empty_i_24__0_n_0\,
      I2 => \empty_i_5__7_1\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \^sram_reg_0_24\,
      O => \empty_i_13__10_n_0\
    );
\empty_i_13__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[5]_25\,
      I1 => Q(4),
      I2 => \^sram_reg_0_44\,
      I3 => Q(5),
      I4 => \empty_i_21__1_n_0\,
      O => \empty_i_13__11_n_0\
    );
\empty_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007055557777"
    )
        port map (
      I0 => \empty_i_9__24\,
      I1 => \empty_i_24__1_n_0\,
      I2 => \^sram_reg_1_0\,
      I3 => \^sram_reg_0_2\,
      I4 => \empty_i_15__6_n_0\,
      I5 => \empty_i_11__11\,
      O => \^priority_reg[3]_27\
    );
\empty_i_13__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8088"
    )
        port map (
      I0 => \empty_i_9__24\,
      I1 => \empty_i_30__4_n_0\,
      I2 => \^sram_reg_0_2\,
      I3 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \priority_reg[3]_30\
    );
\empty_i_13__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sram_reg_0_1\,
      I1 => \genblk1[3].mem[3][8]_i_14__1_n_0\,
      O => \empty_i_13__14_n_0\
    );
\empty_i_13__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^fsm_sequential_state_reg[0]\,
      O => \empty_i_13__17_n_0\
    );
\empty_i_13__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => \^sram_reg_0_6\,
      I1 => \empty_i_10__4\,
      I2 => \empty_i_20__2_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => SRAM_reg_0_5
    );
\empty_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055FD"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => \^sram_reg_0_6\,
      I2 => \empty_i_10__4\,
      I3 => \^sram_reg_0_41\,
      I4 => empty_i_21_n_0,
      O => \empty_i_13__2_n_0\
    );
\empty_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \^sram_reg_0_42\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => Q(4),
      O => \empty_i_13__3_n_0\
    );
\empty_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200000002000A"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__18\,
      I1 => \^fsm_sequential_state_reg[0]_2\,
      I2 => \^rst_sync_reg\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => Q(5),
      I5 => \^sram_reg_0_22\,
      O => \empty_i_13__4_n_0\
    );
\empty_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCF8888"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_14\,
      I1 => Q(3),
      I2 => \^sram_reg_0_43\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => Q(4),
      I5 => Q(5),
      O => \priority_reg[3]_16\
    );
\empty_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E0EC"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_14\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \empty_i_36__0_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \^priority_reg[4]_23\
    );
\empty_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00000008"
    )
        port map (
      I0 => Q(4),
      I1 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I2 => \empty_i_13__8_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      O => \priority_reg[4]_29\
    );
\empty_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \^sram_reg_1_0\,
      I2 => \^sram_reg_0_2\,
      O => \empty_i_13__8_n_0\
    );
\empty_i_13__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF1F"
    )
        port map (
      I0 => \empty_i_23__4_n_0\,
      I1 => \empty_i_24__4_n_0\,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \^sram_reg_0_45\,
      O => SPI_OPEN_LOOP_sync_reg_18
    );
empty_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_9__31_n_0\,
      I1 => \empty_i_8__22_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_11__2_n_0\,
      I4 => Q(3),
      I5 => \empty_i_21__5_n_0\,
      O => empty_i_14_n_0
    );
\empty_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDD0DDDDDDDDD"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I1 => \^sram_reg_0_1\,
      I2 => \^sram_reg_1_0\,
      I3 => \^sram_reg_0_2\,
      I4 => \empty_i_10__4\,
      I5 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \empty_i_14__0_n_0\
    );
\empty_i_14__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__6\,
      I1 => empty_i_40_n_0,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      O => \priority_reg[4]\
    );
\empty_i_14__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
        port map (
      I0 => \^sram_reg_0_14\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \priority_reg[3]_1\
    );
\empty_i_14__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sram_reg_0_1\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      O => \empty_i_14__12_n_0\
    );
\empty_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF1F"
    )
        port map (
      I0 => \empty_i_23__4_n_0\,
      I1 => \empty_i_24__4_n_0\,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => empty_i_25_n_0,
      O => \empty_i_14__2_n_0\
    );
\empty_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0F7"
    )
        port map (
      I0 => \empty_i_21__0_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^fsm_sequential_state_reg[0]_8\,
      O => \^priority_reg[4]_25\
    );
\empty_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000000"
    )
        port map (
      I0 => Q(4),
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \empty_i_6__36\,
      I3 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \empty_i_14__1\,
      O => \priority_reg[4]_34\
    );
\empty_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF1F"
    )
        port map (
      I0 => \empty_i_23__4_n_0\,
      I1 => \empty_i_24__4_n_0\,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \^sram_reg_0_43\,
      O => \empty_i_14__6_n_0\
    );
\empty_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000470044"
    )
        port map (
      I0 => \empty_i_23__2_n_0\,
      I1 => \empty_i_5__7_1\,
      I2 => \empty_i_24__1_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I5 => \^rst_sync_reg\,
      O => \^priority_reg[5]_26\
    );
empty_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => empty_i_22_n_0,
      I1 => Q(3),
      I2 => \empty_i_23__1_n_0\,
      I3 => Q(4),
      I4 => empty_i_24_n_0,
      O => empty_i_15_n_0
    );
\empty_i_15__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__8_n_0\,
      I1 => \empty_i_24__1_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      O => SRAM_reg_0_23
    );
\empty_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF0FFFD"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I1 => \empty_i_13__8_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I5 => Q(4),
      O => \priority_reg[4]_28\
    );
\empty_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \empty_i_5__15\,
      I1 => \empty_i_24__0_n_0\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => \^priority_reg[2]_rep_14\
    );
\empty_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445FFFF44450000"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => empty_i_36_n_0,
      I2 => empty_i_37_n_0,
      I3 => empty_i_38_n_0,
      I4 => \empty_i_5__7_1\,
      I5 => \empty_i_21__1_n_0\,
      O => \empty_i_15__4_n_0\
    );
\empty_i_15__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBFBF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => SPI_OPEN_LOOP_sync,
      I4 => \^sram_reg_0_25\,
      O => \empty_i_15__6_n_0\
    );
\empty_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFFFF0FFFFFF"
    )
        port map (
      I0 => \^sram_reg_0_2\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \empty_i_24__1_n_0\,
      I3 => NEUR_EVENT_OUT(0),
      I4 => \^sram_reg_0_41\,
      I5 => \genblk1[3].mem[3][8]_i_59_n_0\,
      O => \^sram_reg_0_40\
    );
\empty_i_15__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \empty_i_24__1_n_0\,
      I4 => \empty_i_9__24\,
      O => \^sram_reg_0_18\
    );
\empty_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^priority_reg[5]_25\,
      I1 => Q(4),
      I2 => \empty_i_26__1_n_0\,
      I3 => Q(3),
      I4 => \fill_cnt[4]_i_5__9_n_0\,
      O => \empty_i_16__1_n_0\
    );
\empty_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A20202A202"
    )
        port map (
      I0 => \empty_i_5__7_0\,
      I1 => \empty_i_21__1_n_0\,
      I2 => \empty_i_5__7_1\,
      I3 => \empty_i_25__1_n_0\,
      I4 => empty_i_36_n_0,
      I5 => \^rst_sync_reg\,
      O => \empty_i_16__3_n_0\
    );
\empty_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
        port map (
      I0 => \empty_i_11__11\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_2\,
      I5 => \^sram_reg_1_0\,
      O => \^priority_reg[5]_35\
    );
\empty_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \empty_i_11__11\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_1_1\,
      O => \empty_i_16__5_n_0\
    );
\empty_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005400"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \empty_i_23__4_n_0\,
      I2 => \empty_i_24__4_n_0\,
      I3 => \AEROUT_ADDR_reg[0]\,
      I4 => SPI_OPEN_LOOP_sync,
      I5 => CTRL_SCHED_EVENT_IN(0),
      O => \^spi_open_loop_sync_reg_7\
    );
\empty_i_16__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => empty_i_40_n_0,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_5__6_0\,
      O => SRAM_reg_0_4
    );
\empty_i_16__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \empty_i_24__1_n_0\,
      I4 => \empty_i_5__7_1\,
      O => \empty_i_16__9_n_0\
    );
empty_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_i_26_n_0,
      I1 => \empty_i_7__5_0\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => empty_i_28_n_0,
      I4 => \empty_i_5__7_0\,
      I5 => \empty_i_29__4_n_0\,
      O => empty_i_17_n_0
    );
\empty_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F808F00000000"
    )
        port map (
      I0 => \empty_i_26__2_n_0\,
      I1 => empty_i_30_n_0,
      I2 => \empty_i_10__4\,
      I3 => \^sram_reg_1_1\,
      I4 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I5 => \empty_i_31__1_n_0\,
      O => \^fsm_sequential_state_reg[0]\
    );
\empty_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFCFA0A0C0CF"
    )
        port map (
      I0 => \empty_i_27__0_n_0\,
      I1 => \empty_i_9__23\,
      I2 => \fill_cnt[4]_i_3__41_0\,
      I3 => \^priority_reg[4]_21\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => \empty_i_30__3_n_0\,
      O => \priority_reg[5]_17\
    );
\empty_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0EFEF"
    )
        port map (
      I0 => \^sram_reg_0_1\,
      I1 => \genblk1[3].mem[3][8]_i_14__1_n_0\,
      I2 => \empty_i_10__4\,
      I3 => \empty_i_24__1_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \^sram_reg_0_42\
    );
\empty_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004733333333"
    )
        port map (
      I0 => \empty_i_19__1_n_0\,
      I1 => \empty_i_5__7_0\,
      I2 => \^sram_reg_0_24\,
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \empty_i_5__7_1\,
      O => \empty_i_17__3_n_0\
    );
\empty_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222222200"
    )
        port map (
      I0 => \empty_i_14__1\,
      I1 => Q(4),
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => empty_i_41_n_0,
      O => \priority_reg[4]_27\
    );
\empty_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDD0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I1 => \empty_i_26__2_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I3 => \empty_i_7__17\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^sram_reg_0_3\
    );
\empty_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \empty_i_9__24\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_42\,
      O => \priority_reg[3]_15\
    );
\empty_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000FF0F0000"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_15\,
      I1 => \empty_i_31__2_n_0\,
      I2 => \empty_i_32__2_n_0\,
      I3 => \empty_i_33__0_n_0\,
      I4 => \empty_i_9__23_0\,
      I5 => Q(3),
      O => \priority_reg[3]_17\
    );
\empty_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00405555"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \empty_i_10__4\,
      I2 => \^sram_reg_1_1\,
      I3 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_51_n_0\,
      O => \^fsm_sequential_state_reg[0]_7\
    );
\empty_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_51_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I2 => \^sram_reg_1_1\,
      I3 => \empty_i_10__4\,
      O => \empty_i_18__3_n_0\
    );
\empty_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_14\,
      O => \^priority_reg[5]_16\
    );
\empty_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFEF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \empty_i_20__0_n_0\,
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => SPI_OPEN_LOOP_sync,
      I4 => \^sram_reg_0_25\,
      I5 => Q(4),
      O => SPI_OPEN_LOOP_sync_reg_22
    );
\empty_i_18__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFF00FFFF"
    )
        port map (
      I0 => \^sram_reg_1_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_59_n_0\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_0_41\,
      I5 => \genblk1[3].mem[3][8]_i_39_n_0\,
      O => \^sram_reg_1_2\
    );
empty_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \empty_i_5__7_1\,
      I1 => \empty_i_13__2_n_0\,
      I2 => \^rst_sync_reg\,
      I3 => \^spi_open_loop_sync_reg\,
      O => empty_i_19_n_0
    );
\empty_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \^sram_reg_0_2\,
      I2 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I4 => \^sram_reg_0_6\,
      I5 => \genblk1[3].mem[3][8]_i_54_n_0\,
      O => \^fsm_sequential_state_reg[0]_6\
    );
\empty_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF00DFDFDFDF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I1 => \empty_i_24__1_n_0\,
      I2 => NEUR_EVENT_OUT(0),
      I3 => \fill_cnt[4]_i_8__0_0\,
      I4 => \genblk1[3].mem[3][8]_i_14__1_n_0\,
      I5 => \empty_i_10__4\,
      O => \empty_i_19__1_n_0\
    );
\empty_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101111"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^sram_reg_0_2\,
      I4 => \empty_i_30__4_n_0\,
      O => SPI_OPEN_LOOP_sync_reg_24
    );
\empty_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFDFFFFFCFFF"
    )
        port map (
      I0 => \^qr\(13),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(14),
      I4 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      I5 => \^qr\(12),
      O => \^sram_reg_0_6\
    );
\empty_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303000003020000"
    )
        port map (
      I0 => \^qr\(17),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      I3 => \^qr\(15),
      I4 => \AEROUT_ADDR_reg[0]\,
      I5 => \^qr\(16),
      O => \empty_i_20__0_n_0\
    );
\empty_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000110010"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \^sram_reg_0_11\,
      I2 => \^sram_reg_1_1\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_41\,
      I5 => empty_i_38_n_0,
      O => \^sram_reg_0_44\
    );
\empty_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A300"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => SRAM_reg_1_i_65_n_0,
      I2 => \^qr\(0),
      I3 => \AEROUT_ADDR_reg[0]\,
      I4 => SPI_OPEN_LOOP_sync,
      O => \empty_i_20__2_n_0\
    );
\empty_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002F00000000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I1 => \^sram_reg_0_1\,
      I2 => \genblk1[3].mem[3][8]_i_9__21_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => Q(5),
      O => \empty_i_20__5_n_0\
    );
empty_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000111F"
    )
        port map (
      I0 => \^sram_reg_0_2\,
      I1 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I2 => \^sram_reg_0_1\,
      I3 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I4 => \empty_i_10__4\,
      O => empty_i_21_n_0
    );
\empty_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I1 => \empty_i_10__4\,
      I2 => \empty_i_24__1_n_0\,
      O => \empty_i_21__0_n_0\
    );
\empty_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => SPI_OPEN_LOOP_sync,
      I2 => \^sram_reg_0_25\,
      I3 => \^sram_reg_0_2\,
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      O => \empty_i_21__1_n_0\
    );
\empty_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I3 => NEUR_EVENT_OUT(0),
      I4 => \empty_i_24__1_n_0\,
      I5 => \empty_i_29__1_n_0\,
      O => \^spi_open_loop_sync_reg_11\
    );
\empty_i_21__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(5),
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \empty_i_13__2_n_0\,
      I4 => Q(4),
      O => \empty_i_21__5_n_0\
    );
empty_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C4C0C0C0F4"
    )
        port map (
      I0 => \empty_i_18__3_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^fsm_sequential_state_reg[0]\,
      O => empty_i_22_n_0
    );
\empty_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE00"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \^sram_reg_0_6\,
      I2 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I4 => \^sram_reg_0_41\,
      O => \^fsm_sequential_state_reg[0]_2\
    );
\empty_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000DDDDDDD"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => \^sram_reg_0_6\,
      I2 => \empty_i_10__4\,
      I3 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I4 => \^sram_reg_1_1\,
      I5 => empty_i_33_n_0,
      O => \empty_i_22__1_n_0\
    );
\empty_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A822220020"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[0]\,
      I1 => \^qr\(0),
      I2 => \empty_i_24__3_n_0\,
      I3 => \empty_i_25__3_n_0\,
      I4 => \empty_i_26__4_n_0\,
      I5 => SRAM_reg_1_29(0),
      O => \^sram_reg_0_25\
    );
empty_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \empty_i_24__1_n_0\,
      I2 => \empty_i_10__4\,
      I3 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      O => \^sram_reg_0_45\
    );
\empty_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF5454FFFF5555"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => \^sram_reg_0_1\,
      I2 => \genblk1[3].mem[3][8]_i_14__1_n_0\,
      I3 => CTRL_SCHED_EVENT_IN(0),
      I4 => \^sram_reg_0_41\,
      I5 => \^sram_reg_0_11\,
      O => \^sram_reg_0_14\
    );
\empty_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000100000001F"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => \empty_i_24__0_n_0\,
      I2 => Q(5),
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \^sram_reg_0_24\,
      O => \empty_i_23__1_n_0\
    );
\empty_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E30FFFF0EFF"
    )
        port map (
      I0 => \^sram_reg_0_1\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \^sram_reg_0_41\,
      I3 => NEUR_EVENT_OUT(1),
      I4 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I5 => \^sram_reg_1_1\,
      O => \empty_i_23__2_n_0\
    );
\empty_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => SRAM_reg_1_29(0),
      O => \empty_i_23__4_n_0\
    );
empty_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_19__1_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      O => empty_i_24_n_0
    );
\empty_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF3FFF3F8F3FB"
    )
        port map (
      I0 => \^sram_reg_0_1\,
      I1 => NEUR_EVENT_OUT(0),
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => NEUR_EVENT_OUT(1),
      I4 => \^sram_reg_1_1\,
      I5 => \^sram_reg_0_41\,
      O => \empty_i_24__0_n_0\
    );
\empty_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDFFFFFDFFF"
    )
        port map (
      I0 => \^qr\(14),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(13),
      I4 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      I5 => \^qr\(12),
      O => \empty_i_24__1_n_0\
    );
\empty_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11105555"
    )
        port map (
      I0 => \empty_i_27__3_n_0\,
      I1 => SRAM_reg_1_i_260_n_0,
      I2 => SRAM_reg_1_i_259_n_0,
      I3 => SRAM_reg_1_i_258_n_0,
      I4 => SRAM_reg_1_i_257_n_0,
      I5 => SRAM_reg_1_i_180_n_0,
      O => \empty_i_24__3_n_0\
    );
\empty_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000000E"
    )
        port map (
      I0 => SRAM_reg_1_i_180_n_0,
      I1 => SRAM_reg_1_i_179_n_0,
      I2 => SRAM_reg_1_i_178_n_0,
      I3 => \^qr\(18),
      I4 => \^qr\(0),
      I5 => \empty_i_26__4_n_0\,
      O => \empty_i_24__4_n_0\
    );
empty_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBAAFBFBFBFBFB"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \empty_i_10__4\,
      I2 => \empty_i_30__0_n_0\,
      I3 => NEUR_EVENT_OUT(0),
      I4 => \empty_i_24__1_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_49_n_0\,
      O => empty_i_25_n_0
    );
\empty_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_1_1\,
      I4 => Q(5),
      O => \^priority_reg[5]_25\
    );
\empty_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7577"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => SPI_OPEN_LOOP_sync,
      I3 => \^sram_reg_0_25\,
      I4 => empty_i_38_n_0,
      O => \empty_i_25__1_n_0\
    );
\empty_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBAAAAABBBA"
    )
        port map (
      I0 => SRAM_reg_1_i_177_n_0,
      I1 => \empty_i_28__4_n_0\,
      I2 => SRAM_reg_1_i_254_n_0,
      I3 => SRAM_reg_1_i_253_n_0,
      I4 => SRAM_reg_1_i_252_n_0,
      I5 => SRAM_reg_1_i_251_n_0,
      O => \empty_i_25__3_n_0\
    );
empty_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022220020"
    )
        port map (
      I0 => \empty_i_5__7_1\,
      I1 => \^rst_sync_reg\,
      I2 => \^sram_reg_0_25\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \^fsm_sequential_state_reg[0]\,
      O => empty_i_26_n_0
    );
\empty_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800F0FFFF"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_14\,
      I1 => Q(5),
      I2 => \^spi_open_loop_sync_reg_7\,
      I3 => \empty_i_36__0_n_0\,
      I4 => \empty_i_5__7_1\,
      I5 => \empty_i_5__7_0\,
      O => \priority_reg[5]_22\
    );
\empty_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445FFFF44450000"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => empty_i_36_n_0,
      I2 => empty_i_37_n_0,
      I3 => empty_i_38_n_0,
      I4 => Q(5),
      I5 => \empty_i_21__1_n_0\,
      O => \empty_i_26__1_n_0\
    );
\empty_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \^sram_reg_0_6\,
      O => \empty_i_26__2_n_0\
    );
\empty_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => SRAM_reg_1_i_176_n_0,
      I1 => \^qr\(18),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_175_n_0,
      O => \empty_i_26__4_n_0\
    );
\empty_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0D0D000C000C0"
    )
        port map (
      I0 => \^sram_reg_0_22\,
      I1 => Q(5),
      I2 => \empty_i_5__7_0\,
      I3 => \empty_i_5__7_1\,
      I4 => \^fsm_sequential_state_reg[0]_2\,
      I5 => \^spi_open_loop_sync_reg_7\,
      O => \empty_i_27__0_n_0\
    );
\empty_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111151111"
    )
        port map (
      I0 => \empty_i_5__7_1\,
      I1 => \empty_i_5__7_0\,
      I2 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I5 => \^rst_sync_reg\,
      O => \^priority_reg[5]_21\
    );
\empty_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEFFFFFFFFF"
    )
        port map (
      I0 => \empty_i_29__3_n_0\,
      I1 => SRAM_reg_1_i_327_n_0,
      I2 => SRAM_reg_1_i_312_n_0,
      I3 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I4 => SRAM_reg_1_i_326_n_0,
      I5 => SRAM_reg_1_i_261_n_0,
      O => \empty_i_27__3_n_0\
    );
empty_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202000200"
    )
        port map (
      I0 => \empty_i_5__7_1\,
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_19__1_n_0\,
      I3 => CTRL_SCHED_EVENT_IN(0),
      I4 => SPI_OPEN_LOOP_sync,
      I5 => \^sram_reg_0_25\,
      O => empty_i_28_n_0
    );
\empty_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[0]\,
      I1 => \^qr\(15),
      I2 => NEUR_STATE(98),
      I3 => \^qr\(0),
      O => NEUR_EVENT_OUT(0)
    );
\empty_i_28__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000110FFFFFFFF"
    )
        port map (
      I0 => \empty_i_29__3_n_0\,
      I1 => SRAM_reg_1_i_327_n_0,
      I2 => SRAM_reg_1_i_312_n_0,
      I3 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I4 => SRAM_reg_1_i_326_n_0,
      I5 => SRAM_reg_1_i_255_n_0,
      O => \empty_i_28__4_n_0\
    );
\empty_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \empty_i_9__23\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => empty_i_40_n_0,
      I5 => \empty_i_9__24\,
      O => \^priority_reg[4]_21\
    );
\empty_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \^sram_reg_0_41\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_59_n_0\,
      I4 => \^sram_reg_0_2\,
      O => \empty_i_29__1_n_0\
    );
\empty_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00757575FF8A8A8A"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      I1 => \empty_i_30__2_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_18_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_17_n_0\,
      I4 => NEUR_STATE(85),
      I5 => SRAM_reg_1_i_242_n_0,
      O => \empty_i_29__3_n_0\
    );
\empty_i_29__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11110010FFFFFFFF"
    )
        port map (
      I0 => \^sram_reg_0_24\,
      I1 => \^rst_sync_reg\,
      I2 => \^sram_reg_0_25\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \empty_i_5__7_1\,
      O => \empty_i_29__4_n_0\
    );
empty_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_59_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \^sram_reg_0_1\,
      O => empty_i_30_n_0
    );
\empty_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \^qr\(14),
      I1 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      I2 => \^qr\(16),
      I3 => \AEROUT_ADDR_reg[0]\,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \^qr\(15),
      O => \empty_i_30__0_n_0\
    );
\empty_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFFE"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_12_n_0\,
      I1 => \empty_i_31__0_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_29_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_28_n_0\,
      I4 => \empty_i_32__1_n_0\,
      I5 => \neuron_state_monitor_samp[3]_i_19_n_0\,
      O => \empty_i_30__2_n_0\
    );
\empty_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000000000000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => empty_i_41_n_0,
      I4 => Q(4),
      I5 => \empty_i_17__1_0\,
      O => \empty_i_30__3_n_0\
    );
\empty_i_30__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \^sram_reg_0_2\,
      I3 => \^sram_reg_1_0\,
      O => \empty_i_30__4_n_0\
    );
\empty_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008200220028"
    )
        port map (
      I0 => \^qr\(47),
      I1 => NEUR_STATE(85),
      I2 => NEUR_STATE(96),
      I3 => \^qr\(0),
      I4 => \^qr\(90),
      I5 => \neuron_state_monitor_samp[3]_i_35_n_0\,
      O => \empty_i_31__0_n_0\
    );
\empty_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^sram_reg_0_2\,
      I1 => \empty_i_10__4\,
      I2 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \empty_i_31__1_n_0\
    );
\empty_i_31__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I2 => \empty_i_6__36\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \empty_i_9__24\,
      O => \empty_i_31__2_n_0\
    );
\empty_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0200FFFF"
    )
        port map (
      I0 => SRAM_reg_1_i_199_n_0,
      I1 => \^qr\(82),
      I2 => NEUR_STATE(87),
      I3 => \^qr\(29),
      I4 => \neuron_state_monitor_samp[3]_i_23_n_0\,
      I5 => \^qr\(47),
      O => \empty_i_32__1_n_0\
    );
\empty_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I3 => \empty_i_20__2_n_0\,
      I4 => \empty_i_10__19_0\,
      I5 => \empty_i_5__7_0\,
      O => \empty_i_32__2_n_0\
    );
empty_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      O => empty_i_33_n_0
    );
\empty_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \empty_i_11__11\,
      I1 => \empty_i_24__1_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_41_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      O => \empty_i_33__0_n_0\
    );
\empty_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[0]\,
      I1 => \^qr\(16),
      I2 => NEUR_STATE(98),
      I3 => \^qr\(0),
      O => NEUR_EVENT_OUT(1)
    );
empty_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I2 => SPI_OPEN_LOOP_sync,
      I3 => \^sram_reg_0_25\,
      I4 => \empty_i_10__4\,
      I5 => \^sram_reg_0_6\,
      O => \^spi_open_loop_sync_reg_14\
    );
\empty_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_24__1_n_0\,
      I3 => \empty_i_10__4\,
      I4 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \priority_reg[5]_29\
    );
empty_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444040"
    )
        port map (
      I0 => \^sram_reg_0_11\,
      I1 => \^sram_reg_1_1\,
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => SPI_OPEN_LOOP_sync,
      I4 => \^sram_reg_0_25\,
      I5 => \^sram_reg_0_41\,
      O => empty_i_36_n_0
    );
\empty_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \empty_i_24__1_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_41_n_0\,
      O => \empty_i_36__0_n_0\
    );
empty_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF1FFFFFFFFF"
    )
        port map (
      I0 => \empty_i_23__4_n_0\,
      I1 => \empty_i_24__4_n_0\,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      O => empty_i_37_n_0
    );
empty_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \^sram_reg_0_1\,
      I2 => \genblk1[3].mem[3][8]_i_59_n_0\,
      O => empty_i_38_n_0
    );
empty_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I1 => \empty_i_24__1_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_10__8_n_0\,
      O => \^sram_reg_0_22\
    );
empty_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \^sram_reg_0_6\,
      I1 => \genblk1[3].mem[3][8]_i_41_n_0\,
      I2 => \empty_i_10__4\,
      I3 => \empty_i_24__1_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_39_n_0\,
      O => empty_i_40_n_0
    );
empty_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^sram_reg_0_2\,
      I1 => \^sram_reg_1_0\,
      I2 => \empty_i_10__4\,
      I3 => \genblk1[3].mem[3][8]_i_49_n_0\,
      O => empty_i_41_n_0
    );
empty_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FF00"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \^sram_reg_0_2\,
      I2 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I3 => \empty_i_14__12_n_0\,
      I4 => \^sram_reg_1_0\,
      I5 => \fill_cnt[4]_i_8__0_0\,
      O => \^fsm_sequential_state_reg[0]_8\
    );
\empty_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_8__38_n_0\,
      I1 => \empty_i_5__15\,
      I2 => \^priority_reg[3]_8\,
      I3 => \genblk1[0].mem_reg[0][8]\,
      I4 => \^priority_reg[2]_rep_4\,
      O => \priority_reg[2]_rep_3\
    );
\empty_i_5__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_8__18_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => \empty_i_8__38_n_0\,
      I3 => \empty_i_5__15\,
      I4 => \^priority_reg[3]_8\,
      O => \priority_reg[1]_rep_6\
    );
\empty_i_5__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^priority_reg[4]_13\,
      I1 => \empty_i_5__15\,
      I2 => \empty_i_8__38_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]\,
      I4 => \empty_i_8__18_n_0\,
      O => \priority_reg[2]_rep_5\
    );
\empty_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_10__9_n_0\,
      I1 => \empty_i_11__2_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_9__31_n_0\,
      I4 => Q(3),
      I5 => \empty_i_8__22_n_0\,
      O => \priority_reg[2]_rep_9\
    );
\empty_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_8__23_n_0\,
      I1 => \empty_i_9__31_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_10__9_n_0\,
      I4 => Q(3),
      I5 => \empty_i_11__2_n_0\,
      O => \^priority_reg[2]_rep\
    );
\empty_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fill_cnt[4]_i_6__5_n_0\,
      I1 => \empty_i_5__15\,
      I2 => empty_i_15_n_0,
      I3 => \genblk1[0].mem_reg[0][8]\,
      I4 => empty_i_14_n_0,
      O => \priority_reg[2]_rep_1\
    );
\empty_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^priority_reg[4]_9\,
      I1 => Q(3),
      I2 => \empty_i_13__11_n_0\,
      I3 => \empty_i_5__15\,
      I4 => empty_i_15_n_0,
      O => \priority_reg[3]_3\
    );
\empty_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505F5F303F303F"
    )
        port map (
      I0 => \empty_i_7__4_n_0\,
      I1 => \empty_i_8__40_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \fill_cnt[4]_i_3__21\,
      I4 => \^priority_reg[3]_4\,
      I5 => \empty_i_5__15\,
      O => \priority_reg[1]_rep_3\
    );
\empty_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0DFDFCFC0D0D0"
    )
        port map (
      I0 => \^priority_reg[4]_21\,
      I1 => \empty_i_30__3_n_0\,
      I2 => \fill_cnt[4]_i_3__41_0\,
      I3 => \empty_i_5__14\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => \^priority_reg[4]_4\,
      O => \priority_reg[4]_22\
    );
\empty_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[4]_8\,
      I1 => \empty_i_5__15\,
      I2 => \^priority_reg[4]_9\,
      I3 => Q(3),
      I4 => \empty_i_13__11_n_0\,
      O => \priority_reg[2]_rep_0\
    );
\empty_i_6__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFB8E20000B8"
    )
        port map (
      I0 => \^priority_reg[5]_7\,
      I1 => Q(3),
      I2 => \empty_i_12__10_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \empty_i_3__30\,
      I5 => \^priority_reg[3]_21\,
      O => \priority_reg[3]_20\
    );
\empty_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => \^priority_reg[4]_13\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \empty_i_8__38_n_0\,
      O => \priority_reg[1]_rep_7\
    );
\empty_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_11__20_n_0\,
      I1 => Q(4),
      I2 => \empty_i_12__20_n_0\,
      I3 => Q(3),
      I4 => \empty_i_10__6_n_0\,
      O => \^priority_reg[4]_13\
    );
\empty_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_13__1_n_0\,
      I1 => \empty_i_10__9_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_8__23_n_0\,
      I4 => Q(3),
      I5 => \empty_i_9__31_n_0\,
      O => \priority_reg[2]_rep_10\
    );
\empty_i_7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_11__6_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => \empty_i_10__45_n_0\,
      I3 => \empty_i_5__15\,
      I4 => \empty_i_11__32_n_0\,
      O => \priority_reg[1]_rep_15\
    );
\empty_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_10__45_n_0\,
      I1 => \empty_i_11__32_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[3]\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[4]_12\,
      O => \priority_reg[1]_rep_17\
    );
\empty_i_7__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \empty_i_5__7_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \empty_i_13__2_n_0\,
      I4 => \empty_i_5__7_1\,
      O => \priority_reg[4]_20\
    );
\empty_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_12__20_n_0\,
      I1 => Q(4),
      I2 => \empty_i_23__1_n_0\,
      I3 => Q(3),
      I4 => empty_i_22_n_0,
      O => \^priority_reg[4]_8\
    );
\empty_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F20FFFF2F20"
    )
        port map (
      I0 => \^sram_reg_0_48\,
      I1 => \^priority_reg[5]_1\,
      I2 => \empty_i_5__48\,
      I3 => \empty_i_12__24_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_9__24\,
      O => \priority_reg[1]_rep__1\
    );
\empty_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \empty_i_13__10_n_0\,
      I1 => \empty_i_5__7_0\,
      I2 => \empty_i_5__7_1\,
      I3 => \empty_i_14__2_n_0\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => \^priority_reg[4]_11\,
      O => \empty_i_7__4_n_0\
    );
\empty_i_7__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_1_0\,
      I5 => \empty_i_7__36\,
      O => SRAM_reg_0_49
    );
\empty_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => empty_i_17_n_0,
      I1 => \fill_cnt[4]_i_3__41_0\,
      I2 => \empty_i_16__3_n_0\,
      I3 => \empty_i_16__5_n_0\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => \empty_i_12__10_n_0\,
      O => \priority_reg[2]_rep__0\
    );
\empty_i_8__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => empty_i_14_n_0,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => empty_i_15_n_0,
      I3 => \empty_i_5__15\,
      I4 => \empty_i_16__1_n_0\,
      O => \priority_reg[1]_rep_1\
    );
\empty_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_10__6_n_0\,
      I1 => Q(3),
      I2 => \empty_i_12__20_n_0\,
      I3 => Q(4),
      I4 => \empty_i_23__1_n_0\,
      O => \^priority_reg[3]_8\
    );
\empty_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F00004F4F0F0F"
    )
        port map (
      I0 => \empty_i_14__0_n_0\,
      I1 => Q(5),
      I2 => \empty_i_5__7_0\,
      I3 => \^sram_reg_0_40\,
      I4 => \^spi_open_loop_sync_reg_7\,
      I5 => \empty_i_5__7_1\,
      O => \priority_reg[5]_14\
    );
\empty_i_8__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_13__3_n_0\,
      I1 => \empty_i_8__23_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_13__1_n_0\,
      I4 => Q(3),
      I5 => \empty_i_10__9_n_0\,
      O => \^priority_reg[2]_rep_4\
    );
\empty_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_12__17_n_0\,
      I1 => \empty_i_13__1_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_13__3_n_0\,
      I4 => Q(3),
      I5 => \empty_i_8__23_n_0\,
      O => \empty_i_8__18_n_0\
    );
\empty_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_12__1_n_0\,
      I1 => \empty_i_13__3_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \empty_i_12__17_n_0\,
      I4 => Q(3),
      I5 => \empty_i_13__1_n_0\,
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFFBFB00000"
    )
        port map (
      I0 => \empty_i_11__30_n_0\,
      I1 => \empty_i_5__14\,
      I2 => Q(3),
      I3 => \empty_i_12__1_n_0\,
      I4 => \empty_i_5__15\,
      I5 => \empty_i_11__3_n_0\,
      O => \priority_reg[3]_12\
    );
\empty_i_8__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[2]_rep_14\,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => \empty_i_11__6_n_0\,
      O => \priority_reg[1]_rep_16\
    );
\empty_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000070"
    )
        port map (
      I0 => \^sram_reg_0_14\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^fsm_sequential_state_reg[0]_6\,
      O => \empty_i_8__22_n_0\
    );
\empty_i_8__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D0C0C0C0DC"
    )
        port map (
      I0 => \^sram_reg_0_14\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^fsm_sequential_state_reg[0]_6\,
      O => \empty_i_8__23_n_0\
    );
\empty_i_8__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[3]_0\,
      I1 => \^priority_reg[4]_1\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \empty_i_10__44_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_11__10_n_0\,
      O => \priority_reg[1]_rep_18\
    );
\empty_i_8__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_10__44_n_0\,
      I1 => \empty_i_11__10_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[4]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_6__13\,
      O => \priority_reg[1]_rep_20\
    );
\empty_i_8__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[4]_25\,
      I1 => Q(5),
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \empty_i_10__22_n_0\,
      I4 => Q(3),
      I5 => \^priority_reg[5]_23\,
      O => \^priority_reg[5]_9\
    );
\empty_i_8__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \empty_i_12__10_n_0\,
      I1 => \fill_cnt[4]_i_3__41\,
      I2 => \^sram_reg_0_19\,
      I3 => \^priority_reg[5]_24\,
      I4 => \fill_cnt[4]_i_3__41_0\,
      I5 => \fill_cnt[4]_i_4__24\,
      O => \priority_reg[3]_22\
    );
\empty_i_8__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \^priority_reg[4]_14\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^sram_reg_0_44\,
      I4 => Q(4),
      I5 => \^priority_reg[5]_25\,
      O => \empty_i_8__38_n_0\
    );
\empty_i_8__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0AFA0CFCF"
    )
        port map (
      I0 => \^priority_reg[5]_26\,
      I1 => \^priority_reg[5]_27\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => \empty_i_15__4_n_0\,
      I4 => \empty_i_5__7_0\,
      I5 => \empty_i_16__5_n_0\,
      O => \empty_i_8__40_n_0\
    );
\empty_i_8__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => \^priority_reg[5]_27\,
      I1 => \empty_i_5__7_0\,
      I2 => \empty_i_16__9_n_0\,
      I3 => \fill_cnt[4]_i_3__41\,
      I4 => \^sram_reg_0_19\,
      I5 => \^priority_reg[5]_24\,
      O => \priority_reg[4]_26\
    );
\empty_i_8__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2000002F20FFFF"
    )
        port map (
      I0 => \^sram_reg_0_18\,
      I1 => \^priority_reg[5]_35\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => \^sram_reg_0_16\,
      I4 => \fill_cnt[4]_i_3__41_0\,
      I5 => \empty_i_9__24\,
      O => \priority_reg[3]_25\
    );
\empty_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BFFFF888B0000"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__9_n_0\,
      I1 => \fill_cnt[4]_i_3__41\,
      I2 => \empty_i_16__3_n_0\,
      I3 => \empty_i_16__5_n_0\,
      I4 => \fill_cnt[4]_i_3__41_0\,
      I5 => empty_i_17_n_0,
      O => \priority_reg[3]_6\
    );
\empty_i_9__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000733333333"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]\,
      I1 => \empty_i_5__7_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_18__3_n_0\,
      I5 => \empty_i_5__7_1\,
      O => \^priority_reg[4]_11\
    );
\empty_i_9__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B888"
    )
        port map (
      I0 => \empty_i_11__32_n_0\,
      I1 => \empty_i_5__15\,
      I2 => \^sram_reg_0_15\,
      I3 => \empty_i_13__17_n_0\,
      I4 => Q(3),
      I5 => Q(4),
      O => \priority_reg[2]_rep_2\
    );
\empty_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_11__4_n_0\,
      I1 => \empty_i_12__17_n_0\,
      I2 => \empty_i_5__15\,
      I3 => \empty_i_12__1_n_0\,
      I4 => Q(3),
      I5 => \empty_i_13__3_n_0\,
      O => \priority_reg[2]_rep_11\
    );
\empty_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => \empty_i_10__8_n_0\,
      I1 => \empty_i_5__15\,
      I2 => \empty_i_11__30_n_0\,
      I3 => \empty_i_5__14\,
      I4 => Q(3),
      I5 => \empty_i_12__1_n_0\,
      O => \priority_reg[2]_rep_12\
    );
\empty_i_9__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[4]_12\,
      I1 => \empty_i_5__15\,
      I2 => \empty_i_10__8_n_0\,
      O => \priority_reg[2]_rep_13\
    );
\empty_i_9__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^priority_reg[5]_18\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \empty_i_10__43_n_0\,
      O => \priority_reg[3]_13\
    );
\empty_i_9__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAB00000005"
    )
        port map (
      I0 => Q(4),
      I1 => \^sram_reg_0_42\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => \^sram_reg_1_2\,
      I5 => Q(5),
      O => \empty_i_9__31_n_0\
    );
\empty_i_9__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[2]_rep_15\,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => \^priority_reg[3]_0\,
      I3 => \empty_i_5__15\,
      I4 => \^priority_reg[4]_1\,
      O => \priority_reg[1]_rep_19\
    );
\empty_i_9__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0AFA0CFC0"
    )
        port map (
      I0 => \^priority_reg[5]_23\,
      I1 => \^priority_reg[4]_23\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \empty_i_6__24\,
      I4 => Q(3),
      I5 => \^priority_reg[4]_24\,
      O => \priority_reg[2]_rep__1_1\
    );
\empty_i_9__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F203F3F2F203030"
    )
        port map (
      I0 => \empty_i_15__4_n_0\,
      I1 => \empty_i_16__5_n_0\,
      I2 => \fill_cnt[4]_i_3__41\,
      I3 => \^priority_reg[5]_27\,
      I4 => \empty_i_5__7_0\,
      I5 => \empty_i_16__9_n_0\,
      O => \priority_reg[3]_23\
    );
\empty_i_9__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \^sram_reg_1_2\,
      I1 => \^rst_sync_reg\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \empty_i_5__7_0\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => \empty_i_5__7_1\,
      O => SPI_OPEN_LOOP_sync_reg_23
    );
\empty_i_9__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0010FFFF0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_7__36\,
      I5 => \fill_cnt[4]_i_3__41_0\,
      O => SPI_OPEN_LOOP_sync_reg_27
    );
\empty_i_9__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555454555555545"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => SPI_OPEN_LOOP_sync,
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(0),
      I4 => SRAM_reg_1_i_65_n_0,
      I5 => SRAM_reg_1_29(0),
      O => \^spi_open_loop_sync_reg\
    );
\empty_i_9__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \empty_i_24__0_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_5__6\,
      O => \^sram_reg_0_15\
    );
\empty_i_9__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111115"
    )
        port map (
      I0 => \empty_i_5__7_0\,
      I1 => \empty_i_5__7_1\,
      I2 => \^sram_reg_0_22\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      O => \^priority_reg[4]_4\
    );
\empty_i_9__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \empty_i_5__7_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \^sram_reg_1_2\,
      I4 => \empty_i_5__7_1\,
      O => \priority_reg[4]_5\
    );
\fill_cnt[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA080000"
    )
        port map (
      I0 => \^sram_reg_1_1\,
      I1 => \^sram_reg_0_25\,
      I2 => SPI_OPEN_LOOP_sync,
      I3 => CTRL_SCHED_EVENT_IN(0),
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I5 => \^rst_sync_reg\,
      O => \fill_cnt[4]_i_10_n_0\
    );
\fill_cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFBFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I1 => \^sram_reg_0_25\,
      I2 => SPI_OPEN_LOOP_sync,
      I3 => CTRL_SCHED_EVENT_IN(0),
      I4 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I5 => \^rst_sync_reg\,
      O => SPI_OPEN_LOOP_sync_reg_30
    );
\fill_cnt[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BA"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => SPI_OPEN_LOOP_sync,
      I2 => \^sram_reg_0_25\,
      I3 => \^rst_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_41_n_0\,
      I5 => \empty_i_24__1_n_0\,
      O => \^spi_open_loop_sync_reg_16\
    );
\fill_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[4]_8\,
      I1 => \fill_cnt[4]_i_6__5_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \fill_cnt[4]_i_5__2_n_0\,
      I4 => \empty_i_5__15\,
      I5 => \fill_cnt[4]_i_6__1_n_0\,
      O => \priority_reg[1]_rep\
    );
\fill_cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__2_n_0\,
      I1 => \fill_cnt[4]_i_6__1_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \fill_cnt[4]_i_6__5_n_0\,
      I4 => \empty_i_5__15\,
      I5 => empty_i_15_n_0,
      O => \priority_reg[1]_rep_2\
    );
\fill_cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^priority_reg[4]_10\,
      I1 => \^priority_reg[4]_11\,
      I2 => \fill_cnt[4]_i_5__9_n_0\,
      I3 => \fill_cnt[4]_i_3__41\,
      I4 => \^priority_reg[5]_7\,
      I5 => \fill_cnt[4]_i_3__41_0\,
      O => \priority_reg[3]_5\
    );
\fill_cnt[4]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \^priority_reg[2]_rep__1_0\,
      I2 => Q(0),
      I3 => \fill_cnt[4]_i_3__25\,
      I4 => Q(1),
      I5 => \^priority_reg[5]_9\,
      O => \priority_reg[0]\
    );
\fill_cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]\,
      I2 => \^priority_reg[4]_8\,
      I3 => \empty_i_5__15\,
      I4 => \fill_cnt[4]_i_6__5_n_0\,
      O => \priority_reg[1]_rep_0\
    );
\fill_cnt[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[3]\,
      I1 => \^priority_reg[4]_12\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \empty_i_11__32_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[5]_8\,
      O => \priority_reg[1]_rep_5\
    );
\fill_cnt[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEECCFC"
    )
        port map (
      I0 => \fill_cnt[4]_i_6__6_n_0\,
      I1 => Q(5),
      I2 => \^spi_open_loop_sync_reg_7\,
      I3 => \^fsm_sequential_state_reg[0]\,
      I4 => Q(3),
      I5 => Q(4),
      O => \^priority_reg[5]_8\
    );
\fill_cnt[4]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_10__9_n_0\,
      I1 => Q(3),
      I2 => \empty_i_11__2_n_0\,
      O => \fill_cnt[4]_i_5__2_n_0\
    );
\fill_cnt[4]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_6__7_n_0\,
      I1 => \fill_cnt[4]_i_7__4_n_0\,
      I2 => \empty_i_5__7_0\,
      I3 => \fill_cnt[4]_i_8__1_n_0\,
      I4 => \empty_i_5__7_1\,
      I5 => \fill_cnt[4]_i_9__2_n_0\,
      O => \fill_cnt[4]_i_5__9_n_0\
    );
\fill_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_11__32_n_0\,
      I1 => \^priority_reg[5]_8\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[4]_12\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_10__8_n_0\,
      O => \priority_reg[1]_rep_4\
    );
\fill_cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \empty_i_9__31_n_0\,
      I1 => Q(3),
      I2 => \^priority_reg[5]_16\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^sram_reg_0_3\,
      O => \fill_cnt[4]_i_6__1_n_0\
    );
\fill_cnt[4]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^rst_sync_reg\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => \empty_i_9__24\,
      O => SPI_OPEN_LOOP_sync_reg_4
    );
\fill_cnt[4]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_7__1_n_0\,
      I1 => \fill_cnt[4]_i_8__2_n_0\,
      I2 => Q(3),
      I3 => \^priority_reg[5]_25\,
      I4 => Q(4),
      I5 => \empty_i_26__1_n_0\,
      O => \fill_cnt[4]_i_6__5_n_0\
    );
\fill_cnt[4]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \^sram_reg_0_25\,
      I1 => SPI_OPEN_LOOP_sync,
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \empty_i_24__0_n_0\,
      O => \fill_cnt[4]_i_6__6_n_0\
    );
\fill_cnt[4]_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => SPI_OPEN_LOOP_sync,
      I2 => \^sram_reg_0_25\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_23__2_n_0\,
      O => \fill_cnt[4]_i_6__7_n_0\
    );
\fill_cnt[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_8__0_n_0\,
      I1 => \empty_i_10__6_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \^priority_reg[4]_14\,
      I4 => Q(3),
      I5 => \fill_cnt[4]_i_9__3_n_0\,
      O => \^priority_reg[2]_rep__1_0\
    );
\fill_cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \^sram_reg_0_22\,
      I1 => Q(5),
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => \^fsm_sequential_state_reg[0]_2\,
      O => \priority_reg[5]_19\
    );
\fill_cnt[4]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFAE"
    )
        port map (
      I0 => Q(5),
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^sram_reg_0_6\,
      I3 => \fill_cnt[4]_i_9__0_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \fill_cnt[4]_i_7__1_n_0\
    );
\fill_cnt[4]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055040000"
    )
        port map (
      I0 => \empty_i_24__1_n_0\,
      I1 => \^sram_reg_0_25\,
      I2 => SPI_OPEN_LOOP_sync,
      I3 => CTRL_SCHED_EVENT_IN(0),
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I5 => \^rst_sync_reg\,
      O => \fill_cnt[4]_i_7__4_n_0\
    );
\fill_cnt[4]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF01FF00FF"
    )
        port map (
      I0 => \^sram_reg_0_22\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      I3 => \empty_i_5__7_1\,
      I4 => \fill_cnt[4]_i_3__41\,
      I5 => Q(4),
      O => \priority_reg[4]_35\
    );
\fill_cnt[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F8FB"
    )
        port map (
      I0 => \fill_cnt[4]_i_6__6_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_19__1_n_0\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \fill_cnt[4]_i_8__0_n_0\
    );
\fill_cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => SPI_OPEN_LOOP_sync,
      I2 => \^sram_reg_0_25\,
      I3 => \^rst_sync_reg\,
      I4 => \empty_i_22__1_n_0\,
      O => \fill_cnt[4]_i_8__1_n_0\
    );
\fill_cnt[4]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000470044"
    )
        port map (
      I0 => \empty_i_23__2_n_0\,
      I1 => Q(5),
      I2 => \empty_i_24__1_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I5 => \^rst_sync_reg\,
      O => \fill_cnt[4]_i_8__2_n_0\
    );
\fill_cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \^sram_reg_0_25\,
      I1 => SPI_OPEN_LOOP_sync,
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I4 => \^rst_sync_reg\,
      I5 => empty_i_40_n_0,
      O => SPI_OPEN_LOOP_sync_reg_13
    );
\fill_cnt[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I3 => \^sram_reg_1_1\,
      I4 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I5 => \empty_i_10__4\,
      O => \fill_cnt[4]_i_9__0_n_0\
    );
\fill_cnt[4]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFDFCCCCFFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I1 => \^rst_sync_reg\,
      I2 => \^sram_reg_0_25\,
      I3 => SPI_OPEN_LOOP_sync,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => empty_i_41_n_0,
      O => SPI_OPEN_LOOP_sync_reg_17
    );
\fill_cnt[4]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055040000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I1 => \^sram_reg_0_25\,
      I2 => SPI_OPEN_LOOP_sync,
      I3 => CTRL_SCHED_EVENT_IN(0),
      I4 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I5 => \^rst_sync_reg\,
      O => \fill_cnt[4]_i_9__2_n_0\
    );
\fill_cnt[4]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000DFF0D00"
    )
        port map (
      I0 => \empty_i_25__1_n_0\,
      I1 => empty_i_36_n_0,
      I2 => \^rst_sync_reg\,
      I3 => Q(4),
      I4 => \fill_cnt[4]_i_10_n_0\,
      I5 => Q(5),
      O => \fill_cnt[4]_i_9__3_n_0\
    );
\genblk1[3].mem[3][8]_i_10__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(98),
      I3 => \^qr\(15),
      I4 => \AEROUT_ADDR_reg[0]\,
      O => \genblk1[3].mem[3][8]_i_10__10_n_0\
    );
\genblk1[3].mem[3][8]_i_10__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_50_n_0\,
      O => \genblk1[3].mem[3][8]_i_10__11_n_0\
    );
\genblk1[3].mem[3][8]_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I4 => \empty_i_5__7_0\,
      I5 => \empty_i_5__7_1\,
      O => SPI_OPEN_LOOP_sync_reg_29
    );
\genblk1[3].mem[3][8]_i_10__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => NEUR_STATE(98),
      I1 => \^qr\(0),
      I2 => \^qr\(12),
      I3 => \AEROUT_ADDR_reg[0]\,
      O => \^sram_reg_1_0\
    );
\genblk1[3].mem[3][8]_i_10__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_11_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_12__0_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      O => \^spi_open_loop_sync_reg_0\
    );
\genblk1[3].mem[3][8]_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE4A0"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \genblk1[3].mem[3][8]_i_11__3_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_12__8_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_13__4_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^fsm_sequential_state_reg[0]_0\
    );
\genblk1[3].mem[3][8]_i_10__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_14__0_n_0\,
      I1 => \^sram_reg_0_8\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      O => \^sram_reg_0_9\
    );
\genblk1[3].mem[3][8]_i_10__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE2"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_12__8_n_0\,
      I1 => \empty_i_10__4\,
      I2 => \genblk1[3].mem[3][8]_i_50_n_0\,
      I3 => \^sram_reg_0_11\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^fsm_sequential_state_reg[0]_3\
    );
\genblk1[3].mem[3][8]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFF5FFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I2 => \^sram_reg_1_1\,
      I3 => \genblk1[3].mem[3][8]_i_12__6_n_0\,
      I4 => \^sram_reg_1_0\,
      I5 => \empty_i_10__4\,
      O => \genblk1[3].mem[3][8]_i_10__2_n_0\
    );
\genblk1[3].mem[3][8]_i_10__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^qr\(16),
      I1 => \AEROUT_ADDR_reg[0]\,
      I2 => \^qr\(15),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(0),
      I5 => CTRL_SCHED_EVENT_IN(0),
      O => \genblk1[3].mem[3][8]_i_10__20_n_0\
    );
\genblk1[3].mem[3][8]_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCF0FF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_3\,
      I1 => \^sram_reg_1_7\,
      I2 => \^spi_open_loop_sync_reg_19\,
      I3 => \empty_i_5__7_1\,
      I4 => \empty_i_5__7_0\,
      O => \priority_reg[5]_32\
    );
\genblk1[3].mem[3][8]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFBFB"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I2 => \^sram_reg_0_0\,
      I3 => \^sram_reg_0_39\,
      I4 => \empty_i_10__4\,
      I5 => \^rst_sync_reg\,
      O => SPI_OPEN_LOOP_sync_reg_20
    );
\genblk1[3].mem[3][8]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_21\,
      I1 => \^fsm_sequential_state_reg[0]_4\,
      I2 => Q(4),
      I3 => Q(5),
      O => \priority_reg[4]_30\
    );
\genblk1[3].mem[3][8]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \^sram_reg_0_8\,
      I2 => \empty_i_10__4\,
      O => \genblk1[3].mem[3][8]_i_10__6_n_0\
    );
\genblk1[3].mem[3][8]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => \genblk1[3].mem[3][8]_i_13__0_n_0\,
      I2 => \^sram_reg_0_39\,
      O => \^priority_reg[5]_13\
    );
\genblk1[3].mem[3][8]_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^sram_reg_1_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \genblk1[3].mem[3][8]_i_59_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \^sram_reg_0_41\,
      O => \genblk1[3].mem[3][8]_i_10__8_n_0\
    );
\genblk1[3].mem[3][8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110011001F0011"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_50_n_0\,
      I2 => \^sram_reg_0_2\,
      I3 => \empty_i_10__4\,
      I4 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I5 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_11_n_0\
    );
\genblk1[3].mem[3][8]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFFE0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__28\,
      I1 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_13__1_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_25\,
      O => \^sram_reg_0_46\
    );
\genblk1[3].mem[3][8]_i_11__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE5EAE0"
    )
        port map (
      I0 => Q(5),
      I1 => \^spi_open_loop_sync_reg_6\,
      I2 => Q(4),
      I3 => \^fsm_sequential_state_reg[0]_3\,
      I4 => \^sram_reg_1_7\,
      O => \priority_reg[5]_5\
    );
\genblk1[3].mem[3][8]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_36_0\,
      I1 => \AEROUT_ADDR_reg[0]\,
      I2 => \^qr\(15),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(0),
      I5 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \genblk1[3].mem[3][8]_i_11__3_n_0\
    );
\genblk1[3].mem[3][8]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sram_reg_1_0\,
      I1 => \^sram_reg_0_2\,
      O => \genblk1[3].mem[3][8]_i_11__4_n_0\
    );
\genblk1[3].mem[3][8]_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => NEUR_STATE(98),
      I1 => \^qr\(0),
      I2 => \^qr\(14),
      I3 => \AEROUT_ADDR_reg[0]\,
      O => \^sram_reg_1_1\
    );
\genblk1[3].mem[3][8]_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \empty_i_11__11\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_2\,
      I5 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_11__9_n_0\
    );
\genblk1[3].mem[3][8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => Q(5),
      I2 => \^spi_open_loop_sync_reg_9\,
      O => \priority_reg[5]_11\
    );
\genblk1[3].mem[3][8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FDFDFDFDFDFD"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \^sram_reg_0_8\,
      I3 => \genblk1[3].mem[3][8]_i_8__25_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I5 => \empty_i_10__4\,
      O => \genblk1[3].mem[3][8]_i_12__0_n_0\
    );
\genblk1[3].mem[3][8]_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \empty_i_10__4\,
      I2 => \^sram_reg_0_2\,
      I3 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_12__3_n_0\
    );
\genblk1[3].mem[3][8]_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_8__25_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_50_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      O => \genblk1[3].mem[3][8]_i_12__4_n_0\
    );
\genblk1[3].mem[3][8]_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_14__1_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_36_0\,
      O => \^sram_reg_0_39\
    );
\genblk1[3].mem[3][8]_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => \AEROUT_ADDR_reg[0]\,
      I2 => \^qr\(13),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(98),
      O => \genblk1[3].mem[3][8]_i_12__6_n_0\
    );
\genblk1[3].mem[3][8]_i_12__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => NEUR_STATE(98),
      I1 => \^qr\(0),
      O => \genblk1[3].mem[3][8]_i_12__7_n_0\
    );
\genblk1[3].mem[3][8]_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__25_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_59_n_0\,
      O => \genblk1[3].mem[3][8]_i_12__8_n_0\
    );
\genblk1[3].mem[3][8]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFCF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^sram_reg_0_11\,
      I3 => \^sram_reg_0_41\,
      I4 => \^rst_sync_reg\,
      O => \genblk1[3].mem[3][8]_i_13__0_n_0\
    );
\genblk1[3].mem[3][8]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_36_0\,
      O => \genblk1[3].mem[3][8]_i_13__1_n_0\
    );
\genblk1[3].mem[3][8]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCFDFFFF"
    )
        port map (
      I0 => \^qr\(14),
      I1 => NEUR_STATE(98),
      I2 => \^qr\(0),
      I3 => \^qr\(13),
      I4 => \AEROUT_ADDR_reg[0]\,
      I5 => CTRL_SCHED_EVENT_IN(0),
      O => \^sram_reg_0_1\
    );
\genblk1[3].mem[3][8]_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554555555555"
    )
        port map (
      I0 => Q(5),
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_2\,
      I5 => \^sram_reg_1_0\,
      O => \priority_reg[5]_2\
    );
\genblk1[3].mem[3][8]_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_50_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \genblk1[3].mem[3][8]_i_13__4_n_0\
    );
\genblk1[3].mem[3][8]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_11__4_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_50_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I5 => \empty_i_10__4\,
      O => \genblk1[3].mem[3][8]_i_14__0_n_0\
    );
\genblk1[3].mem[3][8]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B0A0"
    )
        port map (
      I0 => \^qr\(15),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(16),
      I4 => NEUR_STATE(98),
      I5 => \^qr\(0),
      O => \genblk1[3].mem[3][8]_i_14__1_n_0\
    );
\genblk1[3].mem[3][8]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^qr\(15),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(16),
      I5 => \AEROUT_ADDR_reg[0]\,
      O => \^sram_reg_0_11\
    );
\genblk1[3].mem[3][8]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => \^qr\(13),
      I2 => \^qr\(14),
      I3 => \AEROUT_ADDR_reg[0]\,
      I4 => \^qr\(12),
      I5 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      O => \^sram_reg_0_8\
    );
\genblk1[3].mem[3][8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^rst_sync_reg\,
      I3 => \^sram_reg_0_0\,
      O => \^spi_open_loop_sync_reg_9\
    );
\genblk1[3].mem[3][8]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[0]\,
      I1 => \^qr\(17),
      I2 => NEUR_STATE(98),
      I3 => \^qr\(0),
      O => \^sram_reg_0_41\
    );
\genblk1[3].mem[3][8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__0\,
      I2 => \genblk1[3].mem[3][8]_i_41_n_0\,
      I3 => \^sram_reg_0_8\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => SRAM_reg_0_13
    );
\genblk1[3].mem[3][8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_2\,
      I1 => Q(5),
      O => \priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_1_0\,
      I5 => \empty_i_9__23\,
      O => \^spi_open_loop_sync_reg_15\
    );
\genblk1[3].mem[3][8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB0"
    )
        port map (
      I0 => \^sram_reg_0_39\,
      I1 => \genblk1[3].mem[3][8]_i_42_n_0\,
      I2 => \empty_i_10__4\,
      I3 => \^sram_reg_0_0\,
      I4 => \genblk1[3].mem[3][8]_i_45_n_0\,
      O => \^fsm_sequential_state_reg[0]_5\
    );
\genblk1[3].mem[3][8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I1 => \^sram_reg_0_8\,
      I2 => \genblk1[3].mem[3][8]_i_46_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      O => SRAM_reg_0_7
    );
\genblk1[3].mem[3][8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEFEFFFEFFF"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_10__4\,
      I3 => \genblk1[3].mem[3][8]_i_47_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_48_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_49_n_0\,
      O => \^spi_open_loop_sync_reg_8\
    );
\genblk1[3].mem[3][8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD55"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_42_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_50_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_51_n_0\,
      O => SRAM_reg_0_38
    );
\genblk1[3].mem[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[4]_7\,
      I1 => \^priority_reg[4]_15\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[3]_9\,
      O => \priority_reg[1]_rep_8\
    );
\genblk1[3].mem[3][8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_3\,
      I1 => \empty_i_5__7_1\,
      I2 => \^sram_reg_1_7\,
      O => \priority_reg[5]_33\
    );
\genblk1[3].mem[3][8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDD0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_55_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_56_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^sram_reg_0_12\
    );
\genblk1[3].mem[3][8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7477"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_57_n_0\,
      I1 => \empty_i_10__4\,
      I2 => \^sram_reg_0_0\,
      I3 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^fsm_sequential_state_reg[0]_1\
    );
\genblk1[3].mem[3][8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_58_n_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      O => \^spi_open_loop_sync_reg_1\
    );
\genblk1[3].mem[3][8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \^qr\(15),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(16),
      I4 => NEUR_STATE(98),
      I5 => \^qr\(0),
      O => \genblk1[3].mem[3][8]_i_39_n_0\
    );
\genblk1[3].mem[3][8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[4]_16\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[4]_7\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[4]_15\,
      O => \priority_reg[1]_rep_9\
    );
\genblk1[3].mem[3][8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[4]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[3]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[4]_16\,
      O => \priority_reg[1]_rep_11\
    );
\genblk1[3].mem[3][8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[3]_11\,
      I1 => \^priority_reg[3]_10\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[4]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_3\,
      O => \priority_reg[1]_rep_12\
    );
\genblk1[3].mem[3][8]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[5]_4\,
      I1 => \^priority_reg[3]_11\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => Q(2),
      I5 => \^priority_reg[4]_6\,
      O => \priority_reg[1]_rep_13\
    );
\genblk1[3].mem[3][8]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[5]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \^priority_reg[5]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \^priority_reg[3]_11\,
      O => \priority_reg[1]_rep_14\
    );
\genblk1[3].mem[3][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BB888BB8B"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6_n_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \genblk1[3].mem[3][8]_i_7__14_n_0\,
      I4 => Q(5),
      I5 => \^spi_open_loop_sync_reg_8\,
      O => \^priority_reg[3]_9\
    );
\genblk1[3].mem[3][8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \^qr\(16),
      I1 => \^qr\(15),
      I2 => CTRL_SCHED_EVENT_IN(0),
      I3 => \AEROUT_ADDR_reg[0]\,
      I4 => \^qr\(17),
      I5 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      O => \genblk1[3].mem[3][8]_i_41_n_0\
    );
\genblk1[3].mem[3][8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \empty_i_10__4\,
      O => \genblk1[3].mem[3][8]_i_42_n_0\
    );
\genblk1[3].mem[3][8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => \^qr\(14),
      I2 => \^qr\(13),
      I3 => \AEROUT_ADDR_reg[0]\,
      I4 => \^qr\(12),
      I5 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      O => \^sram_reg_0_0\
    );
\genblk1[3].mem[3][8]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I1 => \^spi_open_loop_sync_reg\,
      I2 => \^rst_sync_reg\,
      O => \genblk1[3].mem[3][8]_i_45_n_0\
    );
\genblk1[3].mem[3][8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \^sram_reg_1_0\,
      I3 => \empty_i_10__4\,
      O => \genblk1[3].mem[3][8]_i_46_n_0\
    );
\genblk1[3].mem[3][8]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_50_n_0\,
      O => \genblk1[3].mem[3][8]_i_47_n_0\
    );
\genblk1[3].mem[3][8]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \^sram_reg_0_0\,
      O => \genblk1[3].mem[3][8]_i_48_n_0\
    );
\genblk1[3].mem[3][8]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_59_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      O => \genblk1[3].mem[3][8]_i_49_n_0\
    );
\genblk1[3].mem[3][8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[3]_10\,
      I1 => \^priority_reg[4]_16\,
      I2 => \genblk1[0].mem_reg[0][8]\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[4]_7\,
      O => \priority_reg[1]_rep_10\
    );
\genblk1[3].mem[3][8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \^qr\(12),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(14),
      I4 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      I5 => \^qr\(13),
      O => \genblk1[3].mem[3][8]_i_50_n_0\
    );
\genblk1[3].mem[3][8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^sram_reg_1_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \^sram_reg_0_2\,
      I3 => \genblk1[3].mem[3][8]_i_49_n_0\,
      O => \genblk1[3].mem[3][8]_i_51_n_0\
    );
\genblk1[3].mem[3][8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_50_n_0\,
      O => \^spi_open_loop_sync_reg_19\
    );
\genblk1[3].mem[3][8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBFFFFF8FB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_60_n_0\,
      I1 => \empty_i_5__7_1\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      O => \priority_reg[5]_30\
    );
\genblk1[3].mem[3][8]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sram_reg_0_41\,
      I1 => \genblk1[3].mem[3][8]_i_59_n_0\,
      O => \genblk1[3].mem[3][8]_i_54_n_0\
    );
\genblk1[3].mem[3][8]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \^sram_reg_0_8\,
      O => \genblk1[3].mem[3][8]_i_55_n_0\
    );
\genblk1[3].mem[3][8]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \^sram_reg_0_2\,
      I2 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_56_n_0\
    );
\genblk1[3].mem[3][8]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_8__25_n_0\,
      O => \genblk1[3].mem[3][8]_i_57_n_0\
    );
\genblk1[3].mem[3][8]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_36_0\,
      I2 => \empty_i_10__4\,
      I3 => \^sram_reg_0_8\,
      I4 => \genblk1[3].mem[3][8]_i_61_n_0\,
      O => \genblk1[3].mem[3][8]_i_58_n_0\
    );
\genblk1[3].mem[3][8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB7"
    )
        port map (
      I0 => \^qr\(16),
      I1 => \AEROUT_ADDR_reg[0]\,
      I2 => \^qr\(15),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(0),
      I5 => CTRL_SCHED_EVENT_IN(0),
      O => \genblk1[3].mem[3][8]_i_59_n_0\
    );
\genblk1[3].mem[3][8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFFFFFACA0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__14_n_0\,
      I1 => \^spi_open_loop_sync_reg_8\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_6_n_0\,
      O => \^priority_reg[4]_16\
    );
\genblk1[3].mem[3][8]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8B8BB88B8B8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9_n_0\,
      I1 => Q(3),
      I2 => \genblk1[3].mem[3][8]_i_7__14_n_0\,
      I3 => \^spi_open_loop_sync_reg_8\,
      I4 => Q(4),
      I5 => Q(5),
      O => \^priority_reg[3]_11\
    );
\genblk1[3].mem[3][8]_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B888B8B8B"
    )
        port map (
      I0 => \^priority_reg[4]_31\,
      I1 => Q(3),
      I2 => \genblk1[3].mem[3][8]_i_6__38_n_0\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^genblk1[3].mem[3][8]_i_13__0_0\,
      O => \priority_reg[3]_24\
    );
\genblk1[3].mem[3][8]_i_5__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFEFE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_13__0_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_8__25_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_36_0\,
      I4 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      O => \^sram_reg_0_37\
    );
\genblk1[3].mem[3][8]_i_5__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_1_0\,
      I5 => \empty_i_7__36\,
      O => SPI_OPEN_LOOP_sync_reg_26
    );
\genblk1[3].mem[3][8]_i_5__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_1_0\,
      I5 => \empty_i_11__11\,
      O => SPI_OPEN_LOOP_sync_reg_3
    );
\genblk1[3].mem[3][8]_i_5__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFF3EFCFEFC3"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_1\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => \^sram_reg_0_20\,
      I5 => \^sram_reg_0_31\,
      O => \^priority_reg[4]_7\
    );
\genblk1[3].mem[3][8]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA3FAACFAA0F"
    )
        port map (
      I0 => \^priority_reg[5]_12\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => \^sram_reg_0_37\,
      I5 => \^sram_reg_0_12\,
      O => \^priority_reg[4]_15\
    );
\genblk1[3].mem[3][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5D5FF00FFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_42_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__11_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_51_n_0\,
      I3 => \^spi_open_loop_sync_reg_0\,
      I4 => Q(5),
      I5 => Q(4),
      O => \genblk1[3].mem[3][8]_i_6_n_0\
    );
\genblk1[3].mem[3][8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I1 => \^sram_reg_0_8\,
      I2 => \empty_i_10__4\,
      I3 => \genblk1[3].mem[3][8]_i_13__4_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_62_n_0\,
      O => \genblk1[3].mem[3][8]_i_60_n_0\
    );
\genblk1[3].mem[3][8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030100000001"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I1 => \empty_i_10__4\,
      I2 => \genblk1[3].mem[3][8]_i_12__6_n_0\,
      I3 => \^sram_reg_1_1\,
      I4 => \^sram_reg_1_0\,
      I5 => \genblk1[3].mem[3][8]_i_49_n_0\,
      O => \genblk1[3].mem[3][8]_i_61_n_0\
    );
\genblk1[3].mem[3][8]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I1 => \^sram_reg_0_2\,
      I2 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_62_n_0\
    );
\genblk1[3].mem[3][8]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__2_n_0\,
      I1 => \empty_i_5__15\,
      I2 => \^priority_reg[4]_17\,
      I3 => Q(3),
      I4 => \genblk1[3].mem[3][8]_i_9_n_0\,
      O => \priority_reg[2]_rep_6\
    );
\genblk1[3].mem[3][8]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8F8C8CBF8FBF8F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_5__6_0\,
      I3 => \^fsm_sequential_state_reg[0]_4\,
      I4 => \^genblk1[3].mem[3][8]_i_13__0_0\,
      I5 => \genblk1[3].mem[3][8]_i_5__6\,
      O => \priority_reg[2]_rep__0_1\
    );
\genblk1[3].mem[3][8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^priority_reg[5]_10\,
      I1 => \empty_i_5__15\,
      I2 => \genblk1[3].mem[3][8]_i_7__2_n_0\,
      O => \priority_reg[2]_rep_7\
    );
\genblk1[3].mem[3][8]_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFFBFB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__14_n_0\,
      I1 => Q(4),
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_10__6_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => Q(5),
      O => \priority_reg[4]_32\
    );
\genblk1[3].mem[3][8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__5_n_0\,
      I1 => Q(3),
      I2 => \^priority_reg[4]_18\,
      O => \^priority_reg[3]_10\
    );
\genblk1[3].mem[3][8]_i_6__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_50_n_0\,
      O => \^spi_open_loop_sync_reg_6\
    );
\genblk1[3].mem[3][8]_i_6__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \empty_i_5__14\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_1_0\,
      I4 => \^sram_reg_0_2\,
      I5 => \^rst_sync_reg\,
      O => \genblk1[3].mem[3][8]_i_6__38_n_0\
    );
\genblk1[3].mem[3][8]_i_6__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \empty_i_7__36\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_2\,
      I5 => \^sram_reg_1_0\,
      O => \priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_6__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFFCCFCC"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_1\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \^sram_reg_0_20\,
      I4 => \^sram_reg_0_31\,
      I5 => Q(3),
      O => \^priority_reg[5]_6\
    );
\genblk1[3].mem[3][8]_i_6__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCF3F0EFEFEFEF"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_1\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sram_reg_0_20\,
      I4 => \^sram_reg_0_31\,
      I5 => Q(3),
      O => \^priority_reg[4]_6\
    );
\genblk1[3].mem[3][8]_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sram_reg_0_10\,
      I1 => Q(5),
      I2 => \^sram_reg_0_21\,
      O => \genblk1[3].mem[3][8]_i_7__14_n_0\
    );
\genblk1[3].mem[3][8]_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0035"
    )
        port map (
      I0 => \^sram_reg_1_7\,
      I1 => \^fsm_sequential_state_reg[0]_3\,
      I2 => Q(5),
      I3 => Q(4),
      O => \priority_reg[5]_31\
    );
\genblk1[3].mem[3][8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFAFCFCFFF0"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_3\,
      I1 => \^fsm_sequential_state_reg[0]_0\,
      I2 => Q(5),
      I3 => \^sram_reg_0_9\,
      I4 => Q(4),
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_7__2_n_0\
    );
\genblk1[3].mem[3][8]_i_7__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sram_reg_0_46\,
      I1 => Q(5),
      I2 => \^sram_reg_0_47\,
      O => \priority_reg[5]_34\
    );
\genblk1[3].mem[3][8]_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFBC"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__33\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rst_sync_reg\,
      I4 => \genblk1[3].mem[3][8]_i_12__3_n_0\,
      I5 => \^spi_open_loop_sync_reg\,
      O => \priority_reg[4]_33\
    );
\genblk1[3].mem[3][8]_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^qr\(17),
      I1 => \AEROUT_ADDR_reg[0]\,
      I2 => \^qr\(16),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(0),
      I5 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      O => \genblk1[3].mem[3][8]_i_7__23_n_0\
    );
\genblk1[3].mem[3][8]_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000C8"
    )
        port map (
      I0 => \^qr\(16),
      I1 => \AEROUT_ADDR_reg[0]\,
      I2 => \^qr\(15),
      I3 => NEUR_STATE(98),
      I4 => \^qr\(0),
      I5 => CTRL_SCHED_EVENT_IN(0),
      O => \genblk1[3].mem[3][8]_i_7__26_n_0\
    );
\genblk1[3].mem[3][8]_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011110010"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_1_0\,
      I5 => \^sram_reg_0_24\,
      O => \^spi_open_loop_sync_reg_10\
    );
\genblk1[3].mem[3][8]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC5"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_10\,
      I1 => \^fsm_sequential_state_reg[0]_1\,
      I2 => Q(5),
      I3 => Q(4),
      O => \^priority_reg[5]_12\
    );
\genblk1[3].mem[3][8]_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I4 => \empty_i_7__36_0\,
      I5 => \genblk1[3].mem[3][8]_i_4__38\,
      O => SPI_OPEN_LOOP_sync_reg_25
    );
\genblk1[3].mem[3][8]_i_7__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => rst_priority,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \^sram_reg_1_1\,
      I3 => \^sram_reg_1_0\,
      I4 => \genblk1[3].mem[3][8]_i_12__6_n_0\,
      O => \^rst_sync_reg\
    );
\genblk1[3].mem[3][8]_i_7__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \^sram_reg_0_2\,
      I3 => \^sram_reg_1_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^sram_reg_0_21\
    );
\genblk1[3].mem[3][8]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCFFAA"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_1\,
      I1 => \genblk1[3].mem[3][8]_i_13__0_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_8__20_n_0\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(5),
      O => \priority_reg[4]_19\
    );
\genblk1[3].mem[3][8]_i_7__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFCFFFFEEFC0000"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => Q(5),
      I2 => \^sram_reg_0_9\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_9__5_n_0\,
      O => \^priority_reg[5]_4\
    );
\genblk1[3].mem[3][8]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8888FFCFFFCF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__18\,
      I3 => \^priority_reg[5]_13\,
      I4 => \^fsm_sequential_state_reg[0]_4\,
      I5 => \genblk1[3].mem[3][8]_i_5__6\,
      O => \priority_reg[2]_rep__0_0\
    );
\genblk1[3].mem[3][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8F8C8CBF8FBF8F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \empty_i_5__15\,
      I2 => \genblk1[3].mem[3][8]_i_5__6_0\,
      I3 => \^spi_open_loop_sync_reg_0\,
      I4 => \^sram_reg_0_10\,
      I5 => \genblk1[3].mem[3][8]_i_5__6\,
      O => \priority_reg[2]_rep_8\
    );
\genblk1[3].mem[3][8]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^sram_reg_0_9\,
      I1 => Q(4),
      I2 => \^fsm_sequential_state_reg[0]_0\,
      I3 => Q(5),
      I4 => \^spi_open_loop_sync_reg_9\,
      O => \^priority_reg[4]_18\
    );
\genblk1[3].mem[3][8]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8FFFFFFAA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__21_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_8__25_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \empty_i_10__4\,
      O => \^sram_reg_0_31\
    );
\genblk1[3].mem[3][8]_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAFFFCFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__12_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__2_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^rst_sync_reg\,
      I4 => Q(5),
      I5 => Q(4),
      O => \priority_reg[5]_15\
    );
\genblk1[3].mem[3][8]_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2FFFFF"
    )
        port map (
      I0 => \^sram_reg_1_0\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I3 => \^sram_reg_0_2\,
      I4 => \empty_i_20__2_n_0\,
      I5 => \^rst_sync_reg\,
      O => \^sram_reg_1_7\
    );
\genblk1[3].mem[3][8]_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFDFF0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \^sram_reg_1_0\,
      I3 => \genblk1[3].mem[3][8]_i_12__6_n_0\,
      I4 => \^sram_reg_1_1\,
      I5 => \genblk1[3].mem[3][8]_i_7__26_n_0\,
      O => \genblk1[3].mem[3][8]_i_8__20_n_0\
    );
\genblk1[3].mem[3][8]_i_8__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F5"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__8_n_0\,
      I1 => \^sram_reg_0_0\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      O => \^sram_reg_0_47\
    );
\genblk1[3].mem[3][8]_i_8__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sram_reg_0_41\,
      I1 => \genblk1[3].mem[3][8]_i_39_n_0\,
      O => \genblk1[3].mem[3][8]_i_8__24_n_0\
    );
\genblk1[3].mem[3][8]_i_8__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \^qr\(12),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(13),
      I4 => \genblk1[3].mem[3][8]_i_12__7_n_0\,
      I5 => \^qr\(14),
      O => \genblk1[3].mem[3][8]_i_8__25_n_0\
    );
\genblk1[3].mem[3][8]_i_8__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \empty_i_10__4\,
      I1 => \^sram_reg_0_8\,
      I2 => \genblk1[3].mem[3][8]_i_39_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      O => \^fsm_sequential_state_reg[0]_4\
    );
\genblk1[3].mem[3][8]_i_8__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^rst_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^spi_open_loop_sync_reg\,
      I3 => \^sram_reg_0_2\,
      I4 => \^sram_reg_1_0\,
      I5 => \empty_i_7__36_0\,
      O => SRAM_reg_0_17
    );
\genblk1[3].mem[3][8]_i_8__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__41\,
      I1 => \^rst_sync_reg\,
      I2 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^sram_reg_0_2\,
      I5 => \^sram_reg_1_0\,
      O => \priority_reg[3]_2\
    );
\genblk1[3].mem[3][8]_i_8__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sram_reg_0_2\,
      I1 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_8__31_n_0\
    );
\genblk1[3].mem[3][8]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFCA"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_8\,
      I1 => \^sram_reg_0_10\,
      I2 => Q(4),
      I3 => Q(5),
      O => \^priority_reg[4]_17\
    );
\genblk1[3].mem[3][8]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFFFFBB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_49_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_13__1_n_0\,
      I3 => \^spi_open_loop_sync_reg\,
      I4 => \^rst_sync_reg\,
      I5 => \empty_i_10__4\,
      O => \^spi_open_loop_sync_reg_2\
    );
\genblk1[3].mem[3][8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFFF333"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_0\,
      I1 => \genblk1[3].mem[3][8]_i_42_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_10__11_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_51_n_0\,
      I4 => Q(5),
      I5 => Q(4),
      O => \genblk1[3].mem[3][8]_i_9_n_0\
    );
\genblk1[3].mem[3][8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFCFFF0FAFA"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg_8\,
      I1 => \^sram_reg_0_10\,
      I2 => Q(5),
      I3 => \^spi_open_loop_sync_reg_0\,
      I4 => Q(3),
      I5 => Q(4),
      O => \^priority_reg[5]_10\
    );
\genblk1[3].mem[3][8]_i_9__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^spi_open_loop_sync_reg\,
      I1 => \genblk1[3].mem[3][8]_i_7__23_n_0\,
      I2 => \^rst_sync_reg\,
      I3 => \^sram_reg_0_0\,
      I4 => \genblk1[3].mem[3][8]_i_41_n_0\,
      O => \^spi_open_loop_sync_reg_21\
    );
\genblk1[3].mem[3][8]_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFD00"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \^sram_reg_0_0\,
      I3 => \^sram_reg_1_0\,
      I4 => \^sram_reg_0_2\,
      I5 => \genblk1[3].mem[3][8]_i_41_n_0\,
      O => \genblk1[3].mem[3][8]_i_9__12_n_0\
    );
\genblk1[3].mem[3][8]_i_9__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \^sram_reg_0_41\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_59_n_0\,
      I4 => \^sram_reg_0_0\,
      O => \genblk1[3].mem[3][8]_i_9__14_n_0\
    );
\genblk1[3].mem[3][8]_i_9__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^sram_reg_0_2\,
      I1 => \genblk1[3].mem[3][8]_i_10__10_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_54_n_0\,
      O => \^sram_reg_0_24\
    );
\genblk1[3].mem[3][8]_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => Q(3),
      I1 => \empty_i_9__23_0\,
      I2 => \^rst_sync_reg\,
      I3 => \genblk1[3].mem[3][8]_i_8__24_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \genblk1[3].mem[3][8]_i_8__31_n_0\,
      O => \priority_reg[3]_31\
    );
\genblk1[3].mem[3][8]_i_9__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__20_n_0\,
      I1 => \empty_i_10__4\,
      I2 => \^sram_reg_0_2\,
      I3 => \^sram_reg_1_0\,
      O => \genblk1[3].mem[3][8]_i_9__21_n_0\
    );
\genblk1[3].mem[3][8]_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF6D4"
    )
        port map (
      I0 => \^sram_reg_0_11\,
      I1 => \genblk1[3].mem[3][8]_i_25\,
      I2 => \genblk1[3].mem[3][8]_i_11__3_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_12__4_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^sram_reg_0_10\
    );
\genblk1[3].mem[3][8]_i_9__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE0EE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_41_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_11__4_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_48_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_54_n_0\,
      I4 => \^spi_open_loop_sync_reg\,
      I5 => \^rst_sync_reg\,
      O => \^sram_reg_0_20\
    );
\genblk1[3].mem[3][8]_i_9__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \^qr\(13),
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \AEROUT_ADDR_reg[0]\,
      I3 => \^qr\(14),
      I4 => \^qr\(0),
      I5 => NEUR_STATE(98),
      O => \^sram_reg_0_2\
    );
\genblk1[3].mem[3][8]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_3\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^spi_open_loop_sync_reg_6\,
      O => \genblk1[3].mem[3][8]_i_9__5_n_0\
    );
\genblk1[3].mem[3][8]_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_4\,
      I1 => \^spi_open_loop_sync_reg_21\,
      I2 => Q(4),
      I3 => Q(5),
      O => \^priority_reg[4]_31\
    );
\genblk1[3].mem[3][8]_i_9__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sram_reg_0_39\,
      I1 => \genblk1[3].mem[3][8]_i_13__0_n_0\,
      O => \^genblk1[3].mem[3][8]_i_13__0_0\
    );
\genblk1[3].mem[3][8]_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \empty_i_9__24\,
      I1 => \^spi_open_loop_sync_reg_9\,
      I2 => \genblk1[3].mem[3][8]_i_11__9_n_0\,
      O => \priority_reg[3]_29\
    );
\genblk2[0].NEUR_V_DOWN[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => \AEROUT_ADDR[6]_i_7_n_0\,
      I1 => \AEROUT_ADDR[5]_i_5_n_0\,
      I2 => \AEROUT_ADDR[5]_i_6_n_0\,
      I3 => \AEROUT_ADDR[5]_i_7_n_0\,
      I4 => \AEROUT_ADDR[5]_i_8_n_0\,
      I5 => \AEROUT_ADDR[5]_i_9_n_0\,
      O => SRAM_reg_0_63
    );
\genblk2[0].NEUR_V_UP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => \AEROUT_ADDR[6]_i_7_n_0\,
      I1 => \AEROUT_ADDR[6]_i_8_n_0\,
      I2 => \AEROUT_ADDR[6]_i_9_n_0\,
      I3 => \AEROUT_ADDR[6]_i_10_n_0\,
      I4 => \AEROUT_ADDR[6]_i_11_n_0\,
      I5 => \AEROUT_ADDR[6]_i_12_n_0\,
      O => SRAM_reg_0_62
    );
\i__carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040D040"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(7),
      I1 => \^qr\(77),
      I2 => \^qr\(0),
      I3 => \^qr\(76),
      I4 => \lif_neuron_0/state_leak\(6),
      O => SRAM_reg_1_17(3)
    );
\i__carry_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_10_n_0\,
      CO(2) => \i__carry_i_10_n_1\,
      CO(1) => \i__carry_i_10_n_2\,
      CO(0) => \i__carry_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_18_n_0\,
      DI(2) => \i__carry_i_19_n_0\,
      DI(1) => \i__carry_i_20_n_0\,
      DI(0) => \i__carry_i_21_n_0\,
      O(3 downto 0) => \lif_neuron_0/state_leak\(3 downto 0),
      S(3 downto 0) => \neuron_state_monitor_samp[0]_i_2_2\(3 downto 0)
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF8C800"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry_0,
      I3 => \^qr\(71),
      I4 => state_inacc_next0_carry_1,
      O => \^sram_reg_0_30\
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(76),
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(75),
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(74),
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^qr\(77),
      I1 => \^qr\(0),
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(73),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(72),
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080000"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      I4 => \^qr\(77),
      I5 => \^qr\(76),
      O => SRAM_reg_0_28(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      O => SRAM_reg_0_28(2)
    );
\i__carry_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(71),
      O => \i__carry_i_20_n_0\
    );
\i__carry_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(70),
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040D040"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(5),
      I1 => \^qr\(75),
      I2 => \^qr\(0),
      I3 => \^qr\(74),
      I4 => \lif_neuron_0/state_leak\(4),
      O => SRAM_reg_1_17(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040D040"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(3),
      I1 => \^qr\(73),
      I2 => \^qr\(0),
      I3 => \^qr\(72),
      I4 => \lif_neuron_0/state_leak\(2),
      O => SRAM_reg_1_17(1)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state_inacc_next0_carry,
      I1 => \^sram_reg_0_30\,
      I2 => \i__carry_i_9__0_n_0\,
      O => SRAM_reg_0_28(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E004000"
    )
        port map (
      I0 => state_inacc_next0_carry_0,
      I1 => \^qr\(70),
      I2 => state_inacc_next0_carry_1,
      I3 => \^qr\(0),
      I4 => \^qr\(71),
      O => SRAM_reg_0_28(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040D040"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(1),
      I1 => \^qr\(71),
      I2 => \^qr\(0),
      I3 => \^qr\(70),
      I4 => \lif_neuron_0/state_leak\(0),
      O => SRAM_reg_1_17(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \^qr\(77),
      I1 => \lif_neuron_0/state_leak\(7),
      I2 => \^qr\(0),
      I3 => \^qr\(76),
      I4 => \lif_neuron_0/state_leak\(6),
      O => SRAM_reg_1_18(3)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD5"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      O => SRAM_reg_0_29(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      O => SRAM_reg_0_29(0)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \lif_neuron_0/state_leak\(5),
      I2 => \^qr\(0),
      I3 => \^qr\(74),
      I4 => \lif_neuron_0/state_leak\(4),
      O => SRAM_reg_1_18(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \lif_neuron_0/state_leak\(3),
      I2 => \^qr\(0),
      I3 => \^qr\(72),
      I4 => \lif_neuron_0/state_leak\(2),
      O => SRAM_reg_1_18(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \^qr\(71),
      I1 => \lif_neuron_0/state_leak\(1),
      I2 => \^qr\(0),
      I3 => \^qr\(70),
      I4 => \lif_neuron_0/state_leak\(0),
      O => SRAM_reg_1_18(0)
    );
\i__carry_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_10_n_0\,
      CO(3) => \NLW_i__carry_i_9_CO_UNCONNECTED\(3),
      CO(2) => \i__carry_i_9_n_1\,
      CO(1) => \i__carry_i_9_n_2\,
      CO(0) => \i__carry_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry_i_11_n_0\,
      DI(1) => \i__carry_i_12_n_0\,
      DI(0) => \i__carry_i_13_n_0\,
      O(3 downto 0) => \lif_neuron_0/state_leak\(7 downto 4),
      S(3) => \i__carry_i_14_n_0\,
      S(2 downto 0) => \neuron_state_monitor_samp[4]_i_2_0\(2 downto 0)
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0333077F"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry,
      I3 => \^sram_reg_0_30\,
      I4 => \^qr\(73),
      O => \i__carry_i_9__0_n_0\
    );
\neuron_state_monitor_samp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => \neuron_state_monitor_samp[0]_i_2_n_0\,
      I2 => \^qr\(0),
      I3 => \neuron_state_monitor_samp[0]_i_3_n_0\,
      O => \^neur_state_monitor\(0)
    );
\neuron_state_monitor_samp[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11001141"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_15_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_28_n_0\,
      I2 => NEUR_STATE(82),
      I3 => \^qr\(0),
      I4 => \^qr\(47),
      I5 => \neuron_state_monitor_samp[0]_i_14_n_0\,
      O => \neuron_state_monitor_samp[0]_i_10_n_0\
    );
\neuron_state_monitor_samp[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(82),
      I1 => \^qr\(0),
      O => \neuron_state_monitor_samp[0]_i_11_n_0\
    );
\neuron_state_monitor_samp[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFEF001F00E0"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_17_n_0\,
      I1 => \neuron_state_monitor_samp[0]_i_18_n_0\,
      I2 => \^qr\(40),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(82),
      I5 => \neuron_state_monitor_samp[1]_i_24_n_0\,
      O => \neuron_state_monitor_samp[0]_i_13_n_0\
    );
\neuron_state_monitor_samp[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABAABAAAAAAAAA"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_12_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(87),
      I3 => \^qr\(90),
      I4 => NEUR_STATE(82),
      I5 => \^qr\(47),
      O => \neuron_state_monitor_samp[0]_i_14_n_0\
    );
\neuron_state_monitor_samp[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEE11111111"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_22_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_37_n_0\,
      I2 => NEUR_STATE(83),
      I3 => NEUR_STATE(84),
      I4 => NEUR_STATE(85),
      I5 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      O => \neuron_state_monitor_samp[0]_i_15_n_0\
    );
\neuron_state_monitor_samp[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF40FFFD"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(84),
      I2 => NEUR_STATE(83),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(82),
      I5 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[0]_i_16_n_0\
    );
\neuron_state_monitor_samp[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA002A00AA"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(84),
      I2 => NEUR_STATE(83),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(82),
      I5 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[0]_i_17_n_0\
    );
\neuron_state_monitor_samp[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505050504"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(85),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      I4 => NEUR_STATE(83),
      I5 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[0]_i_18_n_0\
    );
\neuron_state_monitor_samp[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(0),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[0]_i_4_n_0\,
      O => \neuron_state_monitor_samp[0]_i_2_n_0\
    );
\neuron_state_monitor_samp[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_5_n_0\,
      I1 => SRAM_reg_1_i_65_n_0,
      I2 => \^qr\(22),
      I3 => \^qr\(0),
      O => \neuron_state_monitor_samp[0]_i_3_n_0\
    );
\neuron_state_monitor_samp[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555F0FF5555C0C0"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_6_n_0\,
      I1 => CO(0),
      I2 => \neuron_state_monitor_samp[0]_i_7_n_0\,
      I3 => \neuron_state_monitor_samp_reg[7]\(0),
      I4 => \neuron_state_monitor_samp[0]_i_2_0\,
      I5 => \neuron_state_monitor_samp[0]_i_2_1\,
      O => \neuron_state_monitor_samp[0]_i_4_n_0\
    );
\neuron_state_monitor_samp[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_8_n_0\,
      I1 => SRAM_reg_1_26,
      I2 => \neuron_state_monitor_samp[0]_i_9_n_0\,
      I3 => \neuron_state_monitor_samp[0]_i_10_n_0\,
      I4 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      I5 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      O => \neuron_state_monitor_samp[0]_i_5_n_0\
    );
\neuron_state_monitor_samp[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(70),
      O => \neuron_state_monitor_samp[0]_i_6_n_0\
    );
\neuron_state_monitor_samp[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry_0,
      O => \neuron_state_monitor_samp[0]_i_7_n_0\
    );
\neuron_state_monitor_samp[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      I1 => SRAM_reg_1_i_176_n_0,
      I2 => \neuron_state_monitor_samp_reg[0]_i_12_n_0\,
      I3 => SRAM_reg_1_i_266_n_0,
      I4 => \neuron_state_monitor_samp[0]_i_13_n_0\,
      I5 => SRAM_reg_1_26,
      O => \neuron_state_monitor_samp[0]_i_8_n_0\
    );
\neuron_state_monitor_samp[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5A5AFFFF99FF"
    )
        port map (
      I0 => NEUR_STATE(82),
      I1 => \^qr\(108),
      I2 => SRAM_reg_1_i_307_n_0,
      I3 => NEUR_STATE(81),
      I4 => \^qr\(0),
      I5 => \^qr\(40),
      O => \neuron_state_monitor_samp[0]_i_9_n_0\
    );
\neuron_state_monitor_samp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F0F"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => \neuron_state_monitor_samp[1]_i_2_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_3_n_0\,
      I3 => \^qr\(0),
      O => \^neur_state_monitor\(1)
    );
\neuron_state_monitor_samp[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFDDDDDFDFDDD"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \neuron_state_monitor_samp[1]_i_16_n_0\,
      I2 => SRAM_reg_1_i_257_n_0,
      I3 => SRAM_reg_1_i_311_n_0,
      I4 => SRAM_reg_1_i_307_n_0,
      I5 => \neuron_state_monitor_samp[0]_i_11_n_0\,
      O => \neuron_state_monitor_samp[1]_i_10_n_0\
    );
\neuron_state_monitor_samp[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8BBBBBBB8"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_17_n_0\,
      I1 => \neuron_state_monitor_samp[2]_i_17_n_0\,
      I2 => \neuron_state_monitor_samp[2]_i_15_n_0\,
      I3 => \neuron_state_monitor_samp[1]_i_18_n_0\,
      I4 => \neuron_state_monitor_samp[3]_i_28_n_0\,
      I5 => SRAM_reg_1_i_311_n_0,
      O => \neuron_state_monitor_samp[1]_i_11_n_0\
    );
\neuron_state_monitor_samp[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^qr\(40),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(81),
      O => \neuron_state_monitor_samp[1]_i_12_n_0\
    );
\neuron_state_monitor_samp[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => \^qr\(82),
      I1 => \^qr\(81),
      I2 => NEUR_STATE(87),
      I3 => \^qr\(28),
      I4 => \^qr\(0),
      I5 => NEUR_STATE(83),
      O => \neuron_state_monitor_samp[1]_i_13_n_0\
    );
\neuron_state_monitor_samp[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F5050535F535F"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_21_n_0\,
      I1 => \neuron_state_monitor_samp[1]_i_22_n_0\,
      I2 => SRAM_reg_1_i_257_n_0,
      I3 => NEUR_STATE(83),
      I4 => \neuron_state_monitor_samp[1]_i_23_n_0\,
      I5 => \neuron_state_monitor_samp[1]_i_24_n_0\,
      O => \neuron_state_monitor_samp[1]_i_15_n_0\
    );
\neuron_state_monitor_samp[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440000000440"
    )
        port map (
      I0 => \^qr\(40),
      I1 => NEUR_STATE(81),
      I2 => NEUR_STATE(82),
      I3 => NEUR_STATE(83),
      I4 => \^qr\(0),
      I5 => \^qr\(108),
      O => \neuron_state_monitor_samp[1]_i_16_n_0\
    );
\neuron_state_monitor_samp[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF02FFF2FFFD"
    )
        port map (
      I0 => \^qr\(87),
      I1 => NEUR_STATE(82),
      I2 => \^qr\(90),
      I3 => \^qr\(0),
      I4 => \^qr\(88),
      I5 => NEUR_STATE(83),
      O => \neuron_state_monitor_samp[1]_i_17_n_0\
    );
\neuron_state_monitor_samp[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0906"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => NEUR_STATE(82),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(83),
      O => \neuron_state_monitor_samp[1]_i_18_n_0\
    );
\neuron_state_monitor_samp[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450FAFF5550FAFF"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_27_n_0\,
      I1 => NEUR_STATE(85),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      I4 => NEUR_STATE(83),
      I5 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[1]_i_19_n_0\
    );
\neuron_state_monitor_samp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70707F707F707F70"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(1),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[1]_i_4_n_0\,
      I4 => \neuron_state_monitor_samp[2]_i_5_n_0\,
      I5 => \neuron_state_monitor_samp[1]_i_5_n_0\,
      O => \neuron_state_monitor_samp[1]_i_2_n_0\
    );
\neuron_state_monitor_samp[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FAFAF5F5FAFAF7"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(85),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      I4 => NEUR_STATE(83),
      I5 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[1]_i_20_n_0\
    );
\neuron_state_monitor_samp[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005A00A500DA00A4"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(84),
      I2 => NEUR_STATE(83),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(82),
      I5 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[1]_i_21_n_0\
    );
\neuron_state_monitor_samp[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(81),
      I1 => \^qr\(0),
      O => \neuron_state_monitor_samp[1]_i_22_n_0\
    );
\neuron_state_monitor_samp[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => NEUR_STATE(83),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(82),
      O => \neuron_state_monitor_samp[1]_i_23_n_0\
    );
\neuron_state_monitor_samp[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5050575D"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_38_n_0\,
      I1 => NEUR_STATE(85),
      I2 => \^qr\(0),
      I3 => \^qr\(36),
      I4 => NEUR_STATE(81),
      O => \neuron_state_monitor_samp[1]_i_24_n_0\
    );
\neuron_state_monitor_samp[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7747774777747747"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_6_n_0\,
      I1 => SRAM_reg_1_i_65_n_0,
      I2 => \^qr\(23),
      I3 => \^qr\(0),
      I4 => \^qr\(22),
      I5 => \neuron_state_monitor_samp[1]_i_7_n_0\,
      O => \neuron_state_monitor_samp[1]_i_3_n_0\
    );
\neuron_state_monitor_samp[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF90FFFFFF60"
    )
        port map (
      I0 => state_inacc_next0_carry_1,
      I1 => state_core_next_i1_carry_i_12_n_0,
      I2 => CO(0),
      I3 => \neuron_state_monitor_samp[0]_i_2_1\,
      I4 => \neuron_state_monitor_samp[0]_i_2_0\,
      I5 => \neuron_state_monitor_samp[1]_i_8_n_0\,
      O => \neuron_state_monitor_samp[1]_i_4_n_0\
    );
\neuron_state_monitor_samp[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB3407F8"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry_0,
      I3 => state_inacc_next0_carry_1,
      I4 => \^qr\(71),
      O => \neuron_state_monitor_samp[1]_i_5_n_0\
    );
\neuron_state_monitor_samp[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404044"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_9_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_10_n_0\,
      I3 => \neuron_state_monitor_samp[1]_i_11_n_0\,
      I4 => \neuron_state_monitor_samp[1]_i_12_n_0\,
      I5 => \neuron_state_monitor_samp[1]_i_13_n_0\,
      O => \neuron_state_monitor_samp[1]_i_6_n_0\
    );
\neuron_state_monitor_samp[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^qr\(40),
      I1 => \^qr\(0),
      I2 => \^qr\(29),
      O => \neuron_state_monitor_samp[1]_i_7_n_0\
    );
\neuron_state_monitor_samp[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(71),
      O => \neuron_state_monitor_samp[1]_i_8_n_0\
    );
\neuron_state_monitor_samp[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2E002E"
    )
        port map (
      I0 => \neuron_state_monitor_samp_reg[1]_i_14_n_0\,
      I1 => SRAM_reg_1_i_176_n_0,
      I2 => SRAM_reg_1_i_311_n_0,
      I3 => SRAM_reg_1_i_266_n_0,
      I4 => \neuron_state_monitor_samp[1]_i_15_n_0\,
      I5 => SRAM_reg_1_26,
      O => \neuron_state_monitor_samp[1]_i_9_n_0\
    );
\neuron_state_monitor_samp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \neuron_state_monitor_samp[2]_i_3_n_0\,
      I3 => \^qr\(0),
      O => \^neur_state_monitor\(2)
    );
\neuron_state_monitor_samp[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \neuron_state_monitor_samp_reg[2]_i_13_n_0\,
      I2 => SRAM_reg_1_i_176_n_0,
      I3 => SRAM_reg_1_i_310_n_0,
      I4 => SRAM_reg_1_i_266_n_0,
      I5 => \neuron_state_monitor_samp_reg[2]_i_14_n_0\,
      O => \neuron_state_monitor_samp[2]_i_10_n_0\
    );
\neuron_state_monitor_samp[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5101"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_15_n_0\,
      I1 => \neuron_state_monitor_samp[2]_i_16_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_28_n_0\,
      I3 => SRAM_reg_1_i_310_n_0,
      I4 => \neuron_state_monitor_samp[2]_i_17_n_0\,
      I5 => \neuron_state_monitor_samp[2]_i_18_n_0\,
      O => \neuron_state_monitor_samp[2]_i_11_n_0\
    );
\neuron_state_monitor_samp[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2EEE2FFFFFFFF"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_19_n_0\,
      I1 => SRAM_reg_1_i_257_n_0,
      I2 => SRAM_reg_1_i_310_n_0,
      I3 => SRAM_reg_1_i_307_n_0,
      I4 => \neuron_state_monitor_samp[2]_i_20_n_0\,
      I5 => SRAM_reg_1_26,
      O => \neuron_state_monitor_samp[2]_i_12_n_0\
    );
\neuron_state_monitor_samp[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(81),
      I2 => \^qr\(82),
      I3 => NEUR_STATE(87),
      I4 => \^qr\(29),
      I5 => SRAM_reg_1_i_238_n_0,
      O => \neuron_state_monitor_samp[2]_i_15_n_0\
    );
\neuron_state_monitor_samp[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21030312"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(84),
      I3 => NEUR_STATE(82),
      I4 => NEUR_STATE(83),
      O => \neuron_state_monitor_samp[2]_i_16_n_0\
    );
\neuron_state_monitor_samp[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(47),
      I1 => \^qr\(0),
      O => \neuron_state_monitor_samp[2]_i_17_n_0\
    );
\neuron_state_monitor_samp[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEBBEAAAAAAAA"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_12_n_0\,
      I1 => NEUR_STATE(84),
      I2 => \neuron_state_monitor_samp[2]_i_25_n_0\,
      I3 => \neuron_state_monitor_samp[2]_i_26_n_0\,
      I4 => \^qr\(0),
      I5 => \^qr\(47),
      O => \neuron_state_monitor_samp[2]_i_18_n_0\
    );
\neuron_state_monitor_samp[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F07800000000"
    )
        port map (
      I0 => NEUR_STATE(82),
      I1 => NEUR_STATE(83),
      I2 => NEUR_STATE(84),
      I3 => \^qr\(108),
      I4 => \^qr\(0),
      I5 => NEUR_STATE(81),
      O => \neuron_state_monitor_samp[2]_i_19_n_0\
    );
\neuron_state_monitor_samp[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F808F808F80"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(2),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[2]_i_4_n_0\,
      I4 => \neuron_state_monitor_samp[2]_i_5_n_0\,
      I5 => \neuron_state_monitor_samp[2]_i_6_n_0\,
      O => \neuron_state_monitor_samp[2]_i_2_n_0\
    );
\neuron_state_monitor_samp[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0506"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => NEUR_STATE(82),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(83),
      O => \neuron_state_monitor_samp[2]_i_20_n_0\
    );
\neuron_state_monitor_samp[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"889C88CC88DC88CC"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_27_n_0\,
      I1 => NEUR_STATE(84),
      I2 => NEUR_STATE(83),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(82),
      I5 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[2]_i_21_n_0\
    );
\neuron_state_monitor_samp[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0F0F0505000008"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(85),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      I4 => NEUR_STATE(83),
      I5 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[2]_i_22_n_0\
    );
\neuron_state_monitor_samp[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222333301100000"
    )
        port map (
      I0 => NEUR_STATE(81),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(85),
      I3 => \^qr\(36),
      I4 => \neuron_state_monitor_samp[2]_i_28_n_0\,
      I5 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[2]_i_23_n_0\
    );
\neuron_state_monitor_samp[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006C00C900EC00C8"
    )
        port map (
      I0 => \^qr\(96),
      I1 => NEUR_STATE(84),
      I2 => NEUR_STATE(83),
      I3 => \^qr\(0),
      I4 => NEUR_STATE(82),
      I5 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[2]_i_24_n_0\
    );
\neuron_state_monitor_samp[2]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^qr\(90),
      I1 => \^qr\(0),
      I2 => \^qr\(89),
      O => \neuron_state_monitor_samp[2]_i_25_n_0\
    );
\neuron_state_monitor_samp[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333113133330010"
    )
        port map (
      I0 => NEUR_STATE(83),
      I1 => \^qr\(0),
      I2 => \^qr\(87),
      I3 => NEUR_STATE(82),
      I4 => \^qr\(90),
      I5 => \^qr\(88),
      O => \neuron_state_monitor_samp[2]_i_26_n_0\
    );
\neuron_state_monitor_samp[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^qr\(0),
      I1 => NEUR_STATE(81),
      I2 => \neuron_state_monitor_samp[3]_i_37_n_0\,
      O => \neuron_state_monitor_samp[2]_i_27_n_0\
    );
\neuron_state_monitor_samp[2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => NEUR_STATE(83),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(82),
      O => \neuron_state_monitor_samp[2]_i_28_n_0\
    );
\neuron_state_monitor_samp[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74774744"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_7_n_0\,
      I1 => SRAM_reg_1_i_65_n_0,
      I2 => \^qr\(0),
      I3 => \^qr\(24),
      I4 => \neuron_state_monitor_samp[2]_i_8_n_0\,
      O => \neuron_state_monitor_samp[2]_i_3_n_0\
    );
\neuron_state_monitor_samp[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0B000B000B000B"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_9_n_0\,
      I1 => CO(0),
      I2 => \neuron_state_monitor_samp[0]_i_2_1\,
      I3 => \neuron_state_monitor_samp[0]_i_2_0\,
      I4 => \^qr\(0),
      I5 => \^qr\(72),
      O => \neuron_state_monitor_samp[2]_i_4_n_0\
    );
\neuron_state_monitor_samp[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \neuron_state_monitor_samp_reg[7]\(0),
      I1 => event_inh,
      O => \neuron_state_monitor_samp[2]_i_5_n_0\
    );
\neuron_state_monitor_samp[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry,
      I3 => \^sram_reg_0_30\,
      O => \neuron_state_monitor_samp[2]_i_6_n_0\
    );
\neuron_state_monitor_samp[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077707770777777"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => \neuron_state_monitor_samp[3]_i_17_n_0\,
      I2 => \neuron_state_monitor_samp[2]_i_10_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      I4 => \neuron_state_monitor_samp[2]_i_11_n_0\,
      I5 => \neuron_state_monitor_samp[2]_i_12_n_0\,
      O => \neuron_state_monitor_samp[2]_i_7_n_0\
    );
\neuron_state_monitor_samp[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \^qr\(23),
      I1 => \^qr\(22),
      I2 => \^qr\(29),
      I3 => \^qr\(0),
      I4 => \^qr\(40),
      O => \neuron_state_monitor_samp[2]_i_8_n_0\
    );
\neuron_state_monitor_samp[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B788778874B8787"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry,
      I3 => state_inacc_next0_carry_1,
      I4 => \^qr\(71),
      I5 => state_core_next_i1_carry_i_12_n_0,
      O => \neuron_state_monitor_samp[2]_i_9_n_0\
    );
\neuron_state_monitor_samp[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \^qr\(0),
      I2 => \^qr\(8),
      O => \neuron_state_monitor_samp[3]_i_12_n_0\
    );
\neuron_state_monitor_samp[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0B000700070007"
    )
        port map (
      I0 => state_core_next_i1_carry_i_15_n_0,
      I1 => CO(0),
      I2 => \neuron_state_monitor_samp[0]_i_2_1\,
      I3 => \neuron_state_monitor_samp[0]_i_2_0\,
      I4 => \^qr\(0),
      I5 => \^qr\(73),
      O => \neuron_state_monitor_samp[3]_i_13_n_0\
    );
\neuron_state_monitor_samp[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBB30000077F0000"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry,
      I3 => \^sram_reg_0_30\,
      I4 => \neuron_state_monitor_samp[2]_i_5_n_0\,
      I5 => \^qr\(73),
      O => \neuron_state_monitor_samp[3]_i_14_n_0\
    );
\neuron_state_monitor_samp[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88888888"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => \neuron_state_monitor_samp[3]_i_17_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_18_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_19_n_0\,
      I4 => \neuron_state_monitor_samp[3]_i_20_n_0\,
      I5 => \neuron_state_monitor_samp[3]_i_21_n_0\,
      O => \neuron_state_monitor_samp[3]_i_15_n_0\
    );
\neuron_state_monitor_samp[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => \^qr\(22),
      I1 => \^qr\(23),
      I2 => \^qr\(24),
      I3 => \^qr\(29),
      I4 => \^qr\(0),
      I5 => \^qr\(40),
      O => \neuron_state_monitor_samp[3]_i_16_n_0\
    );
\neuron_state_monitor_samp[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A08"
    )
        port map (
      I0 => \^qr\(28),
      I1 => NEUR_STATE(87),
      I2 => \^qr\(0),
      I3 => \^qr\(81),
      I4 => \^qr\(82),
      O => \neuron_state_monitor_samp[3]_i_17_n_0\
    );
\neuron_state_monitor_samp[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => SRAM_reg_1_26,
      I1 => \neuron_state_monitor_samp_reg[3]_i_22_n_0\,
      I2 => SRAM_reg_1_i_176_n_0,
      I3 => \neuron_state_monitor_samp[3]_i_23_n_0\,
      I4 => SRAM_reg_1_i_266_n_0,
      I5 => \neuron_state_monitor_samp_reg[3]_i_24_n_0\,
      O => \neuron_state_monitor_samp[3]_i_18_n_0\
    );
\neuron_state_monitor_samp[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22002230FFFFFFFF"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_25_n_0\,
      I1 => \^qr\(0),
      I2 => NEUR_STATE(81),
      I3 => \^qr\(40),
      I4 => \neuron_state_monitor_samp[3]_i_26_n_0\,
      I5 => SRAM_reg_1_26,
      O => \neuron_state_monitor_samp[3]_i_19_n_0\
    );
\neuron_state_monitor_samp[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_5_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \neuron_state_monitor_samp[3]_i_6_n_0\,
      I3 => \^qr\(0),
      O => \^neur_state_monitor\(3)
    );
\neuron_state_monitor_samp[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04040400"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_27_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_23_n_0\,
      I2 => \^qr\(47),
      I3 => \neuron_state_monitor_samp[3]_i_28_n_0\,
      I4 => \neuron_state_monitor_samp[3]_i_29_n_0\,
      I5 => \neuron_state_monitor_samp[3]_i_30_n_0\,
      O => \neuron_state_monitor_samp[3]_i_20_n_0\
    );
\neuron_state_monitor_samp[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5155"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_17_n_0\,
      I1 => NEUR_STATE(97),
      I2 => \^qr\(0),
      I3 => SRAM_reg_1_i_238_n_0,
      O => \neuron_state_monitor_samp[3]_i_21_n_0\
    );
\neuron_state_monitor_samp[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => \^qr\(0),
      O => \neuron_state_monitor_samp[3]_i_23_n_0\
    );
\neuron_state_monitor_samp[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF010000FFFEFF"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => NEUR_STATE(83),
      I2 => NEUR_STATE(82),
      I3 => SRAM_reg_1_i_307_n_0,
      I4 => \^qr\(0),
      I5 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[3]_i_25_n_0\
    );
\neuron_state_monitor_samp[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2130303030303030"
    )
        port map (
      I0 => \^qr\(108),
      I1 => \^qr\(0),
      I2 => NEUR_STATE(85),
      I3 => NEUR_STATE(82),
      I4 => NEUR_STATE(83),
      I5 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[3]_i_26_n_0\
    );
\neuron_state_monitor_samp[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^qr\(29),
      I1 => NEUR_STATE(87),
      I2 => \^qr\(82),
      I3 => \^qr\(81),
      I4 => \^qr\(0),
      O => \neuron_state_monitor_samp[3]_i_27_n_0\
    );
\neuron_state_monitor_samp[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF478B74B8"
    )
        port map (
      I0 => SRAM_reg_1_i_246_n_0,
      I1 => SRAM_reg_1_i_247_n_0,
      I2 => SRAM_reg_1_i_248_n_0,
      I3 => SRAM_reg_1_i_249_n_0,
      I4 => \neuron_state_monitor_samp[1]_i_11_0\,
      I5 => SRAM_reg_1_i_259_n_0,
      O => \neuron_state_monitor_samp[3]_i_28_n_0\
    );
\neuron_state_monitor_samp[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => NEUR_STATE(83),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(82),
      O => \neuron_state_monitor_samp[3]_i_29_n_0\
    );
\neuron_state_monitor_samp[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBBBBEAAAAAAAA"
    )
        port map (
      I0 => \neuron_state_monitor_samp[1]_i_12_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_35_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_36_n_0\,
      I3 => SRAM_reg_1_i_185_n_0,
      I4 => \neuron_state_monitor_samp[3]_i_23_n_0\,
      I5 => \neuron_state_monitor_samp[2]_i_17_n_0\,
      O => \neuron_state_monitor_samp[3]_i_30_n_0\
    );
\neuron_state_monitor_samp[3]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33320000"
    )
        port map (
      I0 => NEUR_STATE(81),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[3]_i_37_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_29_n_0\,
      I4 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[3]_i_31_n_0\
    );
\neuron_state_monitor_samp[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A08020A0A0A"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => NEUR_STATE(82),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(83),
      I4 => NEUR_STATE(84),
      I5 => \^qr\(96),
      O => \neuron_state_monitor_samp[3]_i_32_n_0\
    );
\neuron_state_monitor_samp[3]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32331000"
    )
        port map (
      I0 => NEUR_STATE(81),
      I1 => \^qr\(0),
      I2 => \^qr\(36),
      I3 => \neuron_state_monitor_samp[3]_i_38_n_0\,
      I4 => NEUR_STATE(85),
      O => \neuron_state_monitor_samp[3]_i_33_n_0\
    );
\neuron_state_monitor_samp[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020A0A0A0A0A0A08"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => NEUR_STATE(82),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(83),
      I4 => NEUR_STATE(84),
      I5 => \^qr\(96),
      O => \neuron_state_monitor_samp[3]_i_34_n_0\
    );
\neuron_state_monitor_samp[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF000E"
    )
        port map (
      I0 => \^qr\(89),
      I1 => \^qr\(90),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(84),
      I4 => \neuron_state_monitor_samp[2]_i_26_n_0\,
      O => \neuron_state_monitor_samp[3]_i_35_n_0\
    );
\neuron_state_monitor_samp[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(90),
      I1 => \^qr\(0),
      O => \neuron_state_monitor_samp[3]_i_36_n_0\
    );
\neuron_state_monitor_samp[3]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => SRAM_reg_1_i_183_n_0,
      I1 => \^sram_reg_1_10\,
      I2 => \^qr\(35),
      O => \neuron_state_monitor_samp[3]_i_37_n_0\
    );
\neuron_state_monitor_samp[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => NEUR_STATE(82),
      I1 => NEUR_STATE(83),
      I2 => \^qr\(0),
      I3 => NEUR_STATE(84),
      O => \neuron_state_monitor_samp[3]_i_38_n_0\
    );
\neuron_state_monitor_samp[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(3),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[3]_i_13_n_0\,
      I4 => \neuron_state_monitor_samp[3]_i_14_n_0\,
      O => \neuron_state_monitor_samp[3]_i_5_n_0\
    );
\neuron_state_monitor_samp[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_15_n_0\,
      I1 => SRAM_reg_1_i_65_n_0,
      I2 => \neuron_state_monitor_samp[3]_i_16_n_0\,
      O => \neuron_state_monitor_samp[3]_i_6_n_0\
    );
\neuron_state_monitor_samp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \neuron_state_monitor_samp[4]_i_2_n_0\,
      I2 => SRAM_reg_1_29(0),
      O => SRAM_reg_0_36
    );
\neuron_state_monitor_samp[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(4),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[4]_i_3_n_0\,
      I4 => \neuron_state_monitor_samp[4]_i_4_n_0\,
      O => \neuron_state_monitor_samp[4]_i_2_n_0\
    );
\neuron_state_monitor_samp[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF07000B000B000B"
    )
        port map (
      I0 => state_core_next_i1_carry_i_10_n_0,
      I1 => CO(0),
      I2 => \neuron_state_monitor_samp[0]_i_2_1\,
      I3 => \neuron_state_monitor_samp[0]_i_2_0\,
      I4 => \^qr\(0),
      I5 => \^qr\(74),
      O => \neuron_state_monitor_samp[4]_i_3_n_0\
    );
\neuron_state_monitor_samp[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_5_n_0\,
      I1 => \i__carry_i_9__0_n_0\,
      I2 => \^qr\(0),
      I3 => \^qr\(74),
      O => \neuron_state_monitor_samp[4]_i_4_n_0\
    );
\neuron_state_monitor_samp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \neuron_state_monitor_samp[5]_i_2_n_0\,
      I2 => SRAM_reg_1_29(0),
      O => SRAM_reg_0_35
    );
\neuron_state_monitor_samp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(5),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[5]_i_3_n_0\,
      I4 => \neuron_state_monitor_samp[5]_i_4_n_0\,
      O => \neuron_state_monitor_samp[5]_i_2_n_0\
    );
\neuron_state_monitor_samp[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007F0000008F"
    )
        port map (
      I0 => \neuron_state_monitor_samp[5]_i_5_n_0\,
      I1 => state_core_next_i1_carry_i_10_n_0,
      I2 => CO(0),
      I3 => \neuron_state_monitor_samp[0]_i_2_1\,
      I4 => \neuron_state_monitor_samp[0]_i_2_0\,
      I5 => \neuron_state_monitor_samp[5]_i_6_n_0\,
      O => \neuron_state_monitor_samp[5]_i_3_n_0\
    );
\neuron_state_monitor_samp[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2880888"
    )
        port map (
      I0 => \neuron_state_monitor_samp[2]_i_5_n_0\,
      I1 => \i__carry_i_9__0_n_0\,
      I2 => \^qr\(74),
      I3 => \^qr\(0),
      I4 => \^qr\(75),
      O => \neuron_state_monitor_samp[5]_i_4_n_0\
    );
\neuron_state_monitor_samp[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(74),
      O => \neuron_state_monitor_samp[5]_i_5_n_0\
    );
\neuron_state_monitor_samp[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(75),
      O => \neuron_state_monitor_samp[5]_i_6_n_0\
    );
\neuron_state_monitor_samp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \neuron_state_monitor_samp[6]_i_2_n_0\,
      I2 => SRAM_reg_1_29(0),
      O => SRAM_reg_0_34
    );
\neuron_state_monitor_samp[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8F8F80"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(6),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      I2 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I3 => \neuron_state_monitor_samp[6]_i_3_n_0\,
      I4 => \neuron_state_monitor_samp[6]_i_4_n_0\,
      O => \neuron_state_monitor_samp[6]_i_2_n_0\
    );
\neuron_state_monitor_samp[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF07000B000B000B"
    )
        port map (
      I0 => state_core_next_i1_carry_i_9_n_0,
      I1 => CO(0),
      I2 => \neuron_state_monitor_samp[0]_i_2_1\,
      I3 => \neuron_state_monitor_samp[0]_i_2_0\,
      I4 => \^qr\(0),
      I5 => \^qr\(76),
      O => \neuron_state_monitor_samp[6]_i_3_n_0\
    );
\neuron_state_monitor_samp[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE60000222A0000"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      I4 => \neuron_state_monitor_samp[2]_i_5_n_0\,
      I5 => \^qr\(76),
      O => \neuron_state_monitor_samp[6]_i_4_n_0\
    );
\neuron_state_monitor_samp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \neuron_state_monitor_samp[7]_i_2_n_0\,
      I2 => SRAM_reg_1_29(0),
      O => SRAM_reg_0_33
    );
\neuron_state_monitor_samp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0CAAFCAA0CAA0C"
    )
        port map (
      I0 => \neuron_state_monitor_samp[7]_i_3_n_0\,
      I1 => \neuron_state_monitor_samp[7]_i_4_n_0\,
      I2 => event_inh,
      I3 => \neuron_state_monitor_samp[3]_i_12_n_0\,
      I4 => \neuron_state_monitor_samp[7]_i_5_n_0\,
      I5 => \neuron_state_monitor_samp_reg[7]\(0),
      O => \neuron_state_monitor_samp[7]_i_2_n_0\
    );
\neuron_state_monitor_samp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \lif_neuron_0/state_leak\(7),
      I1 => \neuron_state_monitor_samp_reg[1]\(0),
      O => \neuron_state_monitor_samp[7]_i_3_n_0\
    );
\neuron_state_monitor_samp[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF111151111111"
    )
        port map (
      I0 => SRAM_reg_1_63,
      I1 => CO(0),
      I2 => state_core_next_i1_carry_i_9_n_0,
      I3 => \^qr\(76),
      I4 => \^qr\(0),
      I5 => \^qr\(77),
      O => \neuron_state_monitor_samp[7]_i_4_n_0\
    );
\neuron_state_monitor_samp[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111DDDD1119DDD5"
    )
        port map (
      I0 => \i__carry_i_9__0_n_0\,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      I4 => \^qr\(77),
      I5 => \^qr\(76),
      O => \neuron_state_monitor_samp[7]_i_5_n_0\
    );
\neuron_state_monitor_samp_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \neuron_state_monitor_samp[0]_i_15_n_0\,
      I1 => \neuron_state_monitor_samp[0]_i_16_n_0\,
      O => \neuron_state_monitor_samp_reg[0]_i_12_n_0\,
      S => SRAM_reg_1_i_257_n_0
    );
\neuron_state_monitor_samp_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \neuron_state_monitor_samp[1]_i_19_n_0\,
      I1 => \neuron_state_monitor_samp[1]_i_20_n_0\,
      O => \neuron_state_monitor_samp_reg[1]_i_14_n_0\,
      S => SRAM_reg_1_i_257_n_0
    );
\neuron_state_monitor_samp_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \neuron_state_monitor_samp[2]_i_21_n_0\,
      I1 => \neuron_state_monitor_samp[2]_i_22_n_0\,
      O => \neuron_state_monitor_samp_reg[2]_i_13_n_0\,
      S => SRAM_reg_1_i_257_n_0
    );
\neuron_state_monitor_samp_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \neuron_state_monitor_samp[2]_i_23_n_0\,
      I1 => \neuron_state_monitor_samp[2]_i_24_n_0\,
      O => \neuron_state_monitor_samp_reg[2]_i_14_n_0\,
      S => SRAM_reg_1_i_257_n_0
    );
\neuron_state_monitor_samp_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \neuron_state_monitor_samp[3]_i_31_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_32_n_0\,
      O => \neuron_state_monitor_samp_reg[3]_i_22_n_0\,
      S => SRAM_reg_1_i_257_n_0
    );
\neuron_state_monitor_samp_reg[3]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \neuron_state_monitor_samp[3]_i_33_n_0\,
      I1 => \neuron_state_monitor_samp[3]_i_34_n_0\,
      O => \neuron_state_monitor_samp_reg[3]_i_24_n_0\,
      S => SRAM_reg_1_i_257_n_0
    );
\spi_shift_reg_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[12]_i_4_n_0\,
      I1 => \spi_shift_reg_out[12]_i_5_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[12]_i_6_n_0\,
      I5 => \spi_shift_reg_out[12]_i_7_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]\
    );
\spi_shift_reg_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(80),
      I1 => NEUR_STATE(112),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(16),
      I5 => \^qr\(48),
      O => \spi_shift_reg_out[12]_i_4_n_0\
    );
\spi_shift_reg_out[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(82),
      I1 => \^qr\(104),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(24),
      I5 => \^qr\(56),
      O => \spi_shift_reg_out[12]_i_5_n_0\
    );
\spi_shift_reg_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(64),
      I1 => NEUR_STATE(96),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(0),
      I5 => \^qr\(32),
      O => \spi_shift_reg_out[12]_i_6_n_0\
    );
\spi_shift_reg_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(94),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(8),
      I5 => \^qr\(40),
      O => \spi_shift_reg_out[12]_i_7_n_0\
    );
\spi_shift_reg_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[13]_i_5_n_0\,
      I1 => \spi_shift_reg_out[13]_i_6_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[13]_i_7_n_0\,
      I5 => \spi_shift_reg_out[13]_i_8_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_0\
    );
\spi_shift_reg_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => NEUR_STATE(81),
      I1 => NEUR_STATE(113),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(17),
      I5 => \^qr\(49),
      O => \spi_shift_reg_out[13]_i_5_n_0\
    );
\spi_shift_reg_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(83),
      I1 => \^qr\(105),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(25),
      I5 => \^qr\(57),
      O => \spi_shift_reg_out[13]_i_6_n_0\
    );
\spi_shift_reg_out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(65),
      I1 => NEUR_STATE(97),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(1),
      I5 => \^qr\(33),
      O => \spi_shift_reg_out[13]_i_7_n_0\
    );
\spi_shift_reg_out[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \^qr\(95),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(9),
      I5 => \^qr\(41),
      O => \spi_shift_reg_out[13]_i_8_n_0\
    );
\spi_shift_reg_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[14]_i_5_n_0\,
      I1 => \spi_shift_reg_out[14]_i_6_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[14]_i_7_n_0\,
      I5 => \spi_shift_reg_out[14]_i_8_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_1\
    );
\spi_shift_reg_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => NEUR_STATE(82),
      I1 => \^qr\(102),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(18),
      I5 => \^qr\(50),
      O => \spi_shift_reg_out[14]_i_5_n_0\
    );
\spi_shift_reg_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(84),
      I1 => \^qr\(106),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(26),
      I5 => \^qr\(58),
      O => \spi_shift_reg_out[14]_i_6_n_0\
    );
\spi_shift_reg_out[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(66),
      I1 => NEUR_STATE(98),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(2),
      I5 => \^qr\(34),
      O => \spi_shift_reg_out[14]_i_7_n_0\
    );
\spi_shift_reg_out[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(96),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(10),
      I5 => \^qr\(42),
      O => \spi_shift_reg_out[14]_i_8_n_0\
    );
\spi_shift_reg_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[15]_i_5_n_0\,
      I1 => \spi_shift_reg_out[15]_i_6_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[15]_i_7_n_0\,
      I5 => \spi_shift_reg_out[15]_i_8_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_2\
    );
\spi_shift_reg_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => NEUR_STATE(83),
      I1 => \^qr\(103),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(19),
      I5 => \^qr\(51),
      O => \spi_shift_reg_out[15]_i_5_n_0\
    );
\spi_shift_reg_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(85),
      I1 => \^qr\(107),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(27),
      I5 => \^qr\(59),
      O => \spi_shift_reg_out[15]_i_6_n_0\
    );
\spi_shift_reg_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(67),
      I1 => \^qr\(90),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(3),
      I5 => \^qr\(35),
      O => \spi_shift_reg_out[15]_i_7_n_0\
    );
\spi_shift_reg_out[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(97),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(11),
      I5 => \^qr\(43),
      O => \spi_shift_reg_out[15]_i_8_n_0\
    );
\spi_shift_reg_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[16]_i_5_n_0\,
      I1 => \spi_shift_reg_out[16]_i_6_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[16]_i_7_n_0\,
      I5 => \spi_shift_reg_out[16]_i_8_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_3\
    );
\spi_shift_reg_out[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => NEUR_STATE(84),
      I1 => NEUR_STATE(116),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(20),
      I5 => \^qr\(52),
      O => \spi_shift_reg_out[16]_i_5_n_0\
    );
\spi_shift_reg_out[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(86),
      I1 => \^qr\(108),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(28),
      I5 => \^qr\(60),
      O => \spi_shift_reg_out[16]_i_6_n_0\
    );
\spi_shift_reg_out[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(68),
      I1 => \^qr\(91),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(4),
      I5 => \^qr\(36),
      O => \spi_shift_reg_out[16]_i_7_n_0\
    );
\spi_shift_reg_out[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(98),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(12),
      I5 => \^qr\(44),
      O => \spi_shift_reg_out[16]_i_8_n_0\
    );
\spi_shift_reg_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[17]_i_5_n_0\,
      I1 => \spi_shift_reg_out[17]_i_6_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[17]_i_7_n_0\,
      I5 => \spi_shift_reg_out[17]_i_8_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_4\
    );
\spi_shift_reg_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => NEUR_STATE(85),
      I1 => NEUR_STATE(117),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(21),
      I5 => \^qr\(53),
      O => \spi_shift_reg_out[17]_i_5_n_0\
    );
\spi_shift_reg_out[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(87),
      I1 => \^qr\(109),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(29),
      I5 => \^qr\(61),
      O => \spi_shift_reg_out[17]_i_6_n_0\
    );
\spi_shift_reg_out[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(69),
      I1 => \^qr\(92),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(5),
      I5 => \^qr\(37),
      O => \spi_shift_reg_out[17]_i_7_n_0\
    );
\spi_shift_reg_out[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(77),
      I1 => \^qr\(99),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(13),
      I5 => \^qr\(45),
      O => \spi_shift_reg_out[17]_i_8_n_0\
    );
\spi_shift_reg_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[18]_i_5_n_0\,
      I1 => \spi_shift_reg_out[18]_i_6_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[18]_i_7_n_0\,
      I5 => \spi_shift_reg_out[18]_i_8_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_5\
    );
\spi_shift_reg_out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(81),
      I1 => NEUR_STATE(118),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(22),
      I5 => \^qr\(54),
      O => \spi_shift_reg_out[18]_i_5_n_0\
    );
\spi_shift_reg_out[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(88),
      I1 => \^qr\(110),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(30),
      I5 => \^qr\(62),
      O => \spi_shift_reg_out[18]_i_6_n_0\
    );
\spi_shift_reg_out[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(93),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(6),
      I5 => \^qr\(38),
      O => \spi_shift_reg_out[18]_i_7_n_0\
    );
\spi_shift_reg_out[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(100),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(14),
      I5 => \^qr\(46),
      O => \spi_shift_reg_out[18]_i_8_n_0\
    );
\spi_shift_reg_out[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(71),
      I1 => NEUR_STATE(103),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(7),
      I5 => \^qr\(39),
      O => \spi_shift_reg_out[19]_i_10_n_0\
    );
\spi_shift_reg_out[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(79),
      I1 => \^qr\(101),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(15),
      I5 => \^qr\(47),
      O => \spi_shift_reg_out[19]_i_11_n_0\
    );
\spi_shift_reg_out[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \spi_shift_reg_out[19]_i_8_n_0\,
      I1 => \spi_shift_reg_out[19]_i_9_n_0\,
      I2 => \spi_shift_reg_out[12]_i_3_0\(1),
      I3 => \spi_shift_reg_out[12]_i_3_0\(0),
      I4 => \spi_shift_reg_out[19]_i_10_n_0\,
      I5 => \spi_shift_reg_out[19]_i_11_n_0\,
      O => \CTRL_SPI_ADDR_reg[9]_6\
    );
\spi_shift_reg_out[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => NEUR_STATE(87),
      I1 => NEUR_STATE(119),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(23),
      I5 => \^qr\(55),
      O => \spi_shift_reg_out[19]_i_8_n_0\
    );
\spi_shift_reg_out[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^qr\(89),
      I1 => \^qr\(111),
      I2 => \spi_shift_reg_out[12]_i_3_0\(3),
      I3 => \spi_shift_reg_out[12]_i_3_0\(2),
      I4 => \^qr\(31),
      I5 => \^qr\(63),
      O => \spi_shift_reg_out[19]_i_9_n_0\
    );
spike_out_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7370F770"
    )
        port map (
      I0 => \^qr\(16),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[7]_i_2_n_0\,
      I3 => \neuron_state_monitor_samp[6]_i_2_n_0\,
      I4 => \^qr\(15),
      O => SRAM_reg_0_56(3)
    );
spike_out_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7370F770"
    )
        port map (
      I0 => \^qr\(14),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[5]_i_2_n_0\,
      I3 => \neuron_state_monitor_samp[4]_i_2_n_0\,
      I4 => \^qr\(13),
      O => SRAM_reg_0_56(2)
    );
spike_out_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7370F770"
    )
        port map (
      I0 => \^qr\(12),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[3]_i_5_n_0\,
      I3 => \neuron_state_monitor_samp[2]_i_2_n_0\,
      I4 => \^qr\(11),
      O => SRAM_reg_0_56(1)
    );
spike_out_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0707377F"
    )
        port map (
      I0 => \^qr\(10),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[1]_i_2_n_0\,
      I3 => \^qr\(9),
      I4 => \neuron_state_monitor_samp[0]_i_2_n_0\,
      O => SRAM_reg_0_56(0)
    );
spike_out_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84030087"
    )
        port map (
      I0 => \^qr\(16),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[7]_i_2_n_0\,
      I3 => \neuron_state_monitor_samp[6]_i_2_n_0\,
      I4 => \^qr\(15),
      O => SRAM_reg_0_26(3)
    );
spike_out_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84030087"
    )
        port map (
      I0 => \^qr\(14),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[5]_i_2_n_0\,
      I3 => \neuron_state_monitor_samp[4]_i_2_n_0\,
      I4 => \^qr\(13),
      O => SRAM_reg_0_26(2)
    );
spike_out_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84030087"
    )
        port map (
      I0 => \^qr\(12),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[3]_i_5_n_0\,
      I3 => \neuron_state_monitor_samp[2]_i_2_n_0\,
      I4 => \^qr\(11),
      O => SRAM_reg_0_26(1)
    );
spike_out_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30487800"
    )
        port map (
      I0 => \^qr\(10),
      I1 => \^qr\(0),
      I2 => \neuron_state_monitor_samp[1]_i_2_n_0\,
      I3 => \neuron_state_monitor_samp[0]_i_2_n_0\,
      I4 => \^qr\(9),
      O => SRAM_reg_0_26(0)
    );
state_core_next_i1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => state_core_next_i1_carry_i_9_n_0,
      I1 => \^qr\(77),
      I2 => \^qr\(76),
      O => DI(3)
    );
state_core_next_i1_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \^qr\(0),
      I2 => state_core_next_i1_carry_i_15_n_0,
      O => state_core_next_i1_carry_i_10_n_0
    );
state_core_next_i1_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      I2 => state_inacc_next0_carry_0,
      O => state_core_next_i1_carry_i_12_n_0
    );
state_core_next_i1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFFFFF0A0F2ABF"
    )
        port map (
      I0 => state_inacc_next0_carry_1,
      I1 => \^qr\(71),
      I2 => \^qr\(0),
      I3 => state_core_next_i1_carry_i_12_n_0,
      I4 => \^qr\(72),
      I5 => state_inacc_next0_carry,
      O => state_core_next_i1_carry_i_15_n_0
    );
state_core_next_i1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => state_core_next_i1_carry_i_10_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      O => DI(2)
    );
state_core_next_i1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D540FFFF"
    )
        port map (
      I0 => state_inacc_next0_carry_1,
      I1 => \^qr\(71),
      I2 => \^qr\(0),
      I3 => state_core_next_i1_carry_i_12_n_0,
      I4 => state_inacc_next0_carry,
      I5 => state_core_next_i1_carry_i_10_n_0,
      O => DI(1)
    );
state_core_next_i1_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00152ABF"
    )
        port map (
      I0 => state_inacc_next0_carry_1,
      I1 => \^qr\(71),
      I2 => \^qr\(0),
      I3 => state_core_next_i1_carry_i_12_n_0,
      I4 => state_inacc_next0_carry_0,
      O => DI(0)
    );
state_core_next_i1_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_core_next_i1_carry_i_9_n_0,
      O => S(2)
    );
state_core_next_i1_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_core_next_i1_carry_i_10_n_0,
      O => S(1)
    );
state_core_next_i1_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2ABF0000"
    )
        port map (
      I0 => state_inacc_next0_carry_1,
      I1 => \^qr\(71),
      I2 => \^qr\(0),
      I3 => state_core_next_i1_carry_i_12_n_0,
      I4 => state_inacc_next0_carry,
      O => S(0)
    );
state_core_next_i1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_core_next_i1_carry_i_10_n_0,
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      I3 => \^qr\(74),
      O => state_core_next_i1_carry_i_9_n_0
    );
\state_inacc_next0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(0),
      O => SRAM_reg_1_22(2)
    );
\state_inacc_next0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(0),
      O => SRAM_reg_1_22(1)
    );
\state_inacc_next0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(0),
      O => SRAM_reg_1_22(0)
    );
\state_inacc_next0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(0),
      I2 => \^qr\(77),
      O => SRAM_reg_1_3(3)
    );
\state_inacc_next0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(0),
      I2 => \^qr\(76),
      O => SRAM_reg_1_3(2)
    );
\state_inacc_next0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(0),
      I2 => \^qr\(75),
      O => SRAM_reg_1_3(1)
    );
\state_inacc_next0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => event_inh,
      I1 => \^qr\(0),
      I2 => \^qr\(74),
      O => SRAM_reg_1_3(0)
    );
\state_inacc_next0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(0),
      O => SRAM_reg_1_23(1)
    );
\state_inacc_next0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(77),
      I1 => \^qr\(0),
      O => SRAM_reg_1_23(0)
    );
\state_inacc_next0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(80),
      I1 => \^qr\(0),
      I2 => \^qr\(79),
      O => SRAM_reg_1_5(2)
    );
\state_inacc_next0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(0),
      I2 => \^qr\(79),
      O => SRAM_reg_1_5(1)
    );
\state_inacc_next0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(77),
      I1 => \^qr\(0),
      I2 => \^qr\(78),
      O => SRAM_reg_1_5(0)
    );
state_inacc_next0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      O => SRAM_reg_1_21(2)
    );
state_inacc_next0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(71),
      I1 => \^qr\(0),
      O => SRAM_reg_1_21(1)
    );
state_inacc_next0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      O => SRAM_reg_1_21(0)
    );
state_inacc_next0_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => event_inh,
      I1 => \^qr\(0),
      I2 => \^qr\(73),
      O => SRAM_reg_0_64(3)
    );
state_inacc_next0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(72),
      I2 => event_inh,
      I3 => state_inacc_next0_carry,
      O => SRAM_reg_0_64(2)
    );
state_inacc_next0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(71),
      I2 => event_inh,
      I3 => state_inacc_next0_carry_1,
      O => SRAM_reg_0_64(1)
    );
state_inacc_next0_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(70),
      I2 => event_inh,
      I3 => state_inacc_next0_carry_0,
      O => SRAM_reg_0_64(0)
    );
\state_inacc_next1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(8),
      I1 => \^qr\(0),
      O => SRAM_reg_0_61(3)
    );
\state_inacc_next1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(0),
      O => SRAM_reg_0_61(2)
    );
\state_inacc_next1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(0),
      O => SRAM_reg_0_61(1)
    );
\state_inacc_next1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(0),
      O => SRAM_reg_0_61(0)
    );
\state_inacc_next1_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^qr\(8),
      I1 => \^qr\(0),
      I2 => \^qr\(77),
      O => SRAM_reg_0_65(3)
    );
\state_inacc_next1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(76),
      I1 => \^qr\(7),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_0_65(2)
    );
\state_inacc_next1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(75),
      I1 => \^qr\(6),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_0_65(1)
    );
\state_inacc_next1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(74),
      I1 => \^qr\(5),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_0_65(0)
    );
\state_inacc_next1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(0),
      O => SRAM_reg_1_19(1)
    );
\state_inacc_next1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^qr\(0),
      I1 => \^qr\(78),
      O => SRAM_reg_1_19(0)
    );
\state_inacc_next1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(80),
      I1 => \^qr\(0),
      I2 => \^qr\(79),
      O => SRAM_reg_1_4(2)
    );
\state_inacc_next1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^qr\(78),
      I1 => \^qr\(0),
      I2 => \^qr\(79),
      O => SRAM_reg_1_4(1)
    );
\state_inacc_next1_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^qr\(8),
      I1 => \^qr\(0),
      I2 => \^qr\(78),
      O => SRAM_reg_1_4(0)
    );
state_inacc_next1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(8),
      I1 => \^qr\(0),
      O => param_leak_en03_out
    );
state_inacc_next1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \^qr\(0),
      O => SRAM_reg_1_20(3)
    );
state_inacc_next1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(0),
      O => SRAM_reg_1_20(2)
    );
state_inacc_next1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(71),
      I1 => \^qr\(0),
      O => SRAM_reg_1_20(1)
    );
state_inacc_next1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(0),
      O => SRAM_reg_1_20(0)
    );
state_inacc_next1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(73),
      I1 => \^qr\(4),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_1_25(3)
    );
state_inacc_next1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(72),
      I1 => \^qr\(3),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_1_25(2)
    );
state_inacc_next1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(71),
      I1 => \^qr\(2),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_1_25(1)
    );
state_inacc_next1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => \^qr\(70),
      I1 => \^qr\(1),
      I2 => \^qr\(8),
      I3 => \^qr\(0),
      O => SRAM_reg_1_25(0)
    );
v_down_next2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCD0000CF000000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[6]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \neuron_state_monitor_samp[7]_i_2_n_0\,
      I3 => \^qr\(25),
      I4 => \^qr\(0),
      I5 => \^qr\(24),
      O => SRAM_reg_0_27(3)
    );
v_down_next2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCD0000DD000000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[5]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \neuron_state_monitor_samp[4]_i_2_n_0\,
      I3 => \^qr\(23),
      I4 => \^qr\(0),
      I5 => \^qr\(22),
      O => SRAM_reg_0_27(2)
    );
v_down_next2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCD0000DD000000"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_5_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \neuron_state_monitor_samp[2]_i_2_n_0\,
      I3 => \^qr\(21),
      I4 => \^qr\(0),
      I5 => \^qr\(20),
      O => SRAM_reg_0_27(1)
    );
v_down_next2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEA0000FA000000"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => \neuron_state_monitor_samp[0]_i_2_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_2_n_0\,
      I3 => \^qr\(19),
      I4 => \^qr\(0),
      I5 => \^qr\(18),
      O => SRAM_reg_0_27(0)
    );
v_down_next2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21CC00DD0CCC2DDD"
    )
        port map (
      I0 => \neuron_state_monitor_samp[7]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \^qr\(25),
      I3 => \^qr\(0),
      I4 => \neuron_state_monitor_samp[6]_i_2_n_0\,
      I5 => \^qr\(24),
      O => SRAM_reg_0_32(3)
    );
v_down_next2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21CC00DD0CCC2DDD"
    )
        port map (
      I0 => \neuron_state_monitor_samp[5]_i_2_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \^qr\(23),
      I3 => \^qr\(0),
      I4 => \neuron_state_monitor_samp[4]_i_2_n_0\,
      I5 => \^qr\(22),
      O => SRAM_reg_0_32(2)
    );
v_down_next2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21CC00DD0CCC2DDD"
    )
        port map (
      I0 => \neuron_state_monitor_samp[3]_i_5_n_0\,
      I1 => SRAM_reg_1_29(0),
      I2 => \^qr\(21),
      I3 => \^qr\(0),
      I4 => \neuron_state_monitor_samp[2]_i_2_n_0\,
      I5 => \^qr\(20),
      O => SRAM_reg_0_32(1)
    );
v_down_next2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110EAEA04EAEAEA"
    )
        port map (
      I0 => SRAM_reg_1_29(0),
      I1 => \neuron_state_monitor_samp[0]_i_2_n_0\,
      I2 => \neuron_state_monitor_samp[1]_i_2_n_0\,
      I3 => \^qr\(19),
      I4 => \^qr\(0),
      I5 => \^qr\(18),
      O => SRAM_reg_0_32(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_SRAM_8192x32_wrapper is
  port (
    SRAM_reg_3_0 : out STD_LOGIC;
    Qr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SRAM_reg_3_1 : out STD_LOGIC;
    SRAM_reg_3_2 : out STD_LOGIC;
    SRAM_reg_3_3 : out STD_LOGIC;
    SRAM_reg_2_0 : out STD_LOGIC;
    SRAM_reg_2_1 : out STD_LOGIC;
    SRAM_reg_2_2 : out STD_LOGIC;
    SRAM_reg_2_3 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    state_core_next_i1_carry_i_11_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \spi_shift_reg_out_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_inacc_next0_carry_i_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_NEURMEM_ADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SPI_PROPAGATE_UNMAPPED_SYN : in STD_LOGIC;
    state_core_next_i1_carry_i_13_0 : in STD_LOGIC;
    \state_core_next_i1_inferred__0/i__carry\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CTRL_SYNARRAY_CS : in STD_LOGIC;
    CTRL_SYNARRAY_ADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_3_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    WE : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_SRAM_8192x32_wrapper;

architecture STRUCTURE of ODIN_design_ODIN_0_0_SRAM_8192x32_wrapper is
  signal \^fsm_sequential_state_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_1\ : STD_LOGIC;
  signal \^qr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state_core_next_i1_carry_i_17_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_18_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_19_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_21_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_22_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_24_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_25_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_27_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_28_n_0 : STD_LOGIC;
  signal NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SRAM_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SRAM_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_SRAM_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SRAM_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRAM_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SRAM_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of SRAM_reg_0 : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of SRAM_reg_0 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of SRAM_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of SRAM_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of SRAM_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of SRAM_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of SRAM_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of SRAM_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_1 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_1 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_1";
  attribute RTL_RAM_TYPE of SRAM_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_1 : label is 0;
  attribute ram_addr_end of SRAM_reg_1 : label is 8191;
  attribute ram_offset of SRAM_reg_1 : label is 0;
  attribute ram_slice_begin of SRAM_reg_1 : label is 4;
  attribute ram_slice_end of SRAM_reg_1 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_2 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_2 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_2 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_2";
  attribute RTL_RAM_TYPE of SRAM_reg_2 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_2 : label is 0;
  attribute ram_addr_end of SRAM_reg_2 : label is 8191;
  attribute ram_offset of SRAM_reg_2 : label is 0;
  attribute ram_slice_begin of SRAM_reg_2 : label is 8;
  attribute ram_slice_end of SRAM_reg_2 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_3 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_3 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_3 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_3";
  attribute RTL_RAM_TYPE of SRAM_reg_3 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_3 : label is 0;
  attribute ram_addr_end of SRAM_reg_3 : label is 8191;
  attribute ram_offset of SRAM_reg_3 : label is 0;
  attribute ram_slice_begin of SRAM_reg_3 : label is 12;
  attribute ram_slice_end of SRAM_reg_3 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_4 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_4 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_4 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_4";
  attribute RTL_RAM_TYPE of SRAM_reg_4 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_4 : label is 0;
  attribute ram_addr_end of SRAM_reg_4 : label is 8191;
  attribute ram_offset of SRAM_reg_4 : label is 0;
  attribute ram_slice_begin of SRAM_reg_4 : label is 16;
  attribute ram_slice_end of SRAM_reg_4 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_5 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_5 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_5 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_5";
  attribute RTL_RAM_TYPE of SRAM_reg_5 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_5 : label is 0;
  attribute ram_addr_end of SRAM_reg_5 : label is 8191;
  attribute ram_offset of SRAM_reg_5 : label is 0;
  attribute ram_slice_begin of SRAM_reg_5 : label is 20;
  attribute ram_slice_end of SRAM_reg_5 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_6 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_6 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_6 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_6";
  attribute RTL_RAM_TYPE of SRAM_reg_6 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_6 : label is 0;
  attribute ram_addr_end of SRAM_reg_6 : label is 8191;
  attribute ram_offset of SRAM_reg_6 : label is 0;
  attribute ram_slice_begin of SRAM_reg_6 : label is 24;
  attribute ram_slice_end of SRAM_reg_6 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SRAM_reg_7 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of SRAM_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SRAM_reg_7 : label is 262144;
  attribute RTL_RAM_NAME of SRAM_reg_7 : label is "inst/synaptic_core_0/synarray_0/SRAM_reg_7";
  attribute RTL_RAM_TYPE of SRAM_reg_7 : label is "RAM_SP";
  attribute ram_addr_begin of SRAM_reg_7 : label is 0;
  attribute ram_addr_end of SRAM_reg_7 : label is 8191;
  attribute ram_offset of SRAM_reg_7 : label is 0;
  attribute ram_slice_begin of SRAM_reg_7 : label is 28;
  attribute ram_slice_end of SRAM_reg_7 : label is 31;
begin
  \FSM_sequential_state_reg[0]\ <= \^fsm_sequential_state_reg[0]\;
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
  \FSM_sequential_state_reg[0]_1\ <= \^fsm_sequential_state_reg[0]_1\;
  Qr(31 downto 0) <= \^qr\(31 downto 0);
SRAM_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(3 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(3 downto 0),
      DOBDO(31 downto 0) => NLW_SRAM_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\SRAM_reg_0_i_99__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_1\,
      O => state_core_next_i1_carry_i_11_0(0)
    );
SRAM_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(7 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(7 downto 4),
      DOBDO(31 downto 0) => NLW_SRAM_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => SRAM_reg_1_0(0),
      WEA(2) => SRAM_reg_1_0(0),
      WEA(1) => SRAM_reg_1_0(0),
      WEA(0) => SRAM_reg_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
SRAM_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(11 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_2_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(11 downto 8),
      DOBDO(31 downto 0) => NLW_SRAM_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => SRAM_reg_2_4(0),
      WEA(2) => SRAM_reg_2_4(0),
      WEA(1) => SRAM_reg_2_4(0),
      WEA(0) => SRAM_reg_2_4(0),
      WEBWE(7 downto 0) => B"00000000"
    );
SRAM_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(15 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_3_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(15 downto 12),
      DOBDO(31 downto 0) => NLW_SRAM_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => SRAM_reg_3_4(0),
      WEA(2) => SRAM_reg_3_4(0),
      WEA(1) => SRAM_reg_3_4(0),
      WEA(0) => SRAM_reg_3_4(0),
      WEBWE(7 downto 0) => B"00000000"
    );
SRAM_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(19 downto 16),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_4_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(19 downto 16),
      DOBDO(31 downto 0) => NLW_SRAM_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => SRAM_reg_4_0(0),
      WEA(2) => SRAM_reg_4_0(0),
      WEA(1) => SRAM_reg_4_0(0),
      WEA(0) => SRAM_reg_4_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
SRAM_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(23 downto 20),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_5_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(23 downto 20),
      DOBDO(31 downto 0) => NLW_SRAM_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => SRAM_reg_5_0(0),
      WEA(2) => SRAM_reg_5_0(0),
      WEA(1) => SRAM_reg_5_0(0),
      WEA(0) => SRAM_reg_5_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
SRAM_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(27 downto 24),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_6_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(27 downto 24),
      DOBDO(31 downto 0) => NLW_SRAM_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => SRAM_reg_6_0(0),
      WEA(2) => SRAM_reg_6_0(0),
      WEA(1) => SRAM_reg_6_0(0),
      WEA(0) => SRAM_reg_6_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
SRAM_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => CTRL_SYNARRAY_ADDR(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SRAM_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SRAM_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => '0',
      DBITERR => NLW_SRAM_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3 downto 0) => D(31 downto 28),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_SRAM_reg_7_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^qr\(31 downto 28),
      DOBDO(31 downto 0) => NLW_SRAM_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SRAM_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SRAM_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SRAM_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => CTRL_SYNARRAY_CS,
      ENBWREN => '0',
      INJECTDBITERR => NLW_SRAM_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SRAM_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SRAM_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SRAM_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => WE,
      WEA(2) => WE,
      WEA(1) => WE,
      WEA(0) => WE,
      WEBWE(7 downto 0) => B"00000000"
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]\,
      I1 => \state_core_next_i1_inferred__0/i__carry\,
      O => SRAM_reg_0_0(1)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \^fsm_sequential_state_reg[0]_1\,
      O => SRAM_reg_0_0(0)
    );
\spi_shift_reg_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(8),
      I1 => \^qr\(24),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(0),
      I5 => \^qr\(16),
      O => SRAM_reg_2_3
    );
\spi_shift_reg_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(9),
      I1 => \^qr\(25),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(1),
      I5 => \^qr\(17),
      O => SRAM_reg_2_2
    );
\spi_shift_reg_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(10),
      I1 => \^qr\(26),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(2),
      I5 => \^qr\(18),
      O => SRAM_reg_2_1
    );
\spi_shift_reg_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(11),
      I1 => \^qr\(27),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(3),
      I5 => \^qr\(19),
      O => SRAM_reg_2_0
    );
\spi_shift_reg_out[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(12),
      I1 => \^qr\(28),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(4),
      I5 => \^qr\(20),
      O => SRAM_reg_3_3
    );
\spi_shift_reg_out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(13),
      I1 => \^qr\(29),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(5),
      I5 => \^qr\(21),
      O => SRAM_reg_3_2
    );
\spi_shift_reg_out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(14),
      I1 => \^qr\(30),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(6),
      I5 => \^qr\(22),
      O => SRAM_reg_3_1
    );
\spi_shift_reg_out[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^qr\(15),
      I1 => \^qr\(31),
      I2 => \spi_shift_reg_out_reg[12]\(1),
      I3 => \spi_shift_reg_out_reg[12]\(0),
      I4 => \^qr\(7),
      I5 => \^qr\(23),
      O => SRAM_reg_3_0
    );
state_core_next_i1_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => state_inacc_next0_carry_i_7(1),
      I1 => state_core_next_i1_carry_i_17_n_0,
      I2 => state_core_next_i1_carry_i_18_n_0,
      I3 => CTRL_NEURMEM_ADDR(2),
      I4 => state_core_next_i1_carry_i_19_n_0,
      O => \^fsm_sequential_state_reg[0]_1\
    );
state_core_next_i1_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => state_inacc_next0_carry_i_7(2),
      I1 => state_core_next_i1_carry_i_17_n_0,
      I2 => state_core_next_i1_carry_i_21_n_0,
      I3 => CTRL_NEURMEM_ADDR(2),
      I4 => state_core_next_i1_carry_i_22_n_0,
      O => \^fsm_sequential_state_reg[0]\
    );
state_core_next_i1_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => state_inacc_next0_carry_i_7(0),
      I1 => state_core_next_i1_carry_i_17_n_0,
      I2 => state_core_next_i1_carry_i_24_n_0,
      I3 => CTRL_NEURMEM_ADDR(2),
      I4 => state_core_next_i1_carry_i_25_n_0,
      O => \^fsm_sequential_state_reg[0]_0\
    );
state_core_next_i1_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0511"
    )
        port map (
      I0 => SPI_PROPAGATE_UNMAPPED_SYN,
      I1 => state_core_next_i1_carry_i_27_n_0,
      I2 => state_core_next_i1_carry_i_28_n_0,
      I3 => CTRL_NEURMEM_ADDR(2),
      I4 => state_core_next_i1_carry_i_13_0,
      O => state_core_next_i1_carry_i_17_n_0
    );
state_core_next_i1_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(29),
      I1 => \^qr\(25),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(21),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(17),
      O => state_core_next_i1_carry_i_18_n_0
    );
state_core_next_i1_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(13),
      I1 => \^qr\(9),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(5),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(1),
      O => state_core_next_i1_carry_i_19_n_0
    );
state_core_next_i1_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(30),
      I1 => \^qr\(26),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(22),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(18),
      O => state_core_next_i1_carry_i_21_n_0
    );
state_core_next_i1_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(14),
      I1 => \^qr\(10),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(6),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(2),
      O => state_core_next_i1_carry_i_22_n_0
    );
state_core_next_i1_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(28),
      I1 => \^qr\(24),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(20),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(16),
      O => state_core_next_i1_carry_i_24_n_0
    );
state_core_next_i1_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(12),
      I1 => \^qr\(8),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(4),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(0),
      O => state_core_next_i1_carry_i_25_n_0
    );
state_core_next_i1_carry_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(15),
      I1 => \^qr\(11),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(7),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(3),
      O => state_core_next_i1_carry_i_27_n_0
    );
state_core_next_i1_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^qr\(31),
      I1 => \^qr\(27),
      I2 => CTRL_NEURMEM_ADDR(1),
      I3 => \^qr\(23),
      I4 => CTRL_NEURMEM_ADDR(0),
      I5 => \^qr\(19),
      O => state_core_next_i1_carry_i_28_n_0
    );
state_core_next_i1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \^fsm_sequential_state_reg[0]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_aer_out is
  port (
    AEROUT_REQ_reg_0 : out STD_LOGIC;
    AEROUT_CTRL_BUSY : out STD_LOGIC;
    do_neuron1_transfer_reg_0 : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[7]_0\ : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \neuron_state_monitor_samp_reg[0]_0\ : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[1]_0\ : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[2]_0\ : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[3]_0\ : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[6]_0\ : out STD_LOGIC;
    \neuron_state_monitor_samp_reg[5]_0\ : out STD_LOGIC;
    AEROUT_ADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AEROUT_ACK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    do_neuron0_transfer_reg_0 : in STD_LOGIC;
    AEROUT_ADDR119_in : in STD_LOGIC;
    SPI_OUT_AER_MONITOR_EN : in STD_LOGIC;
    synapse_state_event : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_0\ : in STD_LOGIC;
    neuron_state_event : in STD_LOGIC;
    synapse_state_event_cond : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp_reg[7]_1\ : in STD_LOGIC;
    \neuron_state_monitor_samp_reg[6]_1\ : in STD_LOGIC;
    \neuron_state_monitor_samp_reg[5]_1\ : in STD_LOGIC;
    \neuron_state_monitor_samp_reg[4]_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ODIN_design_ODIN_0_0_aer_out;

architecture STRUCTURE of ODIN_design_ODIN_0_0_aer_out is
  signal AEROUT_ACK_sync : STD_LOGIC;
  signal AEROUT_ACK_sync_del : STD_LOGIC;
  signal AEROUT_ACK_sync_int : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_5_n_0\ : STD_LOGIC;
  signal \^aerout_ctrl_busy\ : STD_LOGIC;
  signal AEROUT_CTRL_BUSY_i_1_n_0 : STD_LOGIC;
  signal AEROUT_CTRL_BUSY_i_2_n_0 : STD_LOGIC;
  signal AEROUT_REQ_i_1_n_0 : STD_LOGIC;
  signal AEROUT_REQ_i_2_n_0 : STD_LOGIC;
  signal AEROUT_REQ_i_3_n_0 : STD_LOGIC;
  signal \^aerout_req_reg_0\ : STD_LOGIC;
  signal do_neuron0_transfer_i_1_n_0 : STD_LOGIC;
  signal do_neuron0_transfer_i_2_n_0 : STD_LOGIC;
  signal do_neuron0_transfer_reg_n_0 : STD_LOGIC;
  signal do_neuron1_transfer_i_1_n_0 : STD_LOGIC;
  signal do_neuron1_transfer_i_2_n_0 : STD_LOGIC;
  signal do_neuron1_transfer_reg_n_0 : STD_LOGIC;
  signal neuron_state_monitor_samp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal synapse_state_event_del_i_1_n_0 : STD_LOGIC;
  signal synapse_state_event_del_i_2_n_0 : STD_LOGIC;
  signal synapse_state_event_del_reg_n_0 : STD_LOGIC;
  signal synapse_state_samp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AEROUT_ADDR[0]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[1]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[2]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[4]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[5]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of AEROUT_REQ_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of AEROUT_REQ_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of do_neuron0_transfer_i_2 : label is "soft_lutpair1";
begin
  AEROUT_CTRL_BUSY <= \^aerout_ctrl_busy\;
  AEROUT_REQ_reg_0 <= \^aerout_req_reg_0\;
AEROUT_ACK_sync_del_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => AEROUT_ACK_sync,
      Q => AEROUT_ACK_sync_del
    );
AEROUT_ACK_sync_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => AEROUT_ACK,
      Q => AEROUT_ACK_sync_int
    );
AEROUT_ACK_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => AEROUT_ACK_sync_int,
      Q => AEROUT_ACK_sync
    );
\AEROUT_ADDR[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => neuron_state_monitor_samp(0),
      I1 => do_neuron1_transfer_reg_n_0,
      I2 => \^aerout_req_reg_0\,
      I3 => synapse_state_samp(0),
      O => \neuron_state_monitor_samp_reg[0]_0\
    );
\AEROUT_ADDR[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => neuron_state_monitor_samp(1),
      I1 => do_neuron1_transfer_reg_n_0,
      I2 => \^aerout_req_reg_0\,
      I3 => synapse_state_samp(1),
      O => \neuron_state_monitor_samp_reg[1]_0\
    );
\AEROUT_ADDR[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => neuron_state_monitor_samp(2),
      I1 => do_neuron1_transfer_reg_n_0,
      I2 => \^aerout_req_reg_0\,
      I3 => synapse_state_samp(2),
      O => \neuron_state_monitor_samp_reg[2]_0\
    );
\AEROUT_ADDR[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => neuron_state_monitor_samp(3),
      I1 => do_neuron1_transfer_reg_n_0,
      I2 => \^aerout_req_reg_0\,
      I3 => synapse_state_samp(3),
      O => \neuron_state_monitor_samp_reg[3]_0\
    );
\AEROUT_ADDR[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => do_neuron1_transfer_reg_n_0,
      I1 => \^aerout_req_reg_0\,
      O => do_neuron1_transfer_reg_0
    );
\AEROUT_ADDR[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => neuron_state_monitor_samp(5),
      I1 => \^aerout_req_reg_0\,
      I2 => do_neuron1_transfer_reg_n_0,
      O => \neuron_state_monitor_samp_reg[5]_0\
    );
\AEROUT_ADDR[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => neuron_state_monitor_samp(6),
      I1 => \^aerout_req_reg_0\,
      I2 => do_neuron1_transfer_reg_n_0,
      O => \neuron_state_monitor_samp_reg[6]_0\
    );
\AEROUT_ADDR[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F02222"
    )
        port map (
      I0 => AEROUT_ADDR119_in,
      I1 => AEROUT_ACK_sync,
      I2 => \AEROUT_ADDR[7]_i_5_n_0\,
      I3 => AEROUT_ACK_sync_del,
      I4 => SPI_OUT_AER_MONITOR_EN,
      O => \AEROUT_ADDR[7]_i_1_n_0\
    );
\AEROUT_ADDR[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF32"
    )
        port map (
      I0 => do_neuron1_transfer_reg_n_0,
      I1 => \^aerout_req_reg_0\,
      I2 => synapse_state_event_del_reg_n_0,
      I3 => do_neuron0_transfer_reg_0,
      I4 => AEROUT_ACK_sync,
      O => \AEROUT_ADDR[7]_i_5_n_0\
    );
\AEROUT_ADDR[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0EFEFEFEF"
    )
        port map (
      I0 => synapse_state_event,
      I1 => \AEROUT_ADDR_reg[7]_0\,
      I2 => do_neuron0_transfer_reg_0,
      I3 => neuron_state_monitor_samp(7),
      I4 => \^aerout_req_reg_0\,
      I5 => do_neuron1_transfer_reg_n_0,
      O => \neuron_state_monitor_samp_reg[7]_0\
    );
\AEROUT_ADDR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(0),
      Q => AEROUT_ADDR(0)
    );
\AEROUT_ADDR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(1),
      Q => AEROUT_ADDR(1)
    );
\AEROUT_ADDR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(2),
      Q => AEROUT_ADDR(2)
    );
\AEROUT_ADDR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(3),
      Q => AEROUT_ADDR(3)
    );
\AEROUT_ADDR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(4),
      Q => AEROUT_ADDR(4)
    );
\AEROUT_ADDR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(5),
      Q => AEROUT_ADDR(5)
    );
\AEROUT_ADDR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(6),
      Q => AEROUT_ADDR(6)
    );
\AEROUT_ADDR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \AEROUT_ADDR[7]_i_1_n_0\,
      CLR => AR(0),
      D => \AEROUT_ADDR_reg[7]_1\(7),
      Q => AEROUT_ADDR(7)
    );
AEROUT_CTRL_BUSY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEFFFFF0EE0000"
    )
        port map (
      I0 => AEROUT_ADDR119_in,
      I1 => AEROUT_ACK_sync,
      I2 => AEROUT_CTRL_BUSY_i_2_n_0,
      I3 => SPI_OUT_AER_MONITOR_EN,
      I4 => AEROUT_REQ_i_2_n_0,
      I5 => \^aerout_ctrl_busy\,
      O => AEROUT_CTRL_BUSY_i_1_n_0
    );
AEROUT_CTRL_BUSY_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => do_neuron0_transfer_reg_n_0,
      I1 => synapse_state_event_del_reg_n_0,
      I2 => AEROUT_ACK_sync_del,
      I3 => AEROUT_ACK_sync,
      I4 => AEROUT_REQ_i_3_n_0,
      O => AEROUT_CTRL_BUSY_i_2_n_0
    );
AEROUT_CTRL_BUSY_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => AEROUT_CTRL_BUSY_i_1_n_0,
      Q => \^aerout_ctrl_busy\
    );
AEROUT_REQ_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_1_n_0\,
      I1 => AEROUT_REQ_i_2_n_0,
      I2 => \^aerout_req_reg_0\,
      O => AEROUT_REQ_i_1_n_0
    );
AEROUT_REQ_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FFF0EE"
    )
        port map (
      I0 => AEROUT_ADDR119_in,
      I1 => AEROUT_ACK_sync,
      I2 => AEROUT_REQ_i_3_n_0,
      I3 => SPI_OUT_AER_MONITOR_EN,
      I4 => AEROUT_ACK_sync_del,
      O => AEROUT_REQ_i_2_n_0
    );
AEROUT_REQ_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAFAE"
    )
        port map (
      I0 => AEROUT_ACK_sync,
      I1 => do_neuron1_transfer_reg_n_0,
      I2 => \^aerout_req_reg_0\,
      I3 => synapse_state_event_del_reg_n_0,
      I4 => do_neuron0_transfer_reg_0,
      O => AEROUT_REQ_i_3_n_0
    );
AEROUT_REQ_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => AEROUT_REQ_i_1_n_0,
      Q => \^aerout_req_reg_0\
    );
do_neuron0_transfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F000000800000"
    )
        port map (
      I0 => neuron_state_event,
      I1 => do_neuron0_transfer_reg_0,
      I2 => \AEROUT_ADDR[7]_i_5_n_0\,
      I3 => do_neuron0_transfer_i_2_n_0,
      I4 => SPI_OUT_AER_MONITOR_EN,
      I5 => do_neuron0_transfer_reg_n_0,
      O => do_neuron0_transfer_i_1_n_0
    );
do_neuron0_transfer_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AEROUT_ACK_sync_del,
      I1 => AEROUT_ACK_sync,
      O => do_neuron0_transfer_i_2_n_0
    );
do_neuron0_transfer_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => do_neuron0_transfer_i_1_n_0,
      Q => do_neuron0_transfer_reg_n_0
    );
do_neuron1_transfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAB000088A80000"
    )
        port map (
      I0 => do_neuron1_transfer_i_2_n_0,
      I1 => \AEROUT_ADDR[7]_i_5_n_0\,
      I2 => AEROUT_ACK_sync_del,
      I3 => AEROUT_ACK_sync,
      I4 => SPI_OUT_AER_MONITOR_EN,
      I5 => do_neuron1_transfer_reg_n_0,
      O => do_neuron1_transfer_i_1_n_0
    );
do_neuron1_transfer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FB0808"
    )
        port map (
      I0 => do_neuron0_transfer_reg_n_0,
      I1 => AEROUT_ACK_sync_del,
      I2 => AEROUT_ACK_sync,
      I3 => \^aerout_req_reg_0\,
      I4 => do_neuron1_transfer_reg_n_0,
      I5 => do_neuron0_transfer_reg_0,
      O => do_neuron1_transfer_i_2_n_0
    );
do_neuron1_transfer_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => do_neuron1_transfer_i_1_n_0,
      Q => do_neuron1_transfer_reg_n_0
    );
\neuron_state_monitor_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[3]_1\(0),
      Q => neuron_state_monitor_samp(0),
      R => '0'
    );
\neuron_state_monitor_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[3]_1\(1),
      Q => neuron_state_monitor_samp(1),
      R => '0'
    );
\neuron_state_monitor_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[3]_1\(2),
      Q => neuron_state_monitor_samp(2),
      R => '0'
    );
\neuron_state_monitor_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[3]_1\(3),
      Q => neuron_state_monitor_samp(3),
      R => '0'
    );
\neuron_state_monitor_samp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[4]_1\,
      Q => \neuron_state_monitor_samp_reg[4]_0\(0),
      R => '0'
    );
\neuron_state_monitor_samp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[5]_1\,
      Q => neuron_state_monitor_samp(5),
      R => '0'
    );
\neuron_state_monitor_samp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[6]_1\,
      Q => neuron_state_monitor_samp(6),
      R => '0'
    );
\neuron_state_monitor_samp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => neuron_state_event,
      D => \neuron_state_monitor_samp_reg[7]_1\,
      Q => neuron_state_monitor_samp(7),
      R => '0'
    );
synapse_state_event_del_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF000040000000"
    )
        port map (
      I0 => \^aerout_req_reg_0\,
      I1 => neuron_state_event,
      I2 => synapse_state_event_cond,
      I3 => synapse_state_event_del_i_2_n_0,
      I4 => SPI_OUT_AER_MONITOR_EN,
      I5 => synapse_state_event_del_reg_n_0,
      O => synapse_state_event_del_i_1_n_0
    );
synapse_state_event_del_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
        port map (
      I0 => do_neuron0_transfer_reg_0,
      I1 => do_neuron1_transfer_reg_n_0,
      I2 => \^aerout_req_reg_0\,
      I3 => synapse_state_event_del_reg_n_0,
      I4 => AEROUT_ACK_sync,
      I5 => AEROUT_ACK_sync_del,
      O => synapse_state_event_del_i_2_n_0
    );
synapse_state_event_del_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => synapse_state_event_del_i_1_n_0,
      Q => synapse_state_event_del_reg_n_0
    );
\synapse_state_samp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => synapse_state_event_cond,
      D => D(0),
      Q => synapse_state_samp(0),
      R => '0'
    );
\synapse_state_samp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => synapse_state_event_cond,
      D => D(1),
      Q => synapse_state_samp(1),
      R => '0'
    );
\synapse_state_samp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => synapse_state_event_cond,
      D => D(2),
      Q => synapse_state_samp(2),
      R => '0'
    );
\synapse_state_samp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => synapse_state_event_cond,
      D => D(3),
      Q => synapse_state_samp(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_controller is
  port (
    AERIN_REQ_sync : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync : out STD_LOGIC;
    AEROUT_REQ_reg : out STD_LOGIC;
    synapse_state_event_cond : out STD_LOGIC;
    neuron_state_event : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_6\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_7\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_8\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_9\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_10\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_11\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_12\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_13\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_14\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_15\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_16\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_17\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_18\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_19\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_20\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_21\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_22\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_23\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_24\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_25\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_26\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_27\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_28\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_29\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_30\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_31\ : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg_0 : out STD_LOGIC;
    SRAM_reg_0 : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg_1 : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg_2 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AERIN_ADDR_4_sp_1 : out STD_LOGIC;
    AERIN_REQ_sync_reg_0 : out STD_LOGIC;
    SRAM_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SRAM_reg_6 : out STD_LOGIC;
    SRAM_reg_5 : out STD_LOGIC;
    SRAM_reg_4 : out STD_LOGIC;
    SRAM_reg_3 : out STD_LOGIC;
    SRAM_reg_2 : out STD_LOGIC;
    SRAM_reg_1 : out STD_LOGIC;
    SRAM_reg_0_0 : out STD_LOGIC;
    \genblk2[240].NEUR_V_UP_reg[240]\ : out STD_LOGIC;
    \genblk2[240].NEUR_V_DOWN_reg[240]\ : out STD_LOGIC;
    \neur_cnt_reg[5]_0\ : out STD_LOGIC;
    \neur_cnt_reg[4]_0\ : out STD_LOGIC;
    \genblk2[241].NEUR_V_UP_reg[241]\ : out STD_LOGIC;
    \genblk2[241].NEUR_V_DOWN_reg[241]\ : out STD_LOGIC;
    \genblk2[242].NEUR_V_UP_reg[242]\ : out STD_LOGIC;
    \genblk2[242].NEUR_V_DOWN_reg[242]\ : out STD_LOGIC;
    \genblk2[243].NEUR_V_UP_reg[243]\ : out STD_LOGIC;
    \genblk2[243].NEUR_V_DOWN_reg[243]\ : out STD_LOGIC;
    \genblk2[244].NEUR_V_UP_reg[244]\ : out STD_LOGIC;
    \genblk2[244].NEUR_V_DOWN_reg[244]\ : out STD_LOGIC;
    \genblk2[245].NEUR_V_UP_reg[245]\ : out STD_LOGIC;
    \genblk2[245].NEUR_V_DOWN_reg[245]\ : out STD_LOGIC;
    \genblk2[246].NEUR_V_UP_reg[246]\ : out STD_LOGIC;
    \genblk2[246].NEUR_V_DOWN_reg[246]\ : out STD_LOGIC;
    \genblk2[247].NEUR_V_UP_reg[247]\ : out STD_LOGIC;
    \genblk2[247].NEUR_V_DOWN_reg[247]\ : out STD_LOGIC;
    \genblk2[248].NEUR_V_UP_reg[248]\ : out STD_LOGIC;
    \genblk2[248].NEUR_V_DOWN_reg[248]\ : out STD_LOGIC;
    \genblk2[249].NEUR_V_UP_reg[249]\ : out STD_LOGIC;
    \genblk2[249].NEUR_V_DOWN_reg[249]\ : out STD_LOGIC;
    \genblk2[250].NEUR_V_UP_reg[250]\ : out STD_LOGIC;
    \genblk2[250].NEUR_V_DOWN_reg[250]\ : out STD_LOGIC;
    \genblk2[251].NEUR_V_UP_reg[251]\ : out STD_LOGIC;
    \genblk2[251].NEUR_V_DOWN_reg[251]\ : out STD_LOGIC;
    \genblk2[252].NEUR_V_UP_reg[252]\ : out STD_LOGIC;
    \genblk2[252].NEUR_V_DOWN_reg[252]\ : out STD_LOGIC;
    \genblk2[253].NEUR_V_UP_reg[253]\ : out STD_LOGIC;
    \genblk2[253].NEUR_V_DOWN_reg[253]\ : out STD_LOGIC;
    \genblk2[254].NEUR_V_UP_reg[254]\ : out STD_LOGIC;
    \genblk2[254].NEUR_V_DOWN_reg[254]\ : out STD_LOGIC;
    \genblk2[255].NEUR_V_UP_reg[255]\ : out STD_LOGIC;
    \genblk2[255].NEUR_V_DOWN_reg[255]\ : out STD_LOGIC;
    \genblk2[224].NEUR_V_UP_reg[224]\ : out STD_LOGIC;
    \genblk2[224].NEUR_V_DOWN_reg[224]\ : out STD_LOGIC;
    \genblk2[225].NEUR_V_UP_reg[225]\ : out STD_LOGIC;
    \genblk2[225].NEUR_V_DOWN_reg[225]\ : out STD_LOGIC;
    \genblk2[226].NEUR_V_UP_reg[226]\ : out STD_LOGIC;
    \genblk2[226].NEUR_V_DOWN_reg[226]\ : out STD_LOGIC;
    \genblk2[227].NEUR_V_UP_reg[227]\ : out STD_LOGIC;
    \genblk2[227].NEUR_V_DOWN_reg[227]\ : out STD_LOGIC;
    \genblk2[228].NEUR_V_UP_reg[228]\ : out STD_LOGIC;
    \genblk2[228].NEUR_V_DOWN_reg[228]\ : out STD_LOGIC;
    \genblk2[229].NEUR_V_UP_reg[229]\ : out STD_LOGIC;
    \genblk2[229].NEUR_V_DOWN_reg[229]\ : out STD_LOGIC;
    \genblk2[230].NEUR_V_UP_reg[230]\ : out STD_LOGIC;
    \genblk2[230].NEUR_V_DOWN_reg[230]\ : out STD_LOGIC;
    \genblk2[231].NEUR_V_UP_reg[231]\ : out STD_LOGIC;
    \genblk2[231].NEUR_V_DOWN_reg[231]\ : out STD_LOGIC;
    \genblk2[232].NEUR_V_UP_reg[232]\ : out STD_LOGIC;
    \genblk2[232].NEUR_V_DOWN_reg[232]\ : out STD_LOGIC;
    \genblk2[233].NEUR_V_UP_reg[233]\ : out STD_LOGIC;
    \genblk2[233].NEUR_V_DOWN_reg[233]\ : out STD_LOGIC;
    \genblk2[234].NEUR_V_UP_reg[234]\ : out STD_LOGIC;
    \genblk2[234].NEUR_V_DOWN_reg[234]\ : out STD_LOGIC;
    \genblk2[235].NEUR_V_UP_reg[235]\ : out STD_LOGIC;
    \genblk2[235].NEUR_V_DOWN_reg[235]\ : out STD_LOGIC;
    \genblk2[236].NEUR_V_UP_reg[236]\ : out STD_LOGIC;
    \genblk2[236].NEUR_V_DOWN_reg[236]\ : out STD_LOGIC;
    \genblk2[237].NEUR_V_UP_reg[237]\ : out STD_LOGIC;
    \genblk2[237].NEUR_V_DOWN_reg[237]\ : out STD_LOGIC;
    \genblk2[238].NEUR_V_UP_reg[238]\ : out STD_LOGIC;
    \genblk2[238].NEUR_V_DOWN_reg[238]\ : out STD_LOGIC;
    \genblk2[239].NEUR_V_UP_reg[239]\ : out STD_LOGIC;
    \genblk2[239].NEUR_V_DOWN_reg[239]\ : out STD_LOGIC;
    \genblk2[208].NEUR_V_UP_reg[208]\ : out STD_LOGIC;
    \genblk2[208].NEUR_V_DOWN_reg[208]\ : out STD_LOGIC;
    \genblk2[209].NEUR_V_UP_reg[209]\ : out STD_LOGIC;
    \genblk2[209].NEUR_V_DOWN_reg[209]\ : out STD_LOGIC;
    \genblk2[210].NEUR_V_UP_reg[210]\ : out STD_LOGIC;
    \genblk2[210].NEUR_V_DOWN_reg[210]\ : out STD_LOGIC;
    \genblk2[211].NEUR_V_UP_reg[211]\ : out STD_LOGIC;
    \genblk2[211].NEUR_V_DOWN_reg[211]\ : out STD_LOGIC;
    \genblk2[212].NEUR_V_UP_reg[212]\ : out STD_LOGIC;
    \genblk2[212].NEUR_V_DOWN_reg[212]\ : out STD_LOGIC;
    \genblk2[213].NEUR_V_UP_reg[213]\ : out STD_LOGIC;
    \genblk2[213].NEUR_V_DOWN_reg[213]\ : out STD_LOGIC;
    \genblk2[214].NEUR_V_UP_reg[214]\ : out STD_LOGIC;
    \genblk2[214].NEUR_V_DOWN_reg[214]\ : out STD_LOGIC;
    \genblk2[215].NEUR_V_UP_reg[215]\ : out STD_LOGIC;
    \genblk2[215].NEUR_V_DOWN_reg[215]\ : out STD_LOGIC;
    \genblk2[216].NEUR_V_UP_reg[216]\ : out STD_LOGIC;
    \genblk2[216].NEUR_V_DOWN_reg[216]\ : out STD_LOGIC;
    \genblk2[217].NEUR_V_UP_reg[217]\ : out STD_LOGIC;
    \genblk2[217].NEUR_V_DOWN_reg[217]\ : out STD_LOGIC;
    \genblk2[218].NEUR_V_UP_reg[218]\ : out STD_LOGIC;
    \genblk2[218].NEUR_V_DOWN_reg[218]\ : out STD_LOGIC;
    \genblk2[219].NEUR_V_UP_reg[219]\ : out STD_LOGIC;
    \genblk2[219].NEUR_V_DOWN_reg[219]\ : out STD_LOGIC;
    \genblk2[220].NEUR_V_UP_reg[220]\ : out STD_LOGIC;
    \genblk2[220].NEUR_V_DOWN_reg[220]\ : out STD_LOGIC;
    \genblk2[221].NEUR_V_UP_reg[221]\ : out STD_LOGIC;
    \genblk2[221].NEUR_V_DOWN_reg[221]\ : out STD_LOGIC;
    \genblk2[222].NEUR_V_UP_reg[222]\ : out STD_LOGIC;
    \genblk2[222].NEUR_V_DOWN_reg[222]\ : out STD_LOGIC;
    \genblk2[223].NEUR_V_UP_reg[223]\ : out STD_LOGIC;
    \genblk2[223].NEUR_V_DOWN_reg[223]\ : out STD_LOGIC;
    \genblk2[192].NEUR_V_UP_reg[192]\ : out STD_LOGIC;
    \genblk2[192].NEUR_V_DOWN_reg[192]\ : out STD_LOGIC;
    \genblk2[193].NEUR_V_UP_reg[193]\ : out STD_LOGIC;
    \genblk2[193].NEUR_V_DOWN_reg[193]\ : out STD_LOGIC;
    \genblk2[194].NEUR_V_UP_reg[194]\ : out STD_LOGIC;
    \genblk2[194].NEUR_V_DOWN_reg[194]\ : out STD_LOGIC;
    \genblk2[195].NEUR_V_UP_reg[195]\ : out STD_LOGIC;
    \genblk2[195].NEUR_V_DOWN_reg[195]\ : out STD_LOGIC;
    \genblk2[196].NEUR_V_UP_reg[196]\ : out STD_LOGIC;
    \genblk2[196].NEUR_V_DOWN_reg[196]\ : out STD_LOGIC;
    \genblk2[197].NEUR_V_UP_reg[197]\ : out STD_LOGIC;
    \genblk2[197].NEUR_V_DOWN_reg[197]\ : out STD_LOGIC;
    \genblk2[198].NEUR_V_UP_reg[198]\ : out STD_LOGIC;
    \genblk2[198].NEUR_V_DOWN_reg[198]\ : out STD_LOGIC;
    \genblk2[199].NEUR_V_UP_reg[199]\ : out STD_LOGIC;
    \genblk2[199].NEUR_V_DOWN_reg[199]\ : out STD_LOGIC;
    \genblk2[200].NEUR_V_UP_reg[200]\ : out STD_LOGIC;
    \genblk2[200].NEUR_V_DOWN_reg[200]\ : out STD_LOGIC;
    \genblk2[201].NEUR_V_UP_reg[201]\ : out STD_LOGIC;
    \genblk2[201].NEUR_V_DOWN_reg[201]\ : out STD_LOGIC;
    \genblk2[202].NEUR_V_UP_reg[202]\ : out STD_LOGIC;
    \genblk2[202].NEUR_V_DOWN_reg[202]\ : out STD_LOGIC;
    \genblk2[203].NEUR_V_UP_reg[203]\ : out STD_LOGIC;
    \genblk2[203].NEUR_V_DOWN_reg[203]\ : out STD_LOGIC;
    \genblk2[204].NEUR_V_UP_reg[204]\ : out STD_LOGIC;
    \genblk2[204].NEUR_V_DOWN_reg[204]\ : out STD_LOGIC;
    \genblk2[205].NEUR_V_UP_reg[205]\ : out STD_LOGIC;
    \genblk2[205].NEUR_V_DOWN_reg[205]\ : out STD_LOGIC;
    \genblk2[206].NEUR_V_UP_reg[206]\ : out STD_LOGIC;
    \genblk2[206].NEUR_V_DOWN_reg[206]\ : out STD_LOGIC;
    \genblk2[207].NEUR_V_UP_reg[207]\ : out STD_LOGIC;
    \genblk2[207].NEUR_V_DOWN_reg[207]\ : out STD_LOGIC;
    \genblk2[176].NEUR_V_UP_reg[176]\ : out STD_LOGIC;
    \genblk2[176].NEUR_V_DOWN_reg[176]\ : out STD_LOGIC;
    \genblk2[177].NEUR_V_UP_reg[177]\ : out STD_LOGIC;
    \genblk2[177].NEUR_V_DOWN_reg[177]\ : out STD_LOGIC;
    \genblk2[178].NEUR_V_UP_reg[178]\ : out STD_LOGIC;
    \genblk2[178].NEUR_V_DOWN_reg[178]\ : out STD_LOGIC;
    \genblk2[179].NEUR_V_UP_reg[179]\ : out STD_LOGIC;
    \genblk2[179].NEUR_V_DOWN_reg[179]\ : out STD_LOGIC;
    \genblk2[180].NEUR_V_UP_reg[180]\ : out STD_LOGIC;
    \genblk2[180].NEUR_V_DOWN_reg[180]\ : out STD_LOGIC;
    \genblk2[181].NEUR_V_UP_reg[181]\ : out STD_LOGIC;
    \genblk2[181].NEUR_V_DOWN_reg[181]\ : out STD_LOGIC;
    \genblk2[182].NEUR_V_UP_reg[182]\ : out STD_LOGIC;
    \genblk2[182].NEUR_V_DOWN_reg[182]\ : out STD_LOGIC;
    \genblk2[183].NEUR_V_UP_reg[183]\ : out STD_LOGIC;
    \genblk2[183].NEUR_V_DOWN_reg[183]\ : out STD_LOGIC;
    \genblk2[184].NEUR_V_UP_reg[184]\ : out STD_LOGIC;
    \genblk2[184].NEUR_V_DOWN_reg[184]\ : out STD_LOGIC;
    \genblk2[185].NEUR_V_UP_reg[185]\ : out STD_LOGIC;
    \genblk2[185].NEUR_V_DOWN_reg[185]\ : out STD_LOGIC;
    \genblk2[186].NEUR_V_UP_reg[186]\ : out STD_LOGIC;
    \genblk2[186].NEUR_V_DOWN_reg[186]\ : out STD_LOGIC;
    \genblk2[187].NEUR_V_UP_reg[187]\ : out STD_LOGIC;
    \genblk2[187].NEUR_V_DOWN_reg[187]\ : out STD_LOGIC;
    \genblk2[188].NEUR_V_UP_reg[188]\ : out STD_LOGIC;
    \genblk2[188].NEUR_V_DOWN_reg[188]\ : out STD_LOGIC;
    \genblk2[189].NEUR_V_UP_reg[189]\ : out STD_LOGIC;
    \genblk2[189].NEUR_V_DOWN_reg[189]\ : out STD_LOGIC;
    \genblk2[190].NEUR_V_UP_reg[190]\ : out STD_LOGIC;
    \genblk2[190].NEUR_V_DOWN_reg[190]\ : out STD_LOGIC;
    \genblk2[191].NEUR_V_UP_reg[191]\ : out STD_LOGIC;
    \genblk2[191].NEUR_V_DOWN_reg[191]\ : out STD_LOGIC;
    \genblk2[160].NEUR_V_UP_reg[160]\ : out STD_LOGIC;
    \genblk2[160].NEUR_V_DOWN_reg[160]\ : out STD_LOGIC;
    \genblk2[161].NEUR_V_UP_reg[161]\ : out STD_LOGIC;
    \genblk2[161].NEUR_V_DOWN_reg[161]\ : out STD_LOGIC;
    \genblk2[162].NEUR_V_UP_reg[162]\ : out STD_LOGIC;
    \genblk2[162].NEUR_V_DOWN_reg[162]\ : out STD_LOGIC;
    \genblk2[163].NEUR_V_UP_reg[163]\ : out STD_LOGIC;
    \genblk2[163].NEUR_V_DOWN_reg[163]\ : out STD_LOGIC;
    \genblk2[164].NEUR_V_UP_reg[164]\ : out STD_LOGIC;
    \genblk2[164].NEUR_V_DOWN_reg[164]\ : out STD_LOGIC;
    \genblk2[165].NEUR_V_UP_reg[165]\ : out STD_LOGIC;
    \genblk2[165].NEUR_V_DOWN_reg[165]\ : out STD_LOGIC;
    \genblk2[166].NEUR_V_UP_reg[166]\ : out STD_LOGIC;
    \genblk2[166].NEUR_V_DOWN_reg[166]\ : out STD_LOGIC;
    \genblk2[167].NEUR_V_UP_reg[167]\ : out STD_LOGIC;
    \genblk2[167].NEUR_V_DOWN_reg[167]\ : out STD_LOGIC;
    \genblk2[168].NEUR_V_UP_reg[168]\ : out STD_LOGIC;
    \genblk2[168].NEUR_V_DOWN_reg[168]\ : out STD_LOGIC;
    \genblk2[169].NEUR_V_UP_reg[169]\ : out STD_LOGIC;
    \genblk2[169].NEUR_V_DOWN_reg[169]\ : out STD_LOGIC;
    \genblk2[170].NEUR_V_UP_reg[170]\ : out STD_LOGIC;
    \genblk2[170].NEUR_V_DOWN_reg[170]\ : out STD_LOGIC;
    \genblk2[171].NEUR_V_UP_reg[171]\ : out STD_LOGIC;
    \genblk2[171].NEUR_V_DOWN_reg[171]\ : out STD_LOGIC;
    \genblk2[172].NEUR_V_UP_reg[172]\ : out STD_LOGIC;
    \genblk2[172].NEUR_V_DOWN_reg[172]\ : out STD_LOGIC;
    \genblk2[173].NEUR_V_UP_reg[173]\ : out STD_LOGIC;
    \genblk2[173].NEUR_V_DOWN_reg[173]\ : out STD_LOGIC;
    \genblk2[174].NEUR_V_UP_reg[174]\ : out STD_LOGIC;
    \genblk2[174].NEUR_V_DOWN_reg[174]\ : out STD_LOGIC;
    \genblk2[175].NEUR_V_UP_reg[175]\ : out STD_LOGIC;
    \genblk2[175].NEUR_V_DOWN_reg[175]\ : out STD_LOGIC;
    \genblk2[144].NEUR_V_UP_reg[144]\ : out STD_LOGIC;
    \genblk2[144].NEUR_V_DOWN_reg[144]\ : out STD_LOGIC;
    \genblk2[145].NEUR_V_UP_reg[145]\ : out STD_LOGIC;
    \genblk2[145].NEUR_V_DOWN_reg[145]\ : out STD_LOGIC;
    \genblk2[146].NEUR_V_UP_reg[146]\ : out STD_LOGIC;
    \genblk2[146].NEUR_V_DOWN_reg[146]\ : out STD_LOGIC;
    \genblk2[147].NEUR_V_UP_reg[147]\ : out STD_LOGIC;
    \genblk2[147].NEUR_V_DOWN_reg[147]\ : out STD_LOGIC;
    \genblk2[148].NEUR_V_UP_reg[148]\ : out STD_LOGIC;
    \genblk2[148].NEUR_V_DOWN_reg[148]\ : out STD_LOGIC;
    \genblk2[149].NEUR_V_UP_reg[149]\ : out STD_LOGIC;
    \genblk2[149].NEUR_V_DOWN_reg[149]\ : out STD_LOGIC;
    \genblk2[150].NEUR_V_UP_reg[150]\ : out STD_LOGIC;
    \genblk2[150].NEUR_V_DOWN_reg[150]\ : out STD_LOGIC;
    \genblk2[151].NEUR_V_UP_reg[151]\ : out STD_LOGIC;
    \genblk2[151].NEUR_V_DOWN_reg[151]\ : out STD_LOGIC;
    \genblk2[152].NEUR_V_UP_reg[152]\ : out STD_LOGIC;
    \genblk2[152].NEUR_V_DOWN_reg[152]\ : out STD_LOGIC;
    \genblk2[153].NEUR_V_UP_reg[153]\ : out STD_LOGIC;
    \genblk2[153].NEUR_V_DOWN_reg[153]\ : out STD_LOGIC;
    \genblk2[154].NEUR_V_UP_reg[154]\ : out STD_LOGIC;
    \genblk2[154].NEUR_V_DOWN_reg[154]\ : out STD_LOGIC;
    \genblk2[155].NEUR_V_UP_reg[155]\ : out STD_LOGIC;
    \genblk2[155].NEUR_V_DOWN_reg[155]\ : out STD_LOGIC;
    \genblk2[156].NEUR_V_UP_reg[156]\ : out STD_LOGIC;
    \genblk2[156].NEUR_V_DOWN_reg[156]\ : out STD_LOGIC;
    \genblk2[157].NEUR_V_UP_reg[157]\ : out STD_LOGIC;
    \genblk2[157].NEUR_V_DOWN_reg[157]\ : out STD_LOGIC;
    \genblk2[158].NEUR_V_UP_reg[158]\ : out STD_LOGIC;
    \genblk2[158].NEUR_V_DOWN_reg[158]\ : out STD_LOGIC;
    \genblk2[159].NEUR_V_UP_reg[159]\ : out STD_LOGIC;
    \genblk2[159].NEUR_V_DOWN_reg[159]\ : out STD_LOGIC;
    \genblk2[128].NEUR_V_UP_reg[128]\ : out STD_LOGIC;
    \genblk2[128].NEUR_V_DOWN_reg[128]\ : out STD_LOGIC;
    \genblk2[129].NEUR_V_UP_reg[129]\ : out STD_LOGIC;
    \genblk2[129].NEUR_V_DOWN_reg[129]\ : out STD_LOGIC;
    \genblk2[130].NEUR_V_UP_reg[130]\ : out STD_LOGIC;
    \genblk2[130].NEUR_V_DOWN_reg[130]\ : out STD_LOGIC;
    \genblk2[131].NEUR_V_UP_reg[131]\ : out STD_LOGIC;
    \genblk2[131].NEUR_V_DOWN_reg[131]\ : out STD_LOGIC;
    \genblk2[132].NEUR_V_UP_reg[132]\ : out STD_LOGIC;
    \genblk2[132].NEUR_V_DOWN_reg[132]\ : out STD_LOGIC;
    \genblk2[133].NEUR_V_UP_reg[133]\ : out STD_LOGIC;
    \genblk2[133].NEUR_V_DOWN_reg[133]\ : out STD_LOGIC;
    \genblk2[134].NEUR_V_UP_reg[134]\ : out STD_LOGIC;
    \genblk2[134].NEUR_V_DOWN_reg[134]\ : out STD_LOGIC;
    \genblk2[135].NEUR_V_UP_reg[135]\ : out STD_LOGIC;
    \genblk2[135].NEUR_V_DOWN_reg[135]\ : out STD_LOGIC;
    \genblk2[136].NEUR_V_UP_reg[136]\ : out STD_LOGIC;
    \genblk2[136].NEUR_V_DOWN_reg[136]\ : out STD_LOGIC;
    \genblk2[137].NEUR_V_UP_reg[137]\ : out STD_LOGIC;
    \genblk2[137].NEUR_V_DOWN_reg[137]\ : out STD_LOGIC;
    \genblk2[138].NEUR_V_UP_reg[138]\ : out STD_LOGIC;
    \genblk2[138].NEUR_V_DOWN_reg[138]\ : out STD_LOGIC;
    \genblk2[139].NEUR_V_UP_reg[139]\ : out STD_LOGIC;
    \genblk2[139].NEUR_V_DOWN_reg[139]\ : out STD_LOGIC;
    \genblk2[140].NEUR_V_UP_reg[140]\ : out STD_LOGIC;
    \genblk2[140].NEUR_V_DOWN_reg[140]\ : out STD_LOGIC;
    \genblk2[141].NEUR_V_UP_reg[141]\ : out STD_LOGIC;
    \genblk2[141].NEUR_V_DOWN_reg[141]\ : out STD_LOGIC;
    \genblk2[142].NEUR_V_UP_reg[142]\ : out STD_LOGIC;
    \genblk2[142].NEUR_V_DOWN_reg[142]\ : out STD_LOGIC;
    \genblk2[143].NEUR_V_UP_reg[143]\ : out STD_LOGIC;
    \genblk2[143].NEUR_V_DOWN_reg[143]\ : out STD_LOGIC;
    \genblk2[112].NEUR_V_UP_reg[112]\ : out STD_LOGIC;
    \genblk2[112].NEUR_V_DOWN_reg[112]\ : out STD_LOGIC;
    \genblk2[113].NEUR_V_UP_reg[113]\ : out STD_LOGIC;
    \genblk2[113].NEUR_V_DOWN_reg[113]\ : out STD_LOGIC;
    \genblk2[114].NEUR_V_UP_reg[114]\ : out STD_LOGIC;
    \genblk2[114].NEUR_V_DOWN_reg[114]\ : out STD_LOGIC;
    \genblk2[115].NEUR_V_UP_reg[115]\ : out STD_LOGIC;
    \genblk2[115].NEUR_V_DOWN_reg[115]\ : out STD_LOGIC;
    \genblk2[116].NEUR_V_UP_reg[116]\ : out STD_LOGIC;
    \genblk2[116].NEUR_V_DOWN_reg[116]\ : out STD_LOGIC;
    \genblk2[117].NEUR_V_UP_reg[117]\ : out STD_LOGIC;
    \genblk2[117].NEUR_V_DOWN_reg[117]\ : out STD_LOGIC;
    \genblk2[118].NEUR_V_UP_reg[118]\ : out STD_LOGIC;
    \genblk2[118].NEUR_V_DOWN_reg[118]\ : out STD_LOGIC;
    \genblk2[119].NEUR_V_UP_reg[119]\ : out STD_LOGIC;
    \genblk2[119].NEUR_V_DOWN_reg[119]\ : out STD_LOGIC;
    \genblk2[120].NEUR_V_UP_reg[120]\ : out STD_LOGIC;
    \genblk2[120].NEUR_V_DOWN_reg[120]\ : out STD_LOGIC;
    \genblk2[121].NEUR_V_UP_reg[121]\ : out STD_LOGIC;
    \genblk2[121].NEUR_V_DOWN_reg[121]\ : out STD_LOGIC;
    \genblk2[122].NEUR_V_UP_reg[122]\ : out STD_LOGIC;
    \genblk2[122].NEUR_V_DOWN_reg[122]\ : out STD_LOGIC;
    \genblk2[123].NEUR_V_UP_reg[123]\ : out STD_LOGIC;
    \genblk2[123].NEUR_V_DOWN_reg[123]\ : out STD_LOGIC;
    \genblk2[124].NEUR_V_UP_reg[124]\ : out STD_LOGIC;
    \genblk2[124].NEUR_V_DOWN_reg[124]\ : out STD_LOGIC;
    \genblk2[125].NEUR_V_UP_reg[125]\ : out STD_LOGIC;
    \genblk2[125].NEUR_V_DOWN_reg[125]\ : out STD_LOGIC;
    \genblk2[126].NEUR_V_UP_reg[126]\ : out STD_LOGIC;
    \genblk2[126].NEUR_V_DOWN_reg[126]\ : out STD_LOGIC;
    \genblk2[127].NEUR_V_UP_reg[127]\ : out STD_LOGIC;
    \genblk2[127].NEUR_V_DOWN_reg[127]\ : out STD_LOGIC;
    \genblk2[96].NEUR_V_UP_reg[96]\ : out STD_LOGIC;
    \genblk2[96].NEUR_V_DOWN_reg[96]\ : out STD_LOGIC;
    \genblk2[97].NEUR_V_UP_reg[97]\ : out STD_LOGIC;
    \genblk2[97].NEUR_V_DOWN_reg[97]\ : out STD_LOGIC;
    \genblk2[98].NEUR_V_UP_reg[98]\ : out STD_LOGIC;
    \genblk2[98].NEUR_V_DOWN_reg[98]\ : out STD_LOGIC;
    \genblk2[99].NEUR_V_UP_reg[99]\ : out STD_LOGIC;
    \genblk2[99].NEUR_V_DOWN_reg[99]\ : out STD_LOGIC;
    \genblk2[100].NEUR_V_UP_reg[100]\ : out STD_LOGIC;
    \genblk2[100].NEUR_V_DOWN_reg[100]\ : out STD_LOGIC;
    \genblk2[101].NEUR_V_UP_reg[101]\ : out STD_LOGIC;
    \genblk2[101].NEUR_V_DOWN_reg[101]\ : out STD_LOGIC;
    \genblk2[102].NEUR_V_UP_reg[102]\ : out STD_LOGIC;
    \genblk2[102].NEUR_V_DOWN_reg[102]\ : out STD_LOGIC;
    \genblk2[103].NEUR_V_UP_reg[103]\ : out STD_LOGIC;
    \genblk2[103].NEUR_V_DOWN_reg[103]\ : out STD_LOGIC;
    \genblk2[104].NEUR_V_UP_reg[104]\ : out STD_LOGIC;
    \genblk2[104].NEUR_V_DOWN_reg[104]\ : out STD_LOGIC;
    \genblk2[105].NEUR_V_UP_reg[105]\ : out STD_LOGIC;
    \genblk2[105].NEUR_V_DOWN_reg[105]\ : out STD_LOGIC;
    \genblk2[106].NEUR_V_UP_reg[106]\ : out STD_LOGIC;
    \genblk2[106].NEUR_V_DOWN_reg[106]\ : out STD_LOGIC;
    \genblk2[107].NEUR_V_UP_reg[107]\ : out STD_LOGIC;
    \genblk2[107].NEUR_V_DOWN_reg[107]\ : out STD_LOGIC;
    \genblk2[108].NEUR_V_UP_reg[108]\ : out STD_LOGIC;
    \genblk2[108].NEUR_V_DOWN_reg[108]\ : out STD_LOGIC;
    \genblk2[109].NEUR_V_UP_reg[109]\ : out STD_LOGIC;
    \genblk2[109].NEUR_V_DOWN_reg[109]\ : out STD_LOGIC;
    \genblk2[110].NEUR_V_UP_reg[110]\ : out STD_LOGIC;
    \genblk2[110].NEUR_V_DOWN_reg[110]\ : out STD_LOGIC;
    \genblk2[111].NEUR_V_UP_reg[111]\ : out STD_LOGIC;
    \genblk2[111].NEUR_V_DOWN_reg[111]\ : out STD_LOGIC;
    \genblk2[80].NEUR_V_UP_reg[80]\ : out STD_LOGIC;
    \genblk2[80].NEUR_V_DOWN_reg[80]\ : out STD_LOGIC;
    \genblk2[81].NEUR_V_UP_reg[81]\ : out STD_LOGIC;
    \genblk2[81].NEUR_V_DOWN_reg[81]\ : out STD_LOGIC;
    \genblk2[82].NEUR_V_UP_reg[82]\ : out STD_LOGIC;
    \genblk2[82].NEUR_V_DOWN_reg[82]\ : out STD_LOGIC;
    \genblk2[83].NEUR_V_UP_reg[83]\ : out STD_LOGIC;
    \genblk2[83].NEUR_V_DOWN_reg[83]\ : out STD_LOGIC;
    \genblk2[84].NEUR_V_UP_reg[84]\ : out STD_LOGIC;
    \genblk2[84].NEUR_V_DOWN_reg[84]\ : out STD_LOGIC;
    \genblk2[85].NEUR_V_UP_reg[85]\ : out STD_LOGIC;
    \genblk2[85].NEUR_V_DOWN_reg[85]\ : out STD_LOGIC;
    \genblk2[86].NEUR_V_UP_reg[86]\ : out STD_LOGIC;
    \genblk2[86].NEUR_V_DOWN_reg[86]\ : out STD_LOGIC;
    \genblk2[87].NEUR_V_UP_reg[87]\ : out STD_LOGIC;
    \genblk2[87].NEUR_V_DOWN_reg[87]\ : out STD_LOGIC;
    \genblk2[88].NEUR_V_UP_reg[88]\ : out STD_LOGIC;
    \genblk2[88].NEUR_V_DOWN_reg[88]\ : out STD_LOGIC;
    \genblk2[89].NEUR_V_UP_reg[89]\ : out STD_LOGIC;
    \genblk2[89].NEUR_V_DOWN_reg[89]\ : out STD_LOGIC;
    \genblk2[90].NEUR_V_UP_reg[90]\ : out STD_LOGIC;
    \genblk2[90].NEUR_V_DOWN_reg[90]\ : out STD_LOGIC;
    \genblk2[91].NEUR_V_UP_reg[91]\ : out STD_LOGIC;
    \genblk2[91].NEUR_V_DOWN_reg[91]\ : out STD_LOGIC;
    \genblk2[92].NEUR_V_UP_reg[92]\ : out STD_LOGIC;
    \genblk2[92].NEUR_V_DOWN_reg[92]\ : out STD_LOGIC;
    \genblk2[93].NEUR_V_UP_reg[93]\ : out STD_LOGIC;
    \genblk2[93].NEUR_V_DOWN_reg[93]\ : out STD_LOGIC;
    \genblk2[94].NEUR_V_UP_reg[94]\ : out STD_LOGIC;
    \genblk2[94].NEUR_V_DOWN_reg[94]\ : out STD_LOGIC;
    \genblk2[95].NEUR_V_UP_reg[95]\ : out STD_LOGIC;
    \genblk2[95].NEUR_V_DOWN_reg[95]\ : out STD_LOGIC;
    \genblk2[64].NEUR_V_UP_reg[64]\ : out STD_LOGIC;
    \genblk2[64].NEUR_V_DOWN_reg[64]\ : out STD_LOGIC;
    \genblk2[65].NEUR_V_UP_reg[65]\ : out STD_LOGIC;
    \genblk2[65].NEUR_V_DOWN_reg[65]\ : out STD_LOGIC;
    \genblk2[66].NEUR_V_UP_reg[66]\ : out STD_LOGIC;
    \genblk2[66].NEUR_V_DOWN_reg[66]\ : out STD_LOGIC;
    \genblk2[67].NEUR_V_UP_reg[67]\ : out STD_LOGIC;
    \genblk2[67].NEUR_V_DOWN_reg[67]\ : out STD_LOGIC;
    \genblk2[68].NEUR_V_UP_reg[68]\ : out STD_LOGIC;
    \genblk2[68].NEUR_V_DOWN_reg[68]\ : out STD_LOGIC;
    \genblk2[69].NEUR_V_UP_reg[69]\ : out STD_LOGIC;
    \genblk2[69].NEUR_V_DOWN_reg[69]\ : out STD_LOGIC;
    \genblk2[70].NEUR_V_UP_reg[70]\ : out STD_LOGIC;
    \genblk2[70].NEUR_V_DOWN_reg[70]\ : out STD_LOGIC;
    \genblk2[71].NEUR_V_UP_reg[71]\ : out STD_LOGIC;
    \genblk2[71].NEUR_V_DOWN_reg[71]\ : out STD_LOGIC;
    \genblk2[72].NEUR_V_UP_reg[72]\ : out STD_LOGIC;
    \genblk2[72].NEUR_V_DOWN_reg[72]\ : out STD_LOGIC;
    \genblk2[73].NEUR_V_UP_reg[73]\ : out STD_LOGIC;
    \genblk2[73].NEUR_V_DOWN_reg[73]\ : out STD_LOGIC;
    \genblk2[74].NEUR_V_UP_reg[74]\ : out STD_LOGIC;
    \genblk2[74].NEUR_V_DOWN_reg[74]\ : out STD_LOGIC;
    \genblk2[75].NEUR_V_UP_reg[75]\ : out STD_LOGIC;
    \genblk2[75].NEUR_V_DOWN_reg[75]\ : out STD_LOGIC;
    \genblk2[76].NEUR_V_UP_reg[76]\ : out STD_LOGIC;
    \genblk2[76].NEUR_V_DOWN_reg[76]\ : out STD_LOGIC;
    \genblk2[77].NEUR_V_UP_reg[77]\ : out STD_LOGIC;
    \genblk2[77].NEUR_V_DOWN_reg[77]\ : out STD_LOGIC;
    \genblk2[78].NEUR_V_UP_reg[78]\ : out STD_LOGIC;
    \genblk2[78].NEUR_V_DOWN_reg[78]\ : out STD_LOGIC;
    \genblk2[79].NEUR_V_UP_reg[79]\ : out STD_LOGIC;
    \genblk2[79].NEUR_V_DOWN_reg[79]\ : out STD_LOGIC;
    \genblk2[48].NEUR_V_UP_reg[48]\ : out STD_LOGIC;
    \genblk2[48].NEUR_V_DOWN_reg[48]\ : out STD_LOGIC;
    \genblk2[49].NEUR_V_UP_reg[49]\ : out STD_LOGIC;
    \genblk2[49].NEUR_V_DOWN_reg[49]\ : out STD_LOGIC;
    \genblk2[50].NEUR_V_UP_reg[50]\ : out STD_LOGIC;
    \genblk2[50].NEUR_V_DOWN_reg[50]\ : out STD_LOGIC;
    \genblk2[51].NEUR_V_UP_reg[51]\ : out STD_LOGIC;
    \genblk2[51].NEUR_V_DOWN_reg[51]\ : out STD_LOGIC;
    \genblk2[52].NEUR_V_UP_reg[52]\ : out STD_LOGIC;
    \genblk2[52].NEUR_V_DOWN_reg[52]\ : out STD_LOGIC;
    \genblk2[53].NEUR_V_UP_reg[53]\ : out STD_LOGIC;
    \genblk2[53].NEUR_V_DOWN_reg[53]\ : out STD_LOGIC;
    \genblk2[54].NEUR_V_UP_reg[54]\ : out STD_LOGIC;
    \genblk2[54].NEUR_V_DOWN_reg[54]\ : out STD_LOGIC;
    \genblk2[55].NEUR_V_UP_reg[55]\ : out STD_LOGIC;
    \genblk2[55].NEUR_V_DOWN_reg[55]\ : out STD_LOGIC;
    \genblk2[56].NEUR_V_UP_reg[56]\ : out STD_LOGIC;
    \genblk2[56].NEUR_V_DOWN_reg[56]\ : out STD_LOGIC;
    \genblk2[57].NEUR_V_UP_reg[57]\ : out STD_LOGIC;
    \genblk2[57].NEUR_V_DOWN_reg[57]\ : out STD_LOGIC;
    \genblk2[58].NEUR_V_UP_reg[58]\ : out STD_LOGIC;
    \genblk2[58].NEUR_V_DOWN_reg[58]\ : out STD_LOGIC;
    \genblk2[59].NEUR_V_UP_reg[59]\ : out STD_LOGIC;
    \genblk2[59].NEUR_V_DOWN_reg[59]\ : out STD_LOGIC;
    \genblk2[60].NEUR_V_UP_reg[60]\ : out STD_LOGIC;
    \genblk2[60].NEUR_V_DOWN_reg[60]\ : out STD_LOGIC;
    \genblk2[61].NEUR_V_UP_reg[61]\ : out STD_LOGIC;
    \genblk2[61].NEUR_V_DOWN_reg[61]\ : out STD_LOGIC;
    \genblk2[62].NEUR_V_UP_reg[62]\ : out STD_LOGIC;
    \genblk2[62].NEUR_V_DOWN_reg[62]\ : out STD_LOGIC;
    \genblk2[63].NEUR_V_UP_reg[63]\ : out STD_LOGIC;
    \genblk2[63].NEUR_V_DOWN_reg[63]\ : out STD_LOGIC;
    \genblk2[32].NEUR_V_UP_reg[32]\ : out STD_LOGIC;
    \genblk2[32].NEUR_V_DOWN_reg[32]\ : out STD_LOGIC;
    \genblk2[33].NEUR_V_UP_reg[33]\ : out STD_LOGIC;
    \genblk2[33].NEUR_V_DOWN_reg[33]\ : out STD_LOGIC;
    \genblk2[34].NEUR_V_UP_reg[34]\ : out STD_LOGIC;
    \genblk2[34].NEUR_V_DOWN_reg[34]\ : out STD_LOGIC;
    \genblk2[35].NEUR_V_UP_reg[35]\ : out STD_LOGIC;
    \genblk2[35].NEUR_V_DOWN_reg[35]\ : out STD_LOGIC;
    \genblk2[36].NEUR_V_UP_reg[36]\ : out STD_LOGIC;
    \genblk2[36].NEUR_V_DOWN_reg[36]\ : out STD_LOGIC;
    \genblk2[37].NEUR_V_UP_reg[37]\ : out STD_LOGIC;
    \genblk2[37].NEUR_V_DOWN_reg[37]\ : out STD_LOGIC;
    \genblk2[38].NEUR_V_UP_reg[38]\ : out STD_LOGIC;
    \genblk2[38].NEUR_V_DOWN_reg[38]\ : out STD_LOGIC;
    \genblk2[39].NEUR_V_UP_reg[39]\ : out STD_LOGIC;
    \genblk2[39].NEUR_V_DOWN_reg[39]\ : out STD_LOGIC;
    \genblk2[40].NEUR_V_UP_reg[40]\ : out STD_LOGIC;
    \genblk2[40].NEUR_V_DOWN_reg[40]\ : out STD_LOGIC;
    \genblk2[41].NEUR_V_UP_reg[41]\ : out STD_LOGIC;
    \genblk2[41].NEUR_V_DOWN_reg[41]\ : out STD_LOGIC;
    \genblk2[42].NEUR_V_UP_reg[42]\ : out STD_LOGIC;
    \genblk2[42].NEUR_V_DOWN_reg[42]\ : out STD_LOGIC;
    \genblk2[43].NEUR_V_UP_reg[43]\ : out STD_LOGIC;
    \genblk2[43].NEUR_V_DOWN_reg[43]\ : out STD_LOGIC;
    \genblk2[44].NEUR_V_UP_reg[44]\ : out STD_LOGIC;
    \genblk2[44].NEUR_V_DOWN_reg[44]\ : out STD_LOGIC;
    \genblk2[45].NEUR_V_UP_reg[45]\ : out STD_LOGIC;
    \genblk2[45].NEUR_V_DOWN_reg[45]\ : out STD_LOGIC;
    \genblk2[46].NEUR_V_UP_reg[46]\ : out STD_LOGIC;
    \genblk2[46].NEUR_V_DOWN_reg[46]\ : out STD_LOGIC;
    \genblk2[47].NEUR_V_UP_reg[47]\ : out STD_LOGIC;
    \genblk2[47].NEUR_V_DOWN_reg[47]\ : out STD_LOGIC;
    \genblk2[16].NEUR_V_UP_reg[16]\ : out STD_LOGIC;
    \genblk2[16].NEUR_V_DOWN_reg[16]\ : out STD_LOGIC;
    \genblk2[17].NEUR_V_UP_reg[17]\ : out STD_LOGIC;
    \genblk2[17].NEUR_V_DOWN_reg[17]\ : out STD_LOGIC;
    \genblk2[18].NEUR_V_UP_reg[18]\ : out STD_LOGIC;
    \genblk2[18].NEUR_V_DOWN_reg[18]\ : out STD_LOGIC;
    \genblk2[19].NEUR_V_UP_reg[19]\ : out STD_LOGIC;
    \genblk2[19].NEUR_V_DOWN_reg[19]\ : out STD_LOGIC;
    \genblk2[20].NEUR_V_UP_reg[20]\ : out STD_LOGIC;
    \genblk2[20].NEUR_V_DOWN_reg[20]\ : out STD_LOGIC;
    \genblk2[21].NEUR_V_UP_reg[21]\ : out STD_LOGIC;
    \genblk2[21].NEUR_V_DOWN_reg[21]\ : out STD_LOGIC;
    \genblk2[22].NEUR_V_UP_reg[22]\ : out STD_LOGIC;
    \genblk2[22].NEUR_V_DOWN_reg[22]\ : out STD_LOGIC;
    \genblk2[23].NEUR_V_UP_reg[23]\ : out STD_LOGIC;
    \genblk2[23].NEUR_V_DOWN_reg[23]\ : out STD_LOGIC;
    \genblk2[24].NEUR_V_UP_reg[24]\ : out STD_LOGIC;
    \genblk2[24].NEUR_V_DOWN_reg[24]\ : out STD_LOGIC;
    \genblk2[25].NEUR_V_UP_reg[25]\ : out STD_LOGIC;
    \genblk2[25].NEUR_V_DOWN_reg[25]\ : out STD_LOGIC;
    \genblk2[26].NEUR_V_UP_reg[26]\ : out STD_LOGIC;
    \genblk2[26].NEUR_V_DOWN_reg[26]\ : out STD_LOGIC;
    \genblk2[27].NEUR_V_UP_reg[27]\ : out STD_LOGIC;
    \genblk2[27].NEUR_V_DOWN_reg[27]\ : out STD_LOGIC;
    \genblk2[28].NEUR_V_UP_reg[28]\ : out STD_LOGIC;
    CTRL_NEURMEM_ADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk2[28].NEUR_V_DOWN_reg[28]\ : out STD_LOGIC;
    \genblk2[29].NEUR_V_UP_reg[29]\ : out STD_LOGIC;
    \genblk2[29].NEUR_V_DOWN_reg[29]\ : out STD_LOGIC;
    \genblk2[30].NEUR_V_UP_reg[30]\ : out STD_LOGIC;
    \genblk2[30].NEUR_V_DOWN_reg[30]\ : out STD_LOGIC;
    \genblk2[31].NEUR_V_UP_reg[31]\ : out STD_LOGIC;
    \genblk2[31].NEUR_V_DOWN_reg[31]\ : out STD_LOGIC;
    \genblk2[0].NEUR_V_UP_reg[0]\ : out STD_LOGIC;
    \genblk2[0].NEUR_V_DOWN_reg[0]\ : out STD_LOGIC;
    \genblk2[1].NEUR_V_UP_reg[1]\ : out STD_LOGIC;
    \genblk2[1].NEUR_V_DOWN_reg[1]\ : out STD_LOGIC;
    \genblk2[2].NEUR_V_UP_reg[2]\ : out STD_LOGIC;
    \genblk2[2].NEUR_V_DOWN_reg[2]\ : out STD_LOGIC;
    \genblk2[3].NEUR_V_UP_reg[3]\ : out STD_LOGIC;
    \genblk2[3].NEUR_V_DOWN_reg[3]\ : out STD_LOGIC;
    \genblk2[4].NEUR_V_UP_reg[4]\ : out STD_LOGIC;
    \genblk2[4].NEUR_V_DOWN_reg[4]\ : out STD_LOGIC;
    \genblk2[5].NEUR_V_UP_reg[5]\ : out STD_LOGIC;
    \genblk2[5].NEUR_V_DOWN_reg[5]\ : out STD_LOGIC;
    \genblk2[6].NEUR_V_UP_reg[6]\ : out STD_LOGIC;
    \genblk2[6].NEUR_V_DOWN_reg[6]\ : out STD_LOGIC;
    \genblk2[7].NEUR_V_UP_reg[7]\ : out STD_LOGIC;
    \genblk2[7].NEUR_V_DOWN_reg[7]\ : out STD_LOGIC;
    \genblk2[8].NEUR_V_UP_reg[8]\ : out STD_LOGIC;
    \genblk2[8].NEUR_V_DOWN_reg[8]\ : out STD_LOGIC;
    \genblk2[9].NEUR_V_UP_reg[9]\ : out STD_LOGIC;
    \genblk2[9].NEUR_V_DOWN_reg[9]\ : out STD_LOGIC;
    \genblk2[10].NEUR_V_UP_reg[10]\ : out STD_LOGIC;
    \genblk2[10].NEUR_V_DOWN_reg[10]\ : out STD_LOGIC;
    \genblk2[11].NEUR_V_UP_reg[11]\ : out STD_LOGIC;
    \genblk2[11].NEUR_V_DOWN_reg[11]\ : out STD_LOGIC;
    \genblk2[12].NEUR_V_UP_reg[12]\ : out STD_LOGIC;
    \genblk2[12].NEUR_V_DOWN_reg[12]\ : out STD_LOGIC;
    \genblk2[13].NEUR_V_UP_reg[13]\ : out STD_LOGIC;
    \genblk2[13].NEUR_V_DOWN_reg[13]\ : out STD_LOGIC;
    \genblk2[14].NEUR_V_UP_reg[14]\ : out STD_LOGIC;
    \genblk2[14].NEUR_V_DOWN_reg[14]\ : out STD_LOGIC;
    \genblk2[15].NEUR_V_UP_reg[15]\ : out STD_LOGIC;
    \genblk2[15].NEUR_V_DOWN_reg[15]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[1]_2\ : out STD_LOGIC;
    SPI_OUT_AER_MONITOR_EN_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    synapse_state_event : out STD_LOGIC;
    \SPI_MONITOR_NEUR_ADDR_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_NEURMEM_CS : out STD_LOGIC;
    CTRL_NEURMEM_WE : out STD_LOGIC;
    CTRL_SYNARRAY_ADDR : out STD_LOGIC_VECTOR ( 12 downto 0 );
    CTRL_SYNARRAY_CS : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_32\ : out STD_LOGIC;
    CTRL_AEROUT_POP_NEUR : out STD_LOGIC;
    CTRL_SCHED_VIRTS : out STD_LOGIC_VECTOR ( 4 downto 0 );
    CTRL_SCHED_EVENT_IN : out STD_LOGIC_VECTOR ( 0 to 0 );
    AERIN_ACK : out STD_LOGIC;
    \neur_cnt_reg[7]_0\ : out STD_LOGIC;
    \neur_cnt_reg[4]_1\ : out STD_LOGIC;
    data_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WE : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_33\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_9\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_34\ : out STD_LOGIC;
    \AERIN_ADDR[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_state_reg[0]_10\ : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg_3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    event_inh : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_11\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_12\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_13\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_14\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_15\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_16\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_17\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_18\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_19\ : out STD_LOGIC;
    AERIN_ADDR_8_sp_1 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AERIN_REQ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RST_sync : in STD_LOGIC;
    CTRL_READBACK_EVENT : in STD_LOGIC;
    CTRL_PROG_EVENT : in STD_LOGIC;
    SPI_GATE_ACTIVITY : in STD_LOGIC;
    \AEROUT_ADDR_reg[6]\ : in STD_LOGIC;
    NEUR_EVENT_OUT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \empty_i_11__31\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[30].mem_reg[30][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[29].mem_reg[29][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[28].mem_reg[28][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[27].mem_reg[27][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[26].mem_reg[26][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[25].mem_reg[25][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[24].mem_reg[24][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[23].mem_reg[23][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[22].mem_reg[22][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[21].mem_reg[21][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[20].mem_reg[20][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[19].mem_reg[19][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[18].mem_reg[18][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[17].mem_reg[17][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[16].mem_reg[16][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[15].mem_reg[15][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[14].mem_reg[14][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[13].mem_reg[13][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[12].mem_reg[12][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[11].mem_reg[11][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[10].mem_reg[10][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[9].mem_reg[9][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[8].mem_reg[8][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[7].mem_reg[7][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[6].mem_reg[6][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[5].mem_reg[5][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[4].mem_reg[4][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[3].mem_reg[3][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].mem_reg[2][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].mem_reg[1][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[0].mem_reg[0][12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : in STD_LOGIC;
    SRAM_reg_1_1 : in STD_LOGIC;
    AEROUT_CTRL_BUSY : in STD_LOGIC;
    \FSM_sequential_state[2]_i_6_0\ : in STD_LOGIC;
    SCHED_FULL : in STD_LOGIC;
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Qr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SRAM_reg_7_0 : in STD_LOGIC;
    SRAM_reg_6_0 : in STD_LOGIC;
    SRAM_reg_5_0 : in STD_LOGIC;
    SRAM_reg_4_0 : in STD_LOGIC;
    SRAM_reg_3_0 : in STD_LOGIC;
    SRAM_reg_2_0 : in STD_LOGIC;
    SRAM_reg_1_2 : in STD_LOGIC;
    SRAM_reg_0_1 : in STD_LOGIC;
    \genblk2[243].NEUR_V_UP_reg[243]_0\ : in STD_LOGIC;
    NEUR_V_UP : in STD_LOGIC_VECTOR ( 255 downto 0 );
    \genblk2[243].NEUR_V_DOWN_reg[243]_0\ : in STD_LOGIC;
    NEUR_V_DOWN : in STD_LOGIC_VECTOR ( 255 downto 0 );
    NEUR_STATE_MONITOR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR_reg[6]_0\ : in STD_LOGIC;
    SPI_OUT_AER_MONITOR_EN : in STD_LOGIC;
    \AEROUT_ADDR_reg[6]_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[5]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[5]_0\ : in STD_LOGIC;
    SCHED_DATA_OUT : in STD_LOGIC_VECTOR ( 12 downto 0 );
    SPI_AER_SRC_CTRL_nNEUR : in STD_LOGIC;
    \AEROUT_ADDR_reg[4]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[4]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \AEROUT_ADDR_reg[4]_2\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[3]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[3]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[3]_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[2]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[2]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[2]_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[1]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \AEROUT_ADDR_reg[0]_0\ : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    SPI_MONITOR_NEUR_ADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SPI_MONITOR_SYN_ADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_20\ : in STD_LOGIC;
    CTRL_OP_CODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_state_reg[3]_6\ : in STD_LOGIC;
    SCHED_EMPTY : in STD_LOGIC;
    SRAM_reg_0_2 : in STD_LOGIC;
    SRAM_reg_0_3 : in STD_LOGIC;
    SRAM_reg_0_4 : in STD_LOGIC;
    SRAM_reg_0_5 : in STD_LOGIC;
    SRAM_reg_0_6 : in STD_LOGIC;
    SRAM_reg_0_7 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_4\ : in STD_LOGIC;
    CTRL_SPI_ADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    SPI_SDSP_ON_SYN_STIM : in STD_LOGIC;
    \empty_i_17__5\ : in STD_LOGIC;
    \empty_i_32__2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_18\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_11__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__21\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_58\ : in STD_LOGIC;
    SRAM_reg_7_1 : in STD_LOGIC;
    SRAM_reg_7_2 : in STD_LOGIC;
    SRAM_reg_7_i_8_0 : in STD_LOGIC;
    SRAM_reg_7_i_8_1 : in STD_LOGIC;
    SRAM_reg_7_i_8_2 : in STD_LOGIC;
    SRAM_reg_7_i_8_3 : in STD_LOGIC;
    SRAM_reg_3_i_8_0 : in STD_LOGIC;
    SPI_UPDATE_UNMAPPED_SYN : in STD_LOGIC;
    SRAM_reg_6_1 : in STD_LOGIC;
    SRAM_reg_6_2 : in STD_LOGIC;
    SRAM_reg_6_i_8_0 : in STD_LOGIC;
    SRAM_reg_6_i_8_1 : in STD_LOGIC;
    SRAM_reg_6_i_8_2 : in STD_LOGIC;
    SRAM_reg_6_i_8_3 : in STD_LOGIC;
    SRAM_reg_2_i_8_0 : in STD_LOGIC;
    SRAM_reg_5_1 : in STD_LOGIC;
    SRAM_reg_5_2 : in STD_LOGIC;
    SRAM_reg_5_i_8_0 : in STD_LOGIC;
    SRAM_reg_5_i_8_1 : in STD_LOGIC;
    SRAM_reg_5_i_8_2 : in STD_LOGIC;
    SRAM_reg_5_i_8_3 : in STD_LOGIC;
    SRAM_reg_4_1 : in STD_LOGIC;
    SRAM_reg_4_2 : in STD_LOGIC;
    SRAM_reg_4_i_8_0 : in STD_LOGIC;
    SRAM_reg_4_i_8_1 : in STD_LOGIC;
    SRAM_reg_4_i_8_2 : in STD_LOGIC;
    SRAM_reg_4_i_8_3 : in STD_LOGIC;
    SRAM_reg_0_i_44_0 : in STD_LOGIC;
    SRAM_reg_3_1 : in STD_LOGIC;
    SRAM_reg_3_2 : in STD_LOGIC;
    SRAM_reg_3_i_8_1 : in STD_LOGIC;
    SRAM_reg_3_i_8_2 : in STD_LOGIC;
    SRAM_reg_3_i_8_3 : in STD_LOGIC;
    SRAM_reg_3_i_8_4 : in STD_LOGIC;
    SRAM_reg_2_1 : in STD_LOGIC;
    SRAM_reg_2_2 : in STD_LOGIC;
    SRAM_reg_2_i_8_1 : in STD_LOGIC;
    SRAM_reg_2_i_8_2 : in STD_LOGIC;
    SRAM_reg_2_i_8_3 : in STD_LOGIC;
    SRAM_reg_2_i_8_4 : in STD_LOGIC;
    SRAM_reg_1_3 : in STD_LOGIC;
    SRAM_reg_1_4 : in STD_LOGIC;
    SRAM_reg_1_i_8_0 : in STD_LOGIC;
    SRAM_reg_1_i_8_1 : in STD_LOGIC;
    SRAM_reg_1_i_8_2 : in STD_LOGIC;
    SRAM_reg_1_i_8_3 : in STD_LOGIC;
    SRAM_reg_0_8 : in STD_LOGIC;
    SRAM_reg_0_9 : in STD_LOGIC;
    SRAM_reg_0_i_44_1 : in STD_LOGIC;
    SRAM_reg_0_i_44_2 : in STD_LOGIC;
    SRAM_reg_0_i_44_3 : in STD_LOGIC;
    SRAM_reg_0_i_44_4 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SRAM_reg_1_5 : in STD_LOGIC;
    SRAM_reg_1_6 : in STD_LOGIC;
    SRAM_reg_1_7 : in STD_LOGIC;
    SRAM_reg_1_8 : in STD_LOGIC;
    SRAM_reg_1_9 : in STD_LOGIC;
    SRAM_reg_1_10 : in STD_LOGIC;
    SRAM_reg_1_11 : in STD_LOGIC;
    SRAM_reg_1_12 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SYN_SIGN : in STD_LOGIC;
    state_inacc_next0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_i_321 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_323 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \neuron_state_monitor_samp[0]_i_4\ : in STD_LOGIC;
    \neuron_state_monitor_samp[0]_i_4_0\ : in STD_LOGIC;
    SRAM_reg_1_13 : in STD_LOGIC;
    SRAM_reg_1_14 : in STD_LOGIC;
    CTRL_PROG_DATA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_15 : in STD_LOGIC;
    SRAM_reg_1_16 : in STD_LOGIC;
    SRAM_reg_1_17 : in STD_LOGIC;
    SRAM_reg_1_18 : in STD_LOGIC;
    SRAM_reg_1_19 : in STD_LOGIC;
    SRAM_reg_1_20 : in STD_LOGIC;
    SRAM_reg_1_21 : in STD_LOGIC;
    SRAM_reg_1_22 : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_controller;

architecture STRUCTURE of ODIN_design_ODIN_0_0_controller is
  signal AERIN_ADDR_4_sn_1 : STD_LOGIC;
  signal AERIN_ADDR_8_sn_1 : STD_LOGIC;
  signal \^aerin_req_sync\ : STD_LOGIC;
  signal AERIN_REQ_sync_int : STD_LOGIC;
  signal \^aerin_req_sync_reg_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_2_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_2_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_2_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_2_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_2_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_4_n_0\ : STD_LOGIC;
  signal \^aerout_req_reg\ : STD_LOGIC;
  signal \^ctrl_neurmem_addr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ctrl_neurmem_cs\ : STD_LOGIC;
  signal \^ctrl_neurmem_we\ : STD_LOGIC;
  signal CTRL_NEUR_VIRTS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CTRL_PROG_EVENT_sync : STD_LOGIC;
  signal CTRL_PROG_EVENT_sync_int : STD_LOGIC;
  signal CTRL_READBACK_EVENT_sync : STD_LOGIC;
  signal CTRL_READBACK_EVENT_sync_int : STD_LOGIC;
  signal \^ctrl_synarray_addr\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^ctrl_synarray_cs\ : STD_LOGIC;
  signal CTRL_SYNARRAY_WE : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_11\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^fsm_sequential_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_1\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_2\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_3\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[2]_32\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^spi_gate_activity_sync\ : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_10_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_11_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_12_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_13_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_14_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_15_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_16_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_2_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_3_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_4_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_5_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_8_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_i_9_n_0 : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync_int : STD_LOGIC;
  signal \^spi_monitor_neur_addr_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sram_reg_0\ : STD_LOGIC;
  signal \^sram_reg_0_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_120_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_41_n_0 : STD_LOGIC;
  signal \SRAM_reg_0_i_43__0_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_44_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_49_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_50_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_51_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_63_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_64_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_65_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_66_n_0 : STD_LOGIC;
  signal \SRAM_reg_0_i_85__0_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_86_n_0 : STD_LOGIC;
  signal \^sram_reg_1\ : STD_LOGIC;
  signal SRAM_reg_1_i_19_n_0 : STD_LOGIC;
  signal \SRAM_reg_1_i_7__0_n_0\ : STD_LOGIC;
  signal SRAM_reg_1_i_84_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_8_n_0 : STD_LOGIC;
  signal \^sram_reg_2\ : STD_LOGIC;
  signal SRAM_reg_2_i_7_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_8_n_0 : STD_LOGIC;
  signal \^sram_reg_3\ : STD_LOGIC;
  signal SRAM_reg_3_i_7_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_8_n_0 : STD_LOGIC;
  signal \^sram_reg_4\ : STD_LOGIC;
  signal SRAM_reg_4_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_7_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_8_n_0 : STD_LOGIC;
  signal \^sram_reg_5\ : STD_LOGIC;
  signal SRAM_reg_5_i_19_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_7_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_8_n_0 : STD_LOGIC;
  signal \^sram_reg_6\ : STD_LOGIC;
  signal SRAM_reg_6_i_7_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_8_n_0 : STD_LOGIC;
  signal \^sram_reg_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRAM_reg_7_i_7_n_0 : STD_LOGIC;
  signal \aer_out_0/neuron_state_event2\ : STD_LOGIC;
  signal \aer_out_0/synapse_state_event_cond0\ : STD_LOGIC;
  signal \ctrl_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[16]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[17]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[18]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[19]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[20]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[21]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[22]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[23]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[24]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[25]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[26]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[27]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[28]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[29]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[30]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[31]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[31]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ctrl_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ctrl_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \ctrl_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \^event_inh\ : STD_LOGIC;
  signal \genblk1[3].mem[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][2]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][5]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \genblk2[0].NEUR_V_UP[0]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[0].NEUR_V_UP[0]_i_3_n_0\ : STD_LOGIC;
  signal \genblk2[0].NEUR_V_UP[0]_i_5_n_0\ : STD_LOGIC;
  signal \genblk2[0].NEUR_V_UP[0]_i_6_n_0\ : STD_LOGIC;
  signal \genblk2[10].NEUR_V_UP[10]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[11].NEUR_V_UP[11]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[128].NEUR_V_UP[128]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[12].NEUR_V_UP[12]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[13].NEUR_V_UP[13]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[14].NEUR_V_UP[14]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[15].NEUR_V_UP[15]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[192].NEUR_V_UP[192]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[1].NEUR_V_UP[1]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[1].NEUR_V_UP[1]_i_3_n_0\ : STD_LOGIC;
  signal \genblk2[1].NEUR_V_UP[1]_i_4_n_0\ : STD_LOGIC;
  signal \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\ : STD_LOGIC;
  signal \genblk2[2].NEUR_V_UP[2]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[3].NEUR_V_UP[3]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[4].NEUR_V_UP[4]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[5].NEUR_V_UP[5]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[5].NEUR_V_UP[5]_i_3_n_0\ : STD_LOGIC;
  signal \genblk2[5].NEUR_V_UP[5]_i_4_n_0\ : STD_LOGIC;
  signal \genblk2[64].NEUR_V_UP[64]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[6].NEUR_V_UP[6]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[7].NEUR_V_UP[7]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[8].NEUR_V_UP[8]_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[9].NEUR_V_UP[9]_i_2_n_0\ : STD_LOGIC;
  signal in56 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal neur_cnt : STD_LOGIC;
  signal \neur_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \neur_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \neur_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \neur_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \neur_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \neur_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \neur_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \neur_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \^neur_cnt_reg[4]_0\ : STD_LOGIC;
  signal \^neur_cnt_reg[5]_0\ : STD_LOGIC;
  signal \^neuron_state_event\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_10_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_11_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^synapse_state_event\ : STD_LOGIC;
  signal \^synapse_state_event_cond\ : STD_LOGIC;
  signal \synapse_state_samp[1]_i_2_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[1]_i_3_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[2]_i_2_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[2]_i_3_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[3]_i_10_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[3]_i_11_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[3]_i_12_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[3]_i_5_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[3]_i_6_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[3]_i_9_n_0\ : STD_LOGIC;
  signal \synapse_state_samp_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \synapse_state_samp_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \synapse_state_samp_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \synapse_state_samp_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE0\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE010_out\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE013_out\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE016_out\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE019_out\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE01_out\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE04_out\ : STD_LOGIC;
  signal \synaptic_core_0/SYN_PRE07_out\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in\ : STD_LOGIC;
  signal \synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in\ : STD_LOGIC;
  signal \synaptic_core_0/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_ctrl_cnt_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ctrl_cnt_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synapse_state_samp_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_synapse_state_samp_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synapse_state_samp_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AERIN_ACK_INST_0 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_8\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_14\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_7\ : label is "soft_lutpair26";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[3]\ : label is "R_SYN:0100,W_SYN:0011,R_NEUR:0010,WAIT_REQDN:1100,WAIT_SPIDN:0101,POP_VIRT:0110,W_NEUR:0001,WAIT:0000,POP_NEUR:0111,SYNAPSE:1001,BIST:1011,PUSH:1010,TREF:1000";
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_14 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_16 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_5 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_6 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_8 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_9 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_34 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_35 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_51 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_64 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_65 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_85__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_86 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_136 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_148 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_58 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_78 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_84 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of SRAM_reg_4_i_20 : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ctrl_cnt_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of empty_i_18 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of empty_i_27 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of empty_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of empty_i_43 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \genblk1[22].mem[22][12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \genblk1[23].mem[23][12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \genblk1[24].mem[24][12]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \genblk1[25].mem[25][12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \genblk1[26].mem[26][12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \genblk1[27].mem[27][12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \genblk1[28].mem[28][12]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \genblk1[29].mem[29][12]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \genblk1[30].mem[30][12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \genblk1[31].mem[31][12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][0]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][1]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][2]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][4]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][5]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][6]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][7]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][7]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][7]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_12__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_40\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \neur_cnt[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \neur_cnt[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \neur_cnt[4]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \neur_cnt[7]_i_5\ : label is "soft_lutpair10";
begin
  AERIN_ADDR_4_sp_1 <= AERIN_ADDR_4_sn_1;
  AERIN_ADDR_8_sp_1 <= AERIN_ADDR_8_sn_1;
  AERIN_REQ_sync <= \^aerin_req_sync\;
  AERIN_REQ_sync_reg_0 <= \^aerin_req_sync_reg_0\;
  AEROUT_REQ_reg <= \^aerout_req_reg\;
  CTRL_NEURMEM_ADDR(7 downto 0) <= \^ctrl_neurmem_addr\(7 downto 0);
  CTRL_NEURMEM_CS <= \^ctrl_neurmem_cs\;
  CTRL_NEURMEM_WE <= \^ctrl_neurmem_we\;
  CTRL_SYNARRAY_ADDR(12 downto 0) <= \^ctrl_synarray_addr\(12 downto 0);
  CTRL_SYNARRAY_CS <= \^ctrl_synarray_cs\;
  D(23 downto 0) <= \^d\(23 downto 0);
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
  \FSM_sequential_state_reg[0]_11\ <= \^fsm_sequential_state_reg[0]_11\;
  \FSM_sequential_state_reg[0]_2\ <= \^fsm_sequential_state_reg[0]_2\;
  \FSM_sequential_state_reg[0]_3\(2 downto 0) <= \^fsm_sequential_state_reg[0]_3\(2 downto 0);
  \FSM_sequential_state_reg[1]_0\ <= \^fsm_sequential_state_reg[1]_0\;
  \FSM_sequential_state_reg[1]_1\ <= \^fsm_sequential_state_reg[1]_1\;
  \FSM_sequential_state_reg[1]_2\ <= \^fsm_sequential_state_reg[1]_2\;
  \FSM_sequential_state_reg[1]_3\ <= \^fsm_sequential_state_reg[1]_3\;
  \FSM_sequential_state_reg[2]_32\ <= \^fsm_sequential_state_reg[2]_32\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  SPI_GATE_ACTIVITY_sync <= \^spi_gate_activity_sync\;
  \SPI_MONITOR_NEUR_ADDR_reg[2]\(2 downto 0) <= \^spi_monitor_neur_addr_reg[2]\(2 downto 0);
  SRAM_reg_0 <= \^sram_reg_0\;
  SRAM_reg_0_0 <= \^sram_reg_0_0\;
  SRAM_reg_1 <= \^sram_reg_1\;
  SRAM_reg_2 <= \^sram_reg_2\;
  SRAM_reg_3 <= \^sram_reg_3\;
  SRAM_reg_4 <= \^sram_reg_4\;
  SRAM_reg_5 <= \^sram_reg_5\;
  SRAM_reg_6 <= \^sram_reg_6\;
  SRAM_reg_7(0) <= \^sram_reg_7\(0);
  event_inh <= \^event_inh\;
  \neur_cnt_reg[4]_0\ <= \^neur_cnt_reg[4]_0\;
  \neur_cnt_reg[5]_0\ <= \^neur_cnt_reg[5]_0\;
  neuron_state_event <= \^neuron_state_event\;
  synapse_state_event <= \^synapse_state_event\;
  synapse_state_event_cond <= \^synapse_state_event_cond\;
AERIN_ACK_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => AERIN_ACK
    );
AERIN_REQ_sync_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => AERIN_REQ,
      Q => AERIN_REQ_sync_int
    );
AERIN_REQ_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => AERIN_REQ_sync_int,
      Q => \^aerin_req_sync\
    );
\AEROUT_ADDR[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[0]_i_2_n_0\,
      I1 => SPI_OUT_AER_MONITOR_EN,
      I2 => SCHED_DATA_OUT(0),
      I3 => SPI_AER_SRC_CTRL_nNEUR,
      I4 => \^ctrl_neurmem_addr\(0),
      O => SPI_OUT_AER_MONITOR_EN_reg(0)
    );
\AEROUT_ADDR[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[0]\(0),
      I1 => \^synapse_state_event\,
      I2 => NEUR_STATE_MONITOR(0),
      I3 => \^aerout_req_reg\,
      I4 => \AEROUT_ADDR_reg[0]_0\,
      O => \AEROUT_ADDR[0]_i_2_n_0\
    );
\AEROUT_ADDR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[1]_i_2_n_0\,
      I1 => SPI_OUT_AER_MONITOR_EN,
      I2 => SCHED_DATA_OUT(1),
      I3 => SPI_AER_SRC_CTRL_nNEUR,
      I4 => \^ctrl_neurmem_addr\(1),
      O => SPI_OUT_AER_MONITOR_EN_reg(1)
    );
\AEROUT_ADDR[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^spi_monitor_neur_addr_reg[2]\(0),
      I1 => \^synapse_state_event\,
      I2 => NEUR_STATE_MONITOR(1),
      I3 => \^aerout_req_reg\,
      I4 => \AEROUT_ADDR_reg[1]\,
      O => \AEROUT_ADDR[1]_i_2_n_0\
    );
\AEROUT_ADDR[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[2]_i_2_n_0\,
      I1 => SPI_OUT_AER_MONITOR_EN,
      I2 => SCHED_DATA_OUT(2),
      I3 => SPI_AER_SRC_CTRL_nNEUR,
      I4 => \^ctrl_neurmem_addr\(2),
      O => SPI_OUT_AER_MONITOR_EN_reg(2)
    );
\AEROUT_ADDR[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \^spi_monitor_neur_addr_reg[2]\(1),
      I1 => \^synapse_state_event\,
      I2 => \AEROUT_ADDR_reg[2]\,
      I3 => \AEROUT_ADDR_reg[2]_0\,
      I4 => \^aerout_req_reg\,
      I5 => \AEROUT_ADDR_reg[2]_1\,
      O => \AEROUT_ADDR[2]_i_2_n_0\
    );
\AEROUT_ADDR[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[3]_i_2_n_0\,
      I1 => SPI_OUT_AER_MONITOR_EN,
      I2 => SCHED_DATA_OUT(3),
      I3 => SPI_AER_SRC_CTRL_nNEUR,
      I4 => \^ctrl_neurmem_addr\(3),
      O => SPI_OUT_AER_MONITOR_EN_reg(3)
    );
\AEROUT_ADDR[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \^spi_monitor_neur_addr_reg[2]\(2),
      I1 => \^synapse_state_event\,
      I2 => \AEROUT_ADDR_reg[3]\,
      I3 => \AEROUT_ADDR_reg[3]_0\,
      I4 => \^aerout_req_reg\,
      I5 => \AEROUT_ADDR_reg[3]_1\,
      O => \AEROUT_ADDR[3]_i_2_n_0\
    );
\AEROUT_ADDR[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_2_n_0\,
      I1 => SPI_OUT_AER_MONITOR_EN,
      I2 => SCHED_DATA_OUT(4),
      I3 => SPI_AER_SRC_CTRL_nNEUR,
      I4 => \AEROUT_ADDR[4]_i_4_n_0\,
      O => SPI_OUT_AER_MONITOR_EN_reg(4)
    );
\AEROUT_ADDR[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BFFFBFFF"
    )
        port map (
      I0 => \^synapse_state_event\,
      I1 => \AEROUT_ADDR_reg[4]\,
      I2 => \AEROUT_ADDR_reg[4]_0\,
      I3 => \^aerout_req_reg\,
      I4 => \AEROUT_ADDR_reg[4]_1\(0),
      I5 => \AEROUT_ADDR_reg[4]_2\,
      O => \AEROUT_ADDR[4]_i_2_n_0\
    );
\AEROUT_ADDR[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \AEROUT_ADDR[4]_i_4_n_0\
    );
\AEROUT_ADDR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \^synapse_state_event\,
      I1 => NEUR_STATE_MONITOR(2),
      I2 => \^aerout_req_reg\,
      I3 => \AEROUT_ADDR_reg[5]\,
      I4 => SPI_OUT_AER_MONITOR_EN,
      I5 => \AEROUT_ADDR_reg[5]_0\,
      O => SPI_OUT_AER_MONITOR_EN_reg(5)
    );
\AEROUT_ADDR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \^synapse_state_event\,
      I1 => NEUR_STATE_MONITOR(3),
      I2 => \^aerout_req_reg\,
      I3 => \AEROUT_ADDR_reg[6]_0\,
      I4 => SPI_OUT_AER_MONITOR_EN,
      I5 => \AEROUT_ADDR_reg[6]_1\,
      O => SPI_OUT_AER_MONITOR_EN_reg(6)
    );
\AEROUT_ADDR[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^synapse_state_event_cond\,
      I1 => \^neuron_state_event\,
      O => \^synapse_state_event\
    );
\AEROUT_ADDR[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^synapse_state_event_cond\,
      I1 => \^neuron_state_event\,
      I2 => \AEROUT_ADDR_reg[6]\,
      O => \^aerout_req_reg\
    );
\AEROUT_ADDR[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RST_sync,
      I1 => \^spi_gate_activity_sync\,
      O => AR(0)
    );
\AEROUT_ADDR[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      I4 => \ctrl_cnt_reg_n_0_[0]\,
      I5 => \AEROUT_ADDR[7]_i_4\,
      O => CTRL_AEROUT_POP_NEUR
    );
\AEROUT_ADDR[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003C60000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => \^ctrl_neurmem_we\,
      I5 => \AEROUT_ADDR[7]_i_4_0\(6),
      O => \FSM_sequential_state_reg[0]_10\
    );
CTRL_PROG_EVENT_sync_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => CTRL_PROG_EVENT,
      Q => CTRL_PROG_EVENT_sync_int
    );
CTRL_PROG_EVENT_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => CTRL_PROG_EVENT_sync_int,
      Q => CTRL_PROG_EVENT_sync
    );
CTRL_READBACK_EVENT_sync_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => CTRL_READBACK_EVENT,
      Q => CTRL_READBACK_EVENT_sync_int
    );
CTRL_READBACK_EVENT_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => CTRL_READBACK_EVENT_sync_int,
      Q => CTRL_READBACK_EVENT_sync
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFABAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => \FSM_sequential_state[0]_i_3_n_0\,
      I4 => state(0),
      I5 => \FSM_sequential_state[0]_i_4_n_0\,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCCCCC88FF8888"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_9_n_0\,
      I1 => \FSM_sequential_state[0]_i_5_n_0\,
      I2 => \FSM_sequential_state[0]_i_6_n_0\,
      I3 => state(3),
      I4 => state(1),
      I5 => state(2),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \FSM_sequential_state[2]_i_9_n_0\,
      I3 => state(2),
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE22222"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_20\,
      I1 => \^spi_gate_activity_sync\,
      I2 => CTRL_OP_CODE(0),
      I3 => CTRL_OP_CODE(1),
      I4 => CTRL_PROG_EVENT_sync,
      I5 => AEROUT_CTRL_BUSY,
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313130310101010"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      I3 => CTRL_PROG_EVENT_sync,
      I4 => CTRL_READBACK_EVENT_sync,
      I5 => state(0),
      O => \FSM_sequential_state[0]_i_5_n_0\
    );
\FSM_sequential_state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => state(0),
      I1 => \ctrl_cnt_reg_n_0_[6]\,
      I2 => \ctrl_cnt_reg_n_0_[7]\,
      I3 => \ctrl_cnt_reg_n_0_[8]\,
      I4 => \FSM_sequential_state[2]_i_10_n_0\,
      O => \FSM_sequential_state[0]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEFFAE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_state[1]_i_3_n_0\,
      I2 => \FSM_sequential_state[1]_i_4_n_0\,
      I3 => \FSM_sequential_state[1]_i_5_n_0\,
      I4 => \FSM_sequential_state[1]_i_6_n_0\,
      I5 => \FSM_sequential_state[1]_i_7_n_0\,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \FSM_sequential_state[1]_i_11_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_8_n_0\,
      I1 => state(3),
      I2 => \FSM_sequential_state[1]_i_9_n_0\,
      I3 => state(2),
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFF0000FFFF"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10_n_0\,
      I1 => \ctrl_cnt_reg_n_0_[8]\,
      I2 => \ctrl_cnt_reg_n_0_[7]\,
      I3 => \ctrl_cnt_reg_n_0_[6]\,
      I4 => SRAM_reg_0_i_49_n_0,
      I5 => state(0),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C20FFFF0C200000"
    )
        port map (
      I0 => CTRL_READBACK_EVENT_sync,
      I1 => CTRL_OP_CODE(1),
      I2 => CTRL_OP_CODE(0),
      I3 => CTRL_PROG_EVENT_sync,
      I4 => \^spi_gate_activity_sync\,
      I5 => \FSM_sequential_state_reg[1]_5\,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \FSM_sequential_state[1]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => AEROUT_CTRL_BUSY,
      I1 => state(1),
      I2 => state(0),
      O => \FSM_sequential_state[1]_i_7_n_0\
    );
\FSM_sequential_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_0\,
      I1 => state(3),
      O => \FSM_sequential_state[1]_i_8_n_0\
    );
\FSM_sequential_state[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_17_n_0\,
      I1 => \FSM_sequential_state[1]_i_11_n_0\,
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      O => \FSM_sequential_state[1]_i_9_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_state[2]_i_3_n_0\,
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_4_n_0\,
      I4 => state(1),
      I5 => \FSM_sequential_state[2]_i_5_n_0\,
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => \ctrl_cnt_reg_n_0_[0]\,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => SRAM_reg_0_i_66_n_0,
      I1 => \ctrl_cnt_reg_n_0_[9]\,
      I2 => \ctrl_cnt_reg_n_0_[8]\,
      I3 => \ctrl_cnt_reg_n_0_[11]\,
      I4 => \ctrl_cnt_reg_n_0_[10]\,
      O => \FSM_sequential_state[2]_i_11_n_0\
    );
\FSM_sequential_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => \ctrl_cnt_reg_n_0_[13]\,
      I4 => \ctrl_cnt_reg_n_0_[12]\,
      I5 => \ctrl_cnt_reg_n_0_[14]\,
      O => \FSM_sequential_state[2]_i_12_n_0\
    );
\FSM_sequential_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[18]\,
      I1 => \ctrl_cnt_reg_n_0_[21]\,
      I2 => \ctrl_cnt_reg_n_0_[20]\,
      I3 => \ctrl_cnt_reg_n_0_[19]\,
      I4 => \ctrl_cnt_reg_n_0_[23]\,
      I5 => \ctrl_cnt_reg_n_0_[22]\,
      O => \FSM_sequential_state[2]_i_13_n_0\
    );
\FSM_sequential_state[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[15]\,
      I1 => \ctrl_cnt_reg_n_0_[16]\,
      I2 => \ctrl_cnt_reg_n_0_[17]\,
      O => \FSM_sequential_state[2]_i_14_n_0\
    );
\FSM_sequential_state[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => state(2),
      I1 => \ctrl_cnt_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => \FSM_sequential_state[2]_i_18_n_0\,
      I5 => \FSM_sequential_state[2]_i_19_n_0\,
      O => \FSM_sequential_state[2]_i_15_n_0\
    );
\FSM_sequential_state[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F0B"
    )
        port map (
      I0 => AERIN_ADDR_4_sn_1,
      I1 => \^aerin_req_sync\,
      I2 => \FSM_sequential_state[2]_i_6_0\,
      I3 => SCHED_FULL,
      I4 => \^spi_gate_activity_sync\,
      O => \FSM_sequential_state[2]_i_16_n_0\
    );
\FSM_sequential_state[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_11_n_0\,
      I1 => \FSM_sequential_state[2]_i_13_n_0\,
      I2 => \FSM_sequential_state[2]_i_20_n_0\,
      I3 => \ctrl_cnt_reg_n_0_[30]\,
      I4 => \ctrl_cnt_reg_n_0_[31]\,
      I5 => SRAM_reg_0_i_65_n_0,
      O => \FSM_sequential_state[2]_i_17_n_0\
    );
\FSM_sequential_state[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[7]\,
      I1 => \ctrl_cnt_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_18_n_0\
    );
\FSM_sequential_state[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[30]\,
      I1 => \ctrl_cnt_reg_n_0_[31]\,
      O => \FSM_sequential_state[2]_i_19_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFAFEAFAFAAAE"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_6_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_7_n_0\,
      I4 => state(1),
      I5 => \^aerin_req_sync\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[14]\,
      I1 => \ctrl_cnt_reg_n_0_[12]\,
      I2 => \ctrl_cnt_reg_n_0_[13]\,
      O => \FSM_sequential_state[2]_i_20_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5551FFFF"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_8_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_9_n_0\,
      I4 => state(0),
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10_n_0\,
      I1 => \ctrl_cnt_reg_n_0_[8]\,
      I2 => \ctrl_cnt_reg_n_0_[7]\,
      I3 => \ctrl_cnt_reg_n_0_[6]\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_11_n_0\,
      I1 => \FSM_sequential_state[2]_i_12_n_0\,
      I2 => \FSM_sequential_state[2]_i_13_n_0\,
      I3 => \FSM_sequential_state[2]_i_14_n_0\,
      I4 => \FSM_sequential_state[2]_i_15_n_0\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF45"
    )
        port map (
      I0 => AEROUT_CTRL_BUSY,
      I1 => \FSM_sequential_state[2]_i_16_n_0\,
      I2 => SPI_GATE_ACTIVITY_sync_i_8_n_0,
      I3 => state(2),
      I4 => \^fsm_sequential_state_reg[1]_3\,
      I5 => state(3),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FBFB"
    )
        port map (
      I0 => \neur_cnt[7]_i_4_n_0\,
      I1 => \^q\(7),
      I2 => \neur_cnt[7]_i_3_n_0\,
      I3 => \FSM_sequential_state[1]_i_9_n_0\,
      I4 => AERIN_ADDR(7),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050505F3F3F3FF"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_5_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => CTRL_PROG_EVENT_sync,
      I4 => CTRL_READBACK_EVENT_sync,
      I5 => state(1),
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F202"
    )
        port map (
      I0 => \^q\(7),
      I1 => \neur_cnt[7]_i_4_n_0\,
      I2 => AERIN_ADDR(7),
      I3 => \FSM_sequential_state[2]_i_17_n_0\,
      I4 => \FSM_sequential_state[2]_i_10_n_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABAFABA"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \^aerin_req_sync\,
      I4 => state(1),
      I5 => state(0),
      O => \FSM_sequential_state[3]_i_1_n_0\
    );
\FSM_sequential_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => AEROUT_CTRL_BUSY,
      I4 => \FSM_sequential_state_reg[3]_6\,
      I5 => \FSM_sequential_state[3]_i_4_n_0\,
      O => \FSM_sequential_state[3]_i_2_n_0\
    );
\FSM_sequential_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \^aerin_req_sync\,
      I1 => AERIN_ADDR_4_sn_1,
      I2 => SCHED_EMPTY,
      O => \FSM_sequential_state[3]_i_4_n_0\
    );
\FSM_sequential_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => AERIN_ADDR(4),
      I1 => AERIN_ADDR(6),
      I2 => AERIN_ADDR(0),
      I3 => AERIN_ADDR(3),
      I4 => \FSM_sequential_state[3]_i_7_n_0\,
      O => AERIN_ADDR_4_sn_1
    );
\FSM_sequential_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AERIN_ADDR(1),
      I1 => AERIN_ADDR(16),
      I2 => AERIN_ADDR(2),
      I3 => AERIN_ADDR(5),
      O => \FSM_sequential_state[3]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => \FSM_sequential_state[3]_i_1_n_0\,
      Q => state(3)
    );
SPI_GATE_ACTIVITY_sync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA000088A8"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync_int,
      I1 => SPI_GATE_ACTIVITY_sync_i_2_n_0,
      I2 => SPI_GATE_ACTIVITY_sync_i_3_n_0,
      I3 => SPI_GATE_ACTIVITY_sync_i_4_n_0,
      I4 => SPI_GATE_ACTIVITY_sync_i_5_n_0,
      I5 => \^spi_gate_activity_sync\,
      O => SPI_GATE_ACTIVITY_sync0
    );
SPI_GATE_ACTIVITY_sync_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEE"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync_i_14_n_0,
      I1 => \FSM_sequential_state_reg[3]_6\,
      I2 => SCHED_EMPTY,
      I3 => \^aerin_req_sync\,
      I4 => \^aerin_req_sync_reg_0\,
      I5 => SPI_GATE_ACTIVITY_sync_i_15_n_0,
      O => SPI_GATE_ACTIVITY_sync_i_10_n_0
    );
SPI_GATE_ACTIVITY_sync_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB5551FFFFFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => CTRL_READBACK_EVENT_sync,
      I3 => CTRL_PROG_EVENT_sync,
      I4 => \FSM_sequential_state[0]_i_6_n_0\,
      I5 => state(2),
      O => SPI_GATE_ACTIVITY_sync_i_11_n_0
    );
SPI_GATE_ACTIVITY_sync_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCFF"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_6_n_0\,
      I1 => CTRL_PROG_EVENT_sync,
      I2 => CTRL_READBACK_EVENT_sync,
      I3 => state(0),
      I4 => state(1),
      O => SPI_GATE_ACTIVITY_sync_i_12_n_0
    );
SPI_GATE_ACTIVITY_sync_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => AERIN_ADDR(4),
      I1 => AERIN_ADDR(2),
      I2 => AERIN_ADDR(6),
      I3 => SPI_GATE_ACTIVITY_sync_i_16_n_0,
      I4 => AERIN_ADDR(3),
      I5 => AERIN_ADDR(5),
      O => SPI_GATE_ACTIVITY_sync_i_13_n_0
    );
SPI_GATE_ACTIVITY_sync_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A00AAA2A"
    )
        port map (
      I0 => \^spi_gate_activity_sync\,
      I1 => CTRL_READBACK_EVENT_sync,
      I2 => CTRL_OP_CODE(0),
      I3 => CTRL_OP_CODE(1),
      I4 => CTRL_PROG_EVENT_sync,
      O => SPI_GATE_ACTIVITY_sync_i_14_n_0
    );
SPI_GATE_ACTIVITY_sync_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_16_n_0\,
      I1 => \^aerin_req_sync\,
      I2 => AERIN_ADDR_4_sn_1,
      I3 => SPI_GATE_ACTIVITY_sync_i_13_n_0,
      I4 => AERIN_ADDR(16),
      I5 => \^spi_gate_activity_sync\,
      O => SPI_GATE_ACTIVITY_sync_i_15_n_0
    );
SPI_GATE_ACTIVITY_sync_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => AERIN_ADDR(0),
      I1 => AERIN_ADDR(1),
      O => SPI_GATE_ACTIVITY_sync_i_16_n_0
    );
SPI_GATE_ACTIVITY_sync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF4F7"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_9_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => \FSM_sequential_state[2]_i_7_n_0\,
      I4 => state(2),
      I5 => \FSM_sequential_state[1]_i_8_n_0\,
      O => SPI_GATE_ACTIVITY_sync_i_2_n_0
    );
SPI_GATE_ACTIVITY_sync_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \^aerin_req_sync_reg_0\,
      I1 => \^spi_gate_activity_sync\,
      I2 => SCHED_FULL,
      I3 => \FSM_sequential_state[3]_i_4_n_0\,
      I4 => SPI_GATE_ACTIVITY_sync_i_8_n_0,
      I5 => SPI_GATE_ACTIVITY_sync_i_9_n_0,
      O => SPI_GATE_ACTIVITY_sync_i_3_n_0
    );
SPI_GATE_ACTIVITY_sync_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700570057005757"
    )
        port map (
      I0 => \neur_cnt[4]_i_2_n_0\,
      I1 => AEROUT_CTRL_BUSY,
      I2 => SPI_GATE_ACTIVITY_sync_i_10_n_0,
      I3 => SPI_GATE_ACTIVITY_sync_i_11_n_0,
      I4 => state(0),
      I5 => \^fsm_sequential_state_reg[1]_3\,
      O => SPI_GATE_ACTIVITY_sync_i_4_n_0
    );
SPI_GATE_ACTIVITY_sync_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC8C"
    )
        port map (
      I0 => \^aerin_req_sync\,
      I1 => state(3),
      I2 => state(2),
      I3 => SPI_GATE_ACTIVITY_sync_i_12_n_0,
      O => SPI_GATE_ACTIVITY_sync_i_5_n_0
    );
SPI_GATE_ACTIVITY_sync_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => AERIN_ADDR_4_sn_1,
      I1 => \^aerin_req_sync\,
      I2 => SPI_GATE_ACTIVITY_sync_i_13_n_0,
      I3 => AERIN_ADDR(16),
      O => \^aerin_req_sync_reg_0\
    );
SPI_GATE_ACTIVITY_sync_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => CTRL_PROG_EVENT_sync,
      I1 => \^spi_gate_activity_sync\,
      I2 => CTRL_OP_CODE(0),
      I3 => CTRL_OP_CODE(1),
      I4 => CTRL_READBACK_EVENT_sync,
      O => SPI_GATE_ACTIVITY_sync_i_8_n_0
    );
SPI_GATE_ACTIVITY_sync_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => AEROUT_CTRL_BUSY,
      O => SPI_GATE_ACTIVITY_sync_i_9_n_0
    );
SPI_GATE_ACTIVITY_sync_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => SPI_GATE_ACTIVITY,
      Q => SPI_GATE_ACTIVITY_sync_int
    );
SPI_GATE_ACTIVITY_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => SPI_GATE_ACTIVITY_sync0,
      Q => \^spi_gate_activity_sync\
    );
SRAM_reg_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03C6"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      O => \^ctrl_neurmem_cs\
    );
SRAM_reg_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => AERIN_ADDR(7),
      I1 => \^fsm_sequential_state_reg[2]_32\,
      I2 => \^q\(7),
      I3 => SRAM_reg_0_i_21_n_0,
      I4 => SRAM_reg_0_i_37_n_0,
      O => \^ctrl_synarray_addr\(4)
    );
SRAM_reg_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => AERIN_ADDR(6),
      I1 => \^fsm_sequential_state_reg[2]_32\,
      I2 => \^q\(6),
      I3 => SRAM_reg_0_i_21_n_0,
      I4 => SRAM_reg_0_i_38_n_0,
      O => \^ctrl_synarray_addr\(3)
    );
SRAM_reg_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => AERIN_ADDR(5),
      I1 => \^fsm_sequential_state_reg[2]_32\,
      I2 => \^q\(5),
      I3 => SRAM_reg_0_i_21_n_0,
      I4 => SRAM_reg_0_i_39_n_0,
      O => \^ctrl_synarray_addr\(2)
    );
SRAM_reg_0_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => \ctrl_cnt_reg_n_0_[0]\,
      O => SRAM_reg_0_i_120_n_0
    );
SRAM_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => AERIN_ADDR(4),
      I1 => \^fsm_sequential_state_reg[2]_32\,
      I2 => \^q\(4),
      I3 => SRAM_reg_0_i_21_n_0,
      I4 => SRAM_reg_0_i_40_n_0,
      O => \^ctrl_synarray_addr\(1)
    );
SRAM_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => AERIN_ADDR(3),
      I1 => \^fsm_sequential_state_reg[2]_32\,
      I2 => \^q\(3),
      I3 => SRAM_reg_0_i_21_n_0,
      I4 => SRAM_reg_0_i_41_n_0,
      O => \^ctrl_synarray_addr\(0)
    );
SRAM_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_0_8,
      I1 => \^spi_gate_activity_sync\,
      I2 => \SRAM_reg_0_i_43__0_n_0\,
      I3 => SRAM_reg_0_i_44_n_0,
      I4 => Qr(3),
      I5 => Qr(2),
      O => \^d\(2)
    );
SRAM_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_0_9,
      I1 => \^spi_gate_activity_sync\,
      I2 => \SRAM_reg_0_i_43__0_n_0\,
      I3 => Qr(2),
      I4 => SRAM_reg_0_i_44_n_0,
      O => \^d\(1)
    );
\SRAM_reg_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_0_0\,
      I1 => Qr(0),
      I2 => SRAM_reg_0_1,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(1),
      I5 => SRAM_reg_0_i_44_n_0,
      O => \^d\(0)
    );
SRAM_reg_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => WEA(0)
    );
\SRAM_reg_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF100010"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      I4 => SRAM_reg_0_i_20_n_0,
      O => \^ctrl_synarray_cs\
    );
SRAM_reg_0_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_22_n_0,
      I1 => SRAM_reg_0_2,
      O => \^ctrl_synarray_addr\(12),
      S => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01FF00FF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => state(2),
      I4 => state(3),
      I5 => state(1),
      O => SRAM_reg_0_i_20_n_0
    );
SRAM_reg_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      O => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q\(7),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(15),
      I3 => SRAM_reg_0_i_51_n_0,
      I4 => CTRL_SPI_ADDR(12),
      I5 => \^fsm_sequential_state_reg[2]_32\,
      O => SRAM_reg_0_i_22_n_0
    );
SRAM_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q\(6),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(14),
      I3 => SRAM_reg_0_i_51_n_0,
      I4 => CTRL_SPI_ADDR(11),
      I5 => \^fsm_sequential_state_reg[2]_32\,
      O => SRAM_reg_0_i_24_n_0
    );
SRAM_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q\(5),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(13),
      I3 => SRAM_reg_0_i_51_n_0,
      I4 => CTRL_SPI_ADDR(10),
      I5 => \^fsm_sequential_state_reg[2]_32\,
      O => SRAM_reg_0_i_26_n_0
    );
SRAM_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q\(4),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(12),
      I3 => SRAM_reg_0_i_51_n_0,
      I4 => CTRL_SPI_ADDR(9),
      I5 => \^fsm_sequential_state_reg[2]_32\,
      O => SRAM_reg_0_i_28_n_0
    );
\SRAM_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^neur_cnt_reg[5]_0\
    );
SRAM_reg_0_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_24_n_0,
      I1 => SRAM_reg_0_7,
      O => \^ctrl_synarray_addr\(11),
      S => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q\(3),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(11),
      I3 => SRAM_reg_0_i_51_n_0,
      I4 => CTRL_SPI_ADDR(8),
      I5 => \^fsm_sequential_state_reg[2]_32\,
      O => SRAM_reg_0_i_30_n_0
    );
SRAM_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \^q\(2),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(10),
      I3 => SRAM_reg_0_i_51_n_0,
      I4 => CTRL_SPI_ADDR(7),
      I5 => \^fsm_sequential_state_reg[2]_32\,
      O => SRAM_reg_0_i_32_n_0
    );
SRAM_reg_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => CTRL_SPI_ADDR(6),
      I1 => SRAM_reg_0_i_51_n_0,
      I2 => AERIN_ADDR(9),
      I3 => AERIN_ADDR(7),
      I4 => \^q\(1),
      O => SRAM_reg_0_i_34_n_0
    );
SRAM_reg_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFD"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      O => \^fsm_sequential_state_reg[2]_32\
    );
SRAM_reg_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => CTRL_SPI_ADDR(5),
      I1 => SRAM_reg_0_i_51_n_0,
      I2 => AERIN_ADDR(8),
      I3 => AERIN_ADDR(7),
      I4 => \^q\(0),
      O => SRAM_reg_0_i_36_n_0
    );
SRAM_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CA000C000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => CTRL_SPI_ADDR(4),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => state(2),
      O => SRAM_reg_0_i_37_n_0
    );
SRAM_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CA000C000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => CTRL_SPI_ADDR(3),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => state(2),
      O => SRAM_reg_0_i_38_n_0
    );
SRAM_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CA000C000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => CTRL_SPI_ADDR(2),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => state(2),
      O => SRAM_reg_0_i_39_n_0
    );
\SRAM_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^neur_cnt_reg[4]_0\
    );
SRAM_reg_0_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_26_n_0,
      I1 => SRAM_reg_0_3,
      O => \^ctrl_synarray_addr\(10),
      S => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CA000C000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => CTRL_SPI_ADDR(1),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => state(2),
      O => SRAM_reg_0_i_40_n_0
    );
SRAM_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00CA000C000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => CTRL_SPI_ADDR(0),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => state(2),
      O => SRAM_reg_0_i_41_n_0
    );
\SRAM_reg_0_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_0_0\,
      I1 => Qr(0),
      I2 => Qr(1),
      I3 => SRAM_reg_0_i_44_n_0,
      O => \SRAM_reg_0_i_43__0_n_0\
    );
SRAM_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in\,
      I1 => Qr(0),
      I2 => Qr(2),
      I3 => Qr(1),
      I4 => \synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE0\,
      O => SRAM_reg_0_i_44_n_0
    );
SRAM_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in\,
      I1 => Qr(0),
      I2 => Qr(2),
      I3 => Qr(1),
      I4 => \synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE0\,
      O => \^sram_reg_0_0\
    );
SRAM_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SRAM_reg_0_i_63_n_0,
      I1 => SRAM_reg_0_i_64_n_0,
      I2 => \FSM_sequential_state[2]_i_13_n_0\,
      I3 => SRAM_reg_0_i_65_n_0,
      I4 => SRAM_reg_0_i_66_n_0,
      I5 => \FSM_sequential_state[2]_i_12_n_0\,
      O => SRAM_reg_0_i_49_n_0
    );
SRAM_reg_0_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_28_n_0,
      I1 => SRAM_reg_0_6,
      O => \^ctrl_synarray_addr\(9),
      S => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD5555FFFF"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => state(3),
      I5 => state(2),
      O => SRAM_reg_0_i_50_n_0
    );
SRAM_reg_0_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0610"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      O => SRAM_reg_0_i_51_n_0
    );
SRAM_reg_0_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_30_n_0,
      I1 => SRAM_reg_0_4,
      O => \^ctrl_synarray_addr\(8),
      S => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE0\,
      I1 => Qr(2),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_0_i_44_3,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_0_i_44_4,
      O => \synaptic_core_0/genblk1[0].sdsp_update_gen/p_2_in\
    );
SRAM_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(2),
      I1 => \synaptic_core_0/SYN_PRE0\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_0_i_44_1,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_0_i_44_2,
      O => \synaptic_core_0/genblk1[0].sdsp_update_gen/p_0_in\
    );
SRAM_reg_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500750075000000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_0_i_86_n_0,
      I2 => SRAM_reg_0_i_44_0,
      I3 => state(0),
      I4 => Qr(3),
      I5 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE0\
    );
SRAM_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ctrl_cnt_reg_n_0_[8]\,
      I2 => p_0_in(0),
      I3 => \ctrl_cnt_reg_n_0_[0]\,
      I4 => \ctrl_cnt_reg_n_0_[30]\,
      I5 => \ctrl_cnt_reg_n_0_[31]\,
      O => SRAM_reg_0_i_63_n_0
    );
SRAM_reg_0_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[9]\,
      I1 => \ctrl_cnt_reg_n_0_[10]\,
      I2 => \ctrl_cnt_reg_n_0_[11]\,
      O => SRAM_reg_0_i_64_n_0
    );
SRAM_reg_0_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[17]\,
      I1 => \ctrl_cnt_reg_n_0_[16]\,
      I2 => \ctrl_cnt_reg_n_0_[15]\,
      I3 => \ctrl_cnt_reg_n_0_[6]\,
      I4 => \ctrl_cnt_reg_n_0_[7]\,
      O => SRAM_reg_0_i_65_n_0
    );
SRAM_reg_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[26]\,
      I1 => \ctrl_cnt_reg_n_0_[24]\,
      I2 => \ctrl_cnt_reg_n_0_[27]\,
      I3 => \ctrl_cnt_reg_n_0_[25]\,
      I4 => \ctrl_cnt_reg_n_0_[28]\,
      I5 => \ctrl_cnt_reg_n_0_[29]\,
      O => SRAM_reg_0_i_66_n_0
    );
SRAM_reg_0_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_32_n_0,
      I1 => SRAM_reg_0_5,
      O => \^ctrl_synarray_addr\(7),
      S => SRAM_reg_0_i_21_n_0
    );
SRAM_reg_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110981801008000"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => \ctrl_cnt_reg_n_0_[0]\,
      I4 => state(3),
      I5 => SRAM_reg_0_i_49_n_0,
      O => \^ctrl_neurmem_we\
    );
SRAM_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => AERIN_ADDR(9),
      I1 => SCHED_DATA_OUT(1),
      I2 => SRAM_reg_0_i_21_n_0,
      I3 => SRAM_reg_0_i_34_n_0,
      I4 => \^fsm_sequential_state_reg[2]_32\,
      O => \^ctrl_synarray_addr\(6)
    );
\SRAM_reg_0_i_85__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => SRAM_reg_0_i_120_n_0,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      O => \SRAM_reg_0_i_85__0_n_0\
    );
SRAM_reg_0_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => AERIN_ADDR(2),
      I1 => state(3),
      I2 => state(2),
      O => SRAM_reg_0_i_86_n_0
    );
SRAM_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => AERIN_ADDR(8),
      I1 => SCHED_DATA_OUT(0),
      I2 => SRAM_reg_0_i_21_n_0,
      I3 => SRAM_reg_0_i_36_n_0,
      I4 => \^fsm_sequential_state_reg[2]_32\,
      O => \^ctrl_synarray_addr\(5)
    );
\SRAM_reg_0_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00E2"
    )
        port map (
      I0 => \neuron_state_monitor_samp[0]_i_4\,
      I1 => \^ctrl_synarray_addr\(5),
      I2 => \neuron_state_monitor_samp[0]_i_4_0\,
      I3 => \^fsm_sequential_state_reg[0]_2\,
      I4 => CTRL_NEUR_VIRTS(1),
      I5 => \^fsm_sequential_state_reg[1]_2\,
      O => AERIN_ADDR_8_sn_1
    );
SRAM_reg_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_1_3,
      I1 => \^spi_gate_activity_sync\,
      I2 => \SRAM_reg_1_i_7__0_n_0\,
      I3 => SRAM_reg_1_i_8_n_0,
      I4 => Qr(7),
      I5 => Qr(6),
      O => \^d\(5)
    );
SRAM_reg_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in\,
      I1 => Qr(4),
      I2 => Qr(6),
      I3 => Qr(5),
      I4 => \synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE01_out\,
      O => \^sram_reg_1\
    );
SRAM_reg_1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE01_out\,
      I1 => Qr(6),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_1_i_8_2,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_1_i_8_3,
      O => \synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in\
    );
SRAM_reg_1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(6),
      I1 => \synaptic_core_0/SYN_PRE01_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_1_i_8_0,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_1_i_8_1,
      O => \synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in\
    );
SRAM_reg_1_i_136: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^spi_gate_activity_sync\,
      I1 => SRAM_reg_1_0,
      O => SPI_GATE_ACTIVITY_sync_reg_1
    );
\SRAM_reg_1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC440C44"
    )
        port map (
      I0 => \^sram_reg_0\,
      I1 => \AEROUT_ADDR[7]_i_4_0\(2),
      I2 => SRAM_reg_1_15,
      I3 => \^spi_gate_activity_sync\,
      I4 => CTRL_PROG_DATA(0),
      I5 => SRAM_reg_1_i_84_n_0,
      O => SPI_GATE_ACTIVITY_sync_reg_3(2)
    );
SRAM_reg_1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_1_i_19_n_0,
      I2 => state(0),
      I3 => Qr(7),
      I4 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE01_out\
    );
SRAM_reg_1_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^spi_gate_activity_sync\,
      I1 => SRAM_reg_1_1,
      O => SPI_GATE_ACTIVITY_sync_reg_2
    );
\SRAM_reg_1_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => SRAM_reg_1_16,
      I1 => \^spi_gate_activity_sync\,
      I2 => \AEROUT_ADDR[7]_i_4_0\(3),
      I3 => \^sram_reg_0\,
      I4 => \AEROUT_ADDR[7]_i_4_0\(1),
      O => SPI_GATE_ACTIVITY_sync_reg_3(1)
    );
\SRAM_reg_1_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_5,
      I1 => SRAM_reg_1_6,
      O => SPI_GATE_ACTIVITY_sync_reg_3(0),
      S => \^spi_gate_activity_sync\
    );
SRAM_reg_1_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => SPI_SDSP_ON_SYN_STIM,
      I3 => AERIN_ADDR(1),
      I4 => AERIN_ADDR(0),
      I5 => AERIN_ADDR(2),
      O => SRAM_reg_1_i_19_n_0
    );
SRAM_reg_1_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_3\(1),
      I1 => CTRL_NEUR_VIRTS(0),
      I2 => \^fsm_sequential_state_reg[0]_3\(0),
      I3 => \^fsm_sequential_state_reg[0]_3\(2),
      I4 => CTRL_NEUR_VIRTS(1),
      O => \^fsm_sequential_state_reg[0]_2\
    );
SRAM_reg_1_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => SCHED_DATA_OUT(8),
      O => CTRL_NEUR_VIRTS(0)
    );
SRAM_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_1_4,
      I1 => \^spi_gate_activity_sync\,
      I2 => \SRAM_reg_1_i_7__0_n_0\,
      I3 => Qr(6),
      I4 => SRAM_reg_1_i_8_n_0,
      O => \^d\(4)
    );
SRAM_reg_1_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(7),
      I1 => SCHED_DATA_OUT(7),
      I2 => SCHED_DATA_OUT(0),
      I3 => \^q\(0),
      I4 => \^q\(6),
      I5 => SCHED_DATA_OUT(6),
      O => \neur_cnt_reg[7]_0\
    );
SRAM_reg_1_i_338: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => SCHED_DATA_OUT(4),
      O => \neur_cnt_reg[4]_1\
    );
SRAM_reg_1_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => O(0),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(5),
      O => \FSM_sequential_state_reg[0]_15\
    );
SRAM_reg_1_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => SRAM_reg_1_i_321(3),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(4),
      O => \FSM_sequential_state_reg[0]_14\
    );
SRAM_reg_1_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => O(2),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(7),
      O => \FSM_sequential_state_reg[0]_13\
    );
SRAM_reg_1_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => O(1),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(6),
      O => \FSM_sequential_state_reg[0]_12\
    );
SRAM_reg_1_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => SRAM_reg_1_i_321(0),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(1),
      O => \FSM_sequential_state_reg[0]_18\
    );
SRAM_reg_1_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => SRAM_reg_1_i_323(0),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(0),
      O => \FSM_sequential_state_reg[0]_19\
    );
SRAM_reg_1_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => SRAM_reg_1_i_321(2),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(3),
      O => \FSM_sequential_state_reg[0]_17\
    );
SRAM_reg_1_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => SRAM_reg_1_i_321(1),
      I1 => SYN_SIGN,
      I2 => \^fsm_sequential_state_reg[0]_2\,
      I3 => CTRL_NEUR_VIRTS(1),
      I4 => \^fsm_sequential_state_reg[1]_2\,
      I5 => state_inacc_next0(2),
      O => \FSM_sequential_state_reg[0]_16\
    );
\SRAM_reg_1_i_37__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_21,
      I1 => SRAM_reg_1_22,
      O => SPI_GATE_ACTIVITY_sync_reg_3(9),
      S => \^spi_gate_activity_sync\
    );
\SRAM_reg_1_i_38__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_19,
      I1 => SRAM_reg_1_20,
      O => SPI_GATE_ACTIVITY_sync_reg_3(8),
      S => \^spi_gate_activity_sync\
    );
\SRAM_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_1\,
      I1 => Qr(4),
      I2 => SRAM_reg_1_2,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(5),
      I5 => SRAM_reg_1_i_8_n_0,
      O => \^d\(3)
    );
SRAM_reg_1_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_11,
      I1 => SRAM_reg_1_12,
      O => SPI_GATE_ACTIVITY_sync_reg_3(7),
      S => \^spi_gate_activity_sync\
    );
\SRAM_reg_1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0DD880F00DD88"
    )
        port map (
      I0 => \^sram_reg_0\,
      I1 => SRAM_reg_1_13,
      I2 => SRAM_reg_1_14,
      I3 => \AEROUT_ADDR[7]_i_4_0\(5),
      I4 => \^spi_gate_activity_sync\,
      I5 => CTRL_PROG_DATA(1),
      O => SPI_GATE_ACTIVITY_sync_reg_3(3)
    );
SRAM_reg_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state_reg[3]_0\(0)
    );
SRAM_reg_1_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_9,
      I1 => SRAM_reg_1_10,
      O => SPI_GATE_ACTIVITY_sync_reg_3(6),
      S => \^spi_gate_activity_sync\
    );
SRAM_reg_1_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_7,
      I1 => SRAM_reg_1_8,
      O => SPI_GATE_ACTIVITY_sync_reg_3(5),
      S => \^spi_gate_activity_sync\
    );
SRAM_reg_1_i_56: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_17,
      I1 => SRAM_reg_1_18,
      O => SPI_GATE_ACTIVITY_sync_reg_3(4),
      S => \^spi_gate_activity_sync\
    );
SRAM_reg_1_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[1]_1\,
      I1 => \AEROUT_ADDR[7]_i_4_0\(0),
      O => \^sram_reg_0\
    );
SRAM_reg_1_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^spi_gate_activity_sync\,
      I1 => \^sram_reg_0\,
      O => SPI_GATE_ACTIVITY_sync_reg_0
    );
\SRAM_reg_1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_1\,
      I1 => Qr(4),
      I2 => Qr(5),
      I3 => SRAM_reg_1_i_8_n_0,
      O => \SRAM_reg_1_i_7__0_n_0\
    );
SRAM_reg_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[1].sdsp_update_gen/p_2_in\,
      I1 => Qr(4),
      I2 => Qr(6),
      I3 => Qr(5),
      I4 => \synaptic_core_0/genblk1[1].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE01_out\,
      O => SRAM_reg_1_i_8_n_0
    );
SRAM_reg_1_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A500A5000000010"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      I4 => \^fsm_sequential_state_reg[0]_2\,
      I5 => CTRL_NEUR_VIRTS(0),
      O => \^fsm_sequential_state_reg[1]_1\
    );
SRAM_reg_1_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[1]_1\,
      I1 => \AEROUT_ADDR[7]_i_4_0\(0),
      I2 => \^spi_gate_activity_sync\,
      I3 => \AEROUT_ADDR[7]_i_4_0\(4),
      O => SRAM_reg_1_i_84_n_0
    );
SRAM_reg_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_2_1,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_2_i_7_n_0,
      I3 => SRAM_reg_2_i_8_n_0,
      I4 => Qr(11),
      I5 => Qr(10),
      O => \^d\(8)
    );
SRAM_reg_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in\,
      I1 => Qr(8),
      I2 => Qr(10),
      I3 => Qr(9),
      I4 => \synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE04_out\,
      O => \^sram_reg_2\
    );
SRAM_reg_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE04_out\,
      I1 => Qr(10),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_2_i_8_3,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_2_i_8_4,
      O => \synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in\
    );
SRAM_reg_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(10),
      I1 => \synaptic_core_0/SYN_PRE04_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_2_i_8_1,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_2_i_8_2,
      O => \synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in\
    );
SRAM_reg_2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500750075000000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_0_i_86_n_0,
      I2 => SRAM_reg_2_i_8_0,
      I3 => state(0),
      I4 => Qr(11),
      I5 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE04_out\
    );
SRAM_reg_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_2_2,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_2_i_7_n_0,
      I3 => Qr(10),
      I4 => SRAM_reg_2_i_8_n_0,
      O => \^d\(7)
    );
SRAM_reg_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_2\,
      I1 => Qr(8),
      I2 => SRAM_reg_2_0,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(9),
      I5 => SRAM_reg_2_i_8_n_0,
      O => \^d\(6)
    );
SRAM_reg_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state_reg[3]_1\(0)
    );
SRAM_reg_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_2\,
      I1 => Qr(8),
      I2 => Qr(9),
      I3 => SRAM_reg_2_i_8_n_0,
      O => SRAM_reg_2_i_7_n_0
    );
SRAM_reg_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[2].sdsp_update_gen/p_2_in\,
      I1 => Qr(8),
      I2 => Qr(10),
      I3 => Qr(9),
      I4 => \synaptic_core_0/genblk1[2].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE04_out\,
      O => SRAM_reg_2_i_8_n_0
    );
SRAM_reg_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_3_1,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_3_i_7_n_0,
      I3 => SRAM_reg_3_i_8_n_0,
      I4 => Qr(15),
      I5 => Qr(14),
      O => \^d\(11)
    );
SRAM_reg_3_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in\,
      I1 => Qr(12),
      I2 => Qr(14),
      I3 => Qr(13),
      I4 => \synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE07_out\,
      O => \^sram_reg_3\
    );
SRAM_reg_3_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE07_out\,
      I1 => Qr(14),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_3_i_8_3,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_3_i_8_4,
      O => \synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in\
    );
SRAM_reg_3_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(14),
      I1 => \synaptic_core_0/SYN_PRE07_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_3_i_8_1,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_3_i_8_2,
      O => \synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in\
    );
SRAM_reg_3_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500750075000000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_0_i_86_n_0,
      I2 => SRAM_reg_3_i_8_0,
      I3 => state(0),
      I4 => Qr(15),
      I5 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE07_out\
    );
SRAM_reg_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_3_2,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_3_i_7_n_0,
      I3 => Qr(14),
      I4 => SRAM_reg_3_i_8_n_0,
      O => \^d\(10)
    );
SRAM_reg_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_3\,
      I1 => Qr(12),
      I2 => SRAM_reg_3_0,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(13),
      I5 => SRAM_reg_3_i_8_n_0,
      O => \^d\(9)
    );
SRAM_reg_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state_reg[3]_2\(0)
    );
SRAM_reg_3_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_3\,
      I1 => Qr(12),
      I2 => Qr(13),
      I3 => SRAM_reg_3_i_8_n_0,
      O => SRAM_reg_3_i_7_n_0
    );
SRAM_reg_3_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[3].sdsp_update_gen/p_2_in\,
      I1 => Qr(12),
      I2 => Qr(14),
      I3 => Qr(13),
      I4 => \synaptic_core_0/genblk1[3].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE07_out\,
      O => SRAM_reg_3_i_8_n_0
    );
SRAM_reg_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_4_1,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_4_i_7_n_0,
      I3 => SRAM_reg_4_i_8_n_0,
      I4 => Qr(19),
      I5 => Qr(18),
      O => \^d\(14)
    );
SRAM_reg_4_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in\,
      I1 => Qr(16),
      I2 => Qr(18),
      I3 => Qr(17),
      I4 => \synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE010_out\,
      O => \^sram_reg_4\
    );
SRAM_reg_4_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE010_out\,
      I1 => Qr(18),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_4_i_8_2,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_4_i_8_3,
      O => \synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in\
    );
SRAM_reg_4_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(18),
      I1 => \synaptic_core_0/SYN_PRE010_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_4_i_8_0,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_4_i_8_1,
      O => \synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in\
    );
SRAM_reg_4_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D500D5000000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_0_i_44_0,
      I2 => SRAM_reg_4_i_20_n_0,
      I3 => state(0),
      I4 => Qr(19),
      I5 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE010_out\
    );
SRAM_reg_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_4_2,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_4_i_7_n_0,
      I3 => Qr(18),
      I4 => SRAM_reg_4_i_8_n_0,
      O => \^d\(13)
    );
SRAM_reg_4_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AERIN_ADDR(2),
      I1 => state(3),
      I2 => state(2),
      O => SRAM_reg_4_i_20_n_0
    );
SRAM_reg_4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_4\,
      I1 => Qr(16),
      I2 => SRAM_reg_4_0,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(17),
      I5 => SRAM_reg_4_i_8_n_0,
      O => \^d\(12)
    );
SRAM_reg_4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state_reg[3]_3\(0)
    );
SRAM_reg_4_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_4\,
      I1 => Qr(16),
      I2 => Qr(17),
      I3 => SRAM_reg_4_i_8_n_0,
      O => SRAM_reg_4_i_7_n_0
    );
SRAM_reg_4_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[4].sdsp_update_gen/p_2_in\,
      I1 => Qr(16),
      I2 => Qr(18),
      I3 => Qr(17),
      I4 => \synaptic_core_0/genblk1[4].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE010_out\,
      O => SRAM_reg_4_i_8_n_0
    );
SRAM_reg_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_5_1,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_5_i_7_n_0,
      I3 => SRAM_reg_5_i_8_n_0,
      I4 => Qr(23),
      I5 => Qr(22),
      O => \^d\(17)
    );
SRAM_reg_5_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in\,
      I1 => Qr(20),
      I2 => Qr(22),
      I3 => Qr(21),
      I4 => \synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE013_out\,
      O => \^sram_reg_5\
    );
SRAM_reg_5_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE013_out\,
      I1 => Qr(22),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_5_i_8_2,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_5_i_8_3,
      O => \synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in\
    );
SRAM_reg_5_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(22),
      I1 => \synaptic_core_0/SYN_PRE013_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_5_i_8_0,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_5_i_8_1,
      O => \synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in\
    );
SRAM_reg_5_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_5_i_19_n_0,
      I2 => state(0),
      I3 => Qr(23),
      I4 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE013_out\
    );
SRAM_reg_5_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => AERIN_ADDR(2),
      I3 => SPI_SDSP_ON_SYN_STIM,
      I4 => AERIN_ADDR(1),
      I5 => AERIN_ADDR(0),
      O => SRAM_reg_5_i_19_n_0
    );
SRAM_reg_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_5_2,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_5_i_7_n_0,
      I3 => Qr(22),
      I4 => SRAM_reg_5_i_8_n_0,
      O => \^d\(16)
    );
SRAM_reg_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_5\,
      I1 => Qr(20),
      I2 => SRAM_reg_5_0,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(21),
      I5 => SRAM_reg_5_i_8_n_0,
      O => \^d\(15)
    );
SRAM_reg_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state_reg[3]_4\(0)
    );
SRAM_reg_5_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_5\,
      I1 => Qr(20),
      I2 => Qr(21),
      I3 => SRAM_reg_5_i_8_n_0,
      O => SRAM_reg_5_i_7_n_0
    );
SRAM_reg_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[5].sdsp_update_gen/p_2_in\,
      I1 => Qr(20),
      I2 => Qr(22),
      I3 => Qr(21),
      I4 => \synaptic_core_0/genblk1[5].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE013_out\,
      O => SRAM_reg_5_i_8_n_0
    );
SRAM_reg_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_6_1,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_6_i_7_n_0,
      I3 => SRAM_reg_6_i_8_n_0,
      I4 => Qr(27),
      I5 => Qr(26),
      O => \^d\(20)
    );
SRAM_reg_6_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in\,
      I1 => Qr(24),
      I2 => Qr(26),
      I3 => Qr(25),
      I4 => \synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE016_out\,
      O => \^sram_reg_6\
    );
SRAM_reg_6_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE016_out\,
      I1 => Qr(26),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_6_i_8_2,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_6_i_8_3,
      O => \synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in\
    );
SRAM_reg_6_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(26),
      I1 => \synaptic_core_0/SYN_PRE016_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_6_i_8_0,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_6_i_8_1,
      O => \synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in\
    );
SRAM_reg_6_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D500D5000000"
    )
        port map (
      I0 => \SRAM_reg_0_i_85__0_n_0\,
      I1 => SRAM_reg_2_i_8_0,
      I2 => SRAM_reg_4_i_20_n_0,
      I3 => state(0),
      I4 => Qr(27),
      I5 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE016_out\
    );
SRAM_reg_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_6_2,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_6_i_7_n_0,
      I3 => Qr(26),
      I4 => SRAM_reg_6_i_8_n_0,
      O => \^d\(19)
    );
SRAM_reg_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_6\,
      I1 => Qr(24),
      I2 => SRAM_reg_6_0,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(25),
      I5 => SRAM_reg_6_i_8_n_0,
      O => \^d\(18)
    );
SRAM_reg_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state_reg[3]_5\(0)
    );
SRAM_reg_6_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_6\,
      I1 => Qr(24),
      I2 => Qr(25),
      I3 => SRAM_reg_6_i_8_n_0,
      O => SRAM_reg_6_i_7_n_0
    );
SRAM_reg_6_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[6].sdsp_update_gen/p_2_in\,
      I1 => Qr(24),
      I2 => Qr(26),
      I3 => Qr(25),
      I4 => \synaptic_core_0/genblk1[6].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE016_out\,
      O => SRAM_reg_6_i_8_n_0
    );
SRAM_reg_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B88B8B8BB8B88"
    )
        port map (
      I0 => SRAM_reg_7_1,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_7_i_7_n_0,
      I3 => \synaptic_core_0/p_0_in\(1),
      I4 => Qr(31),
      I5 => Qr(30),
      O => \^d\(23)
    );
SRAM_reg_7_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFC2AAAFFFFAAAA"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in\,
      I1 => Qr(28),
      I2 => Qr(30),
      I3 => Qr(29),
      I4 => \synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE019_out\,
      O => \^sram_reg_7\(0)
    );
SRAM_reg_7_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \synaptic_core_0/SYN_PRE019_out\,
      I1 => Qr(30),
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_7_i_8_2,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_7_i_8_3,
      O => \synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in\
    );
SRAM_reg_7_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4040404C404"
    )
        port map (
      I0 => Qr(30),
      I1 => \synaptic_core_0/SYN_PRE019_out\,
      I2 => \neur_cnt[7]_i_5_n_0\,
      I3 => SRAM_reg_7_i_8_0,
      I4 => \^ctrl_synarray_addr\(4),
      I5 => SRAM_reg_7_i_8_1,
      O => \synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in\
    );
SRAM_reg_7_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F008F008F000000"
    )
        port map (
      I0 => SRAM_reg_3_i_8_0,
      I1 => SRAM_reg_4_i_20_n_0,
      I2 => \SRAM_reg_0_i_85__0_n_0\,
      I3 => state(0),
      I4 => Qr(31),
      I5 => SPI_UPDATE_UNMAPPED_SYN,
      O => \synaptic_core_0/SYN_PRE019_out\
    );
SRAM_reg_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => SRAM_reg_7_2,
      I1 => \^spi_gate_activity_sync\,
      I2 => SRAM_reg_7_i_7_n_0,
      I3 => Qr(30),
      I4 => \synaptic_core_0/p_0_in\(1),
      O => \^d\(22)
    );
SRAM_reg_7_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => \^sram_reg_7\(0),
      I1 => Qr(28),
      I2 => SRAM_reg_7_0,
      I3 => \^spi_gate_activity_sync\,
      I4 => Qr(29),
      I5 => \synaptic_core_0/p_0_in\(1),
      O => \^d\(21)
    );
SRAM_reg_7_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => WE
    );
SRAM_reg_7_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \^sram_reg_7\(0),
      I1 => Qr(28),
      I2 => Qr(29),
      I3 => \synaptic_core_0/p_0_in\(1),
      O => SRAM_reg_7_i_7_n_0
    );
SRAM_reg_7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000055550000"
    )
        port map (
      I0 => \synaptic_core_0/genblk1[7].sdsp_update_gen/p_2_in\,
      I1 => Qr(28),
      I2 => Qr(30),
      I3 => Qr(29),
      I4 => \synaptic_core_0/genblk1[7].sdsp_update_gen/p_0_in\,
      I5 => \synaptic_core_0/SYN_PRE019_out\,
      O => \synaptic_core_0/p_0_in\(1)
    );
\ctrl_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \ctrl_cnt_reg_n_0_[0]\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[0]_i_1_n_0\
    );
\ctrl_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(10),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[10]_i_1_n_0\
    );
\ctrl_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(11),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[11]_i_1_n_0\
    );
\ctrl_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(12),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[12]_i_1_n_0\
    );
\ctrl_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(13),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[13]_i_1_n_0\
    );
\ctrl_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(14),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[14]_i_1_n_0\
    );
\ctrl_cnt[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(15),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[15]_i_1_n_0\
    );
\ctrl_cnt[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(16),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[16]_i_1_n_0\
    );
\ctrl_cnt[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(17),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[17]_i_1_n_0\
    );
\ctrl_cnt[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(18),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[18]_i_1_n_0\
    );
\ctrl_cnt[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(19),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[19]_i_1_n_0\
    );
\ctrl_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(1),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[1]_i_1_n_0\
    );
\ctrl_cnt[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(20),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[20]_i_1_n_0\
    );
\ctrl_cnt[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(21),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[21]_i_1_n_0\
    );
\ctrl_cnt[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(22),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[22]_i_1_n_0\
    );
\ctrl_cnt[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(23),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[23]_i_1_n_0\
    );
\ctrl_cnt[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(24),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[24]_i_1_n_0\
    );
\ctrl_cnt[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(25),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[25]_i_1_n_0\
    );
\ctrl_cnt[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(26),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[26]_i_1_n_0\
    );
\ctrl_cnt[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(27),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[27]_i_1_n_0\
    );
\ctrl_cnt[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(28),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[28]_i_1_n_0\
    );
\ctrl_cnt[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(29),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[29]_i_1_n_0\
    );
\ctrl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(2),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[2]_i_1_n_0\
    );
\ctrl_cnt[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(30),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[30]_i_1_n_0\
    );
\ctrl_cnt[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => AEROUT_CTRL_BUSY,
      O => \ctrl_cnt[31]_i_1_n_0\
    );
\ctrl_cnt[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(31),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[31]_i_2_n_0\
    );
\ctrl_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(3),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[3]_i_1_n_0\
    );
\ctrl_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(4),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[4]_i_1_n_0\
    );
\ctrl_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(5),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[5]_i_1_n_0\
    );
\ctrl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(6),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[6]_i_1_n_0\
    );
\ctrl_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(7),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[7]_i_1_n_0\
    );
\ctrl_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(8),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[8]_i_1_n_0\
    );
\ctrl_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => in56(9),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \ctrl_cnt[9]_i_1_n_0\
    );
\ctrl_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[0]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[0]\
    );
\ctrl_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[10]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[10]\
    );
\ctrl_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[11]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[11]\
    );
\ctrl_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[12]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[12]\
    );
\ctrl_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[8]_i_2_n_0\,
      CO(3) => \ctrl_cnt_reg[12]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[12]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[12]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(12 downto 9),
      S(3) => \ctrl_cnt_reg_n_0_[12]\,
      S(2) => \ctrl_cnt_reg_n_0_[11]\,
      S(1) => \ctrl_cnt_reg_n_0_[10]\,
      S(0) => \ctrl_cnt_reg_n_0_[9]\
    );
\ctrl_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[13]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[13]\
    );
\ctrl_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[14]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[14]\
    );
\ctrl_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[15]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[15]\
    );
\ctrl_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[16]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[16]\
    );
\ctrl_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[12]_i_2_n_0\,
      CO(3) => \ctrl_cnt_reg[16]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[16]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[16]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(16 downto 13),
      S(3) => \ctrl_cnt_reg_n_0_[16]\,
      S(2) => \ctrl_cnt_reg_n_0_[15]\,
      S(1) => \ctrl_cnt_reg_n_0_[14]\,
      S(0) => \ctrl_cnt_reg_n_0_[13]\
    );
\ctrl_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[17]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[17]\
    );
\ctrl_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[18]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[18]\
    );
\ctrl_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[19]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[19]\
    );
\ctrl_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[1]_i_1_n_0\,
      Q => p_0_in(0)
    );
\ctrl_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[20]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[20]\
    );
\ctrl_cnt_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[16]_i_2_n_0\,
      CO(3) => \ctrl_cnt_reg[20]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[20]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[20]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(20 downto 17),
      S(3) => \ctrl_cnt_reg_n_0_[20]\,
      S(2) => \ctrl_cnt_reg_n_0_[19]\,
      S(1) => \ctrl_cnt_reg_n_0_[18]\,
      S(0) => \ctrl_cnt_reg_n_0_[17]\
    );
\ctrl_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[21]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[21]\
    );
\ctrl_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[22]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[22]\
    );
\ctrl_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[23]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[23]\
    );
\ctrl_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[24]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[24]\
    );
\ctrl_cnt_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[20]_i_2_n_0\,
      CO(3) => \ctrl_cnt_reg[24]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[24]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[24]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(24 downto 21),
      S(3) => \ctrl_cnt_reg_n_0_[24]\,
      S(2) => \ctrl_cnt_reg_n_0_[23]\,
      S(1) => \ctrl_cnt_reg_n_0_[22]\,
      S(0) => \ctrl_cnt_reg_n_0_[21]\
    );
\ctrl_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[25]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[25]\
    );
\ctrl_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[26]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[26]\
    );
\ctrl_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[27]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[27]\
    );
\ctrl_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[28]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[28]\
    );
\ctrl_cnt_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[24]_i_2_n_0\,
      CO(3) => \ctrl_cnt_reg[28]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[28]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[28]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(28 downto 25),
      S(3) => \ctrl_cnt_reg_n_0_[28]\,
      S(2) => \ctrl_cnt_reg_n_0_[27]\,
      S(1) => \ctrl_cnt_reg_n_0_[26]\,
      S(0) => \ctrl_cnt_reg_n_0_[25]\
    );
\ctrl_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[29]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[29]\
    );
\ctrl_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[2]_i_1_n_0\,
      Q => p_0_in(1)
    );
\ctrl_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[30]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[30]\
    );
\ctrl_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[31]_i_2_n_0\,
      Q => \ctrl_cnt_reg_n_0_[31]\
    );
\ctrl_cnt_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_ctrl_cnt_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ctrl_cnt_reg[31]_i_3_n_2\,
      CO(0) => \ctrl_cnt_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ctrl_cnt_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in56(31 downto 29),
      S(3) => '0',
      S(2) => \ctrl_cnt_reg_n_0_[31]\,
      S(1) => \ctrl_cnt_reg_n_0_[30]\,
      S(0) => \ctrl_cnt_reg_n_0_[29]\
    );
\ctrl_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[3]_i_1_n_0\,
      Q => p_0_in(2)
    );
\ctrl_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[4]_i_1_n_0\,
      Q => p_0_in(3)
    );
\ctrl_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ctrl_cnt_reg[4]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[4]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[4]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[4]_i_2_n_3\,
      CYINIT => \ctrl_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(4 downto 1),
      S(3 downto 0) => p_0_in(3 downto 0)
    );
\ctrl_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[5]_i_1_n_0\,
      Q => p_0_in(4)
    );
\ctrl_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[6]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[6]\
    );
\ctrl_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[7]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[7]\
    );
\ctrl_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[8]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[8]\
    );
\ctrl_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ctrl_cnt_reg[4]_i_2_n_0\,
      CO(3) => \ctrl_cnt_reg[8]_i_2_n_0\,
      CO(2) => \ctrl_cnt_reg[8]_i_2_n_1\,
      CO(1) => \ctrl_cnt_reg[8]_i_2_n_2\,
      CO(0) => \ctrl_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in56(8 downto 5),
      S(3) => \ctrl_cnt_reg_n_0_[8]\,
      S(2) => \ctrl_cnt_reg_n_0_[7]\,
      S(1) => \ctrl_cnt_reg_n_0_[6]\,
      S(0) => p_0_in(4)
    );
\ctrl_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \ctrl_cnt[31]_i_1_n_0\,
      CLR => RST_sync,
      D => \ctrl_cnt[9]_i_1_n_0\,
      Q => \ctrl_cnt_reg_n_0_[9]\
    );
empty_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      O => CTRL_SCHED_EVENT_IN(0)
    );
\empty_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => NEUR_EVENT_OUT(0),
      I5 => \empty_i_11__31\,
      O => \FSM_sequential_state_reg[0]_1\
    );
empty_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \empty_i_17__5\,
      O => \FSM_sequential_state_reg[0]_4\
    );
empty_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => \FSM_sequential_state[1]_i_3_n_0\,
      O => \^fsm_sequential_state_reg[1]_3\
    );
empty_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      I4 => NEUR_EVENT_OUT(2),
      O => \FSM_sequential_state_reg[2]_34\
    );
empty_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \empty_i_32__2\,
      O => \FSM_sequential_state_reg[0]_5\
    );
\genblk1[0].mem[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(8),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(0),
      O => \AERIN_ADDR[15]\(0)
    );
\genblk1[0].mem[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => AERIN_ADDR(5),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => CTRL_SCHED_VIRTS(2)
    );
\genblk1[0].mem[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => AERIN_ADDR(6),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => CTRL_SCHED_VIRTS(3)
    );
\genblk1[0].mem[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_31\
    );
\genblk1[0].mem[0][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => AERIN_ADDR(7),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => CTRL_SCHED_VIRTS(4)
    );
\genblk1[0].mem[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(9),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(1),
      O => \AERIN_ADDR[15]\(1)
    );
\genblk1[0].mem[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(10),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(2),
      O => \AERIN_ADDR[15]\(2)
    );
\genblk1[0].mem[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(11),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(3),
      O => \AERIN_ADDR[15]\(3)
    );
\genblk1[0].mem[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(12),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(4),
      O => \AERIN_ADDR[15]\(4)
    );
\genblk1[0].mem[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(13),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(5),
      O => \AERIN_ADDR[15]\(5)
    );
\genblk1[0].mem[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(14),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(6),
      O => \AERIN_ADDR[15]\(6)
    );
\genblk1[0].mem[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => AERIN_ADDR(15),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \^ctrl_neurmem_addr\(7),
      O => \AERIN_ADDR[15]\(7)
    );
\genblk1[0].mem[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => AERIN_ADDR(3),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => CTRL_SCHED_VIRTS(0)
    );
\genblk1[0].mem[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => AERIN_ADDR(4),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => CTRL_SCHED_VIRTS(1)
    );
\genblk1[10].mem[10][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[10].mem_reg[10][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_21\
    );
\genblk1[11].mem[11][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_20\
    );
\genblk1[12].mem[12][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[12].mem_reg[12][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_19\
    );
\genblk1[13].mem[13][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[13].mem_reg[13][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_18\
    );
\genblk1[14].mem[14][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[14].mem_reg[14][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_17\
    );
\genblk1[15].mem[15][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_16\
    );
\genblk1[16].mem[16][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[16].mem_reg[16][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_15\
    );
\genblk1[17].mem[17][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[17].mem_reg[17][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_14\
    );
\genblk1[18].mem[18][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[18].mem_reg[18][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_13\
    );
\genblk1[19].mem[19][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_12\
    );
\genblk1[1].mem[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_30\
    );
\genblk1[20].mem[20][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[20].mem_reg[20][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_11\
    );
\genblk1[21].mem[21][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[21].mem_reg[21][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_10\
    );
\genblk1[22].mem[22][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[22].mem_reg[22][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_9\
    );
\genblk1[23].mem[23][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_8\
    );
\genblk1[24].mem[24][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[24].mem_reg[24][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_7\
    );
\genblk1[25].mem[25][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[25].mem_reg[25][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_6\
    );
\genblk1[26].mem[26][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[26].mem_reg[26][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_5\
    );
\genblk1[27].mem[27][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_4\
    );
\genblk1[28].mem[28][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[28].mem_reg[28][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_3\
    );
\genblk1[29].mem[29][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[29].mem_reg[29][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_2\
    );
\genblk1[2].mem[2][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[2].mem_reg[2][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_29\
    );
\genblk1[30].mem[30][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[30].mem_reg[30][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_1\
    );
\genblk1[31].mem[31][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => E(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_0\
    );
\genblk1[3].mem[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E2AAEA"
    )
        port map (
      I0 => \^q\(0),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(8),
      I3 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I4 => \^fsm_sequential_state_reg[1]_0\,
      I5 => \genblk1[3].mem[3][0]_i_2_n_0\,
      O => \^ctrl_neurmem_addr\(0)
    );
\genblk1[3].mem[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E2AAEA"
    )
        port map (
      I0 => \^q\(0),
      I1 => AERIN_ADDR(7),
      I2 => AERIN_ADDR(8),
      I3 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I4 => \^fsm_sequential_state_reg[1]_0\,
      I5 => \genblk1[3].mem[3][0]_i_2_n_0\,
      O => data_in(0)
    );
\genblk1[3].mem[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54040000"
    )
        port map (
      I0 => state(3),
      I1 => CTRL_SPI_ADDR(0),
      I2 => state(2),
      I3 => SCHED_DATA_OUT(0),
      I4 => \genblk1[3].mem[3][0]_i_3_n_0\,
      I5 => \genblk1[3].mem[3][0]_i_4_n_0\,
      O => \genblk1[3].mem[3][0]_i_2_n_0\
    );
\genblk1[3].mem[3][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \genblk1[3].mem[3][0]_i_3_n_0\
    );
\genblk1[3].mem[3][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(0),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(0),
      I5 => state(2),
      O => \genblk1[3].mem[3][0]_i_4_n_0\
    );
\genblk1[3].mem[3][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_28\
    );
\genblk1[3].mem[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][1]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][1]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][1]_i_4_n_0\,
      I4 => \^q\(1),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(1)
    );
\genblk1[3].mem[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][1]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][1]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][1]_i_4_n_0\,
      I4 => \^q\(1),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(1)
    );
\genblk1[3].mem[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(1),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(1),
      I5 => state(2),
      O => \genblk1[3].mem[3][1]_i_2_n_0\
    );
\genblk1[3].mem[3][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(9),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(1),
      O => \genblk1[3].mem[3][1]_i_3_n_0\
    );
\genblk1[3].mem[3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(1),
      I3 => state(2),
      I4 => CTRL_SPI_ADDR(1),
      I5 => state(3),
      O => \genblk1[3].mem[3][1]_i_4_n_0\
    );
\genblk1[3].mem[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][2]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][2]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][2]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(2)
    );
\genblk1[3].mem[3][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][2]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][2]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][2]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(2)
    );
\genblk1[3].mem[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(2),
      I3 => state(3),
      I4 => state(2),
      I5 => CTRL_SPI_ADDR(2),
      O => \genblk1[3].mem[3][2]_i_2_n_0\
    );
\genblk1[3].mem[3][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(10),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(2),
      O => \genblk1[3].mem[3][2]_i_3_n_0\
    );
\genblk1[3].mem[3][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(2),
      I3 => state(2),
      I4 => state(3),
      I5 => CTRL_SPI_ADDR(2),
      O => \genblk1[3].mem[3][2]_i_4_n_0\
    );
\genblk1[3].mem[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][3]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][3]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][3]_i_4_n_0\,
      I4 => \^q\(3),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(3)
    );
\genblk1[3].mem[3][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][3]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][3]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][3]_i_4_n_0\,
      I4 => \^q\(3),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(3)
    );
\genblk1[3].mem[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(3),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(3),
      I5 => state(2),
      O => \genblk1[3].mem[3][3]_i_2_n_0\
    );
\genblk1[3].mem[3][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(11),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(3),
      O => \genblk1[3].mem[3][3]_i_3_n_0\
    );
\genblk1[3].mem[3][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(3),
      I3 => state(2),
      I4 => CTRL_SPI_ADDR(3),
      I5 => state(3),
      O => \genblk1[3].mem[3][3]_i_4_n_0\
    );
\genblk1[3].mem[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(4)
    );
\genblk1[3].mem[3][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(4)
    );
\genblk1[3].mem[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(4),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(4),
      I5 => state(2),
      O => \genblk1[3].mem[3][4]_i_2_n_0\
    );
\genblk1[3].mem[3][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(12),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(4),
      O => \genblk1[3].mem[3][4]_i_3_n_0\
    );
\genblk1[3].mem[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(4),
      I3 => state(2),
      I4 => CTRL_SPI_ADDR(4),
      I5 => state(3),
      O => \genblk1[3].mem[3][4]_i_4_n_0\
    );
\genblk1[3].mem[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(5)
    );
\genblk1[3].mem[3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(5)
    );
\genblk1[3].mem[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(5),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(5),
      I5 => state(2),
      O => \genblk1[3].mem[3][5]_i_2_n_0\
    );
\genblk1[3].mem[3][5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(13),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(5),
      O => \genblk1[3].mem[3][5]_i_3_n_0\
    );
\genblk1[3].mem[3][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(5),
      I3 => state(2),
      I4 => CTRL_SPI_ADDR(5),
      I5 => state(3),
      O => \genblk1[3].mem[3][5]_i_4_n_0\
    );
\genblk1[3].mem[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][6]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][6]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][6]_i_4_n_0\,
      I4 => \^q\(6),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(6)
    );
\genblk1[3].mem[3][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][6]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][6]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][6]_i_4_n_0\,
      I4 => \^q\(6),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(6)
    );
\genblk1[3].mem[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(6),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(6),
      I5 => state(2),
      O => \genblk1[3].mem[3][6]_i_2_n_0\
    );
\genblk1[3].mem[3][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(14),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(6),
      O => \genblk1[3].mem[3][6]_i_3_n_0\
    );
\genblk1[3].mem[3][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(6),
      I3 => state(2),
      I4 => CTRL_SPI_ADDR(6),
      I5 => state(3),
      O => \genblk1[3].mem[3][6]_i_4_n_0\
    );
\genblk1[3].mem[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][7]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][7]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][7]_i_5_n_0\,
      I4 => \^q\(7),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \^ctrl_neurmem_addr\(7)
    );
\genblk1[3].mem[3][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][7]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][7]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][7]_i_5_n_0\,
      I4 => \^q\(7),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => data_in(7)
    );
\genblk1[3].mem[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => AERIN_ADDR(7),
      I3 => state(3),
      I4 => CTRL_SPI_ADDR(7),
      I5 => state(2),
      O => \genblk1[3].mem[3][7]_i_2_n_0\
    );
\genblk1[3].mem[3][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AERIN_ADDR(15),
      I1 => AERIN_ADDR(7),
      I2 => \^q\(7),
      O => \genblk1[3].mem[3][7]_i_3_n_0\
    );
\genblk1[3].mem[3][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      O => \genblk1[3].mem[3][7]_i_4_n_0\
    );
\genblk1[3].mem[3][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => SCHED_DATA_OUT(7),
      I3 => state(2),
      I4 => CTRL_SPI_ADDR(7),
      I5 => state(3),
      O => \genblk1[3].mem[3][7]_i_5_n_0\
    );
\genblk1[3].mem[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      O => \^fsm_sequential_state_reg[1]_0\
    );
\genblk1[3].mem[3][8]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \genblk1[3].mem[3][8]_i_7__21\,
      O => \FSM_sequential_state_reg[0]_8\
    );
\genblk1[3].mem[3][8]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \genblk1[3].mem[3][8]_i_11__1\,
      O => \FSM_sequential_state_reg[0]_7\
    );
\genblk1[3].mem[3][8]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => NEUR_EVENT_OUT(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_33\
    );
\genblk1[3].mem[3][8]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\,
      I1 => \genblk1[3].mem[3][8]_i_18\,
      O => \FSM_sequential_state_reg[0]_6\
    );
\genblk1[3].mem[3][8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF00000040FFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => NEUR_EVENT_OUT(0),
      I5 => \empty_i_11__31\,
      O => \^fsm_sequential_state_reg[0]_0\
    );
\genblk1[3].mem[3][8]_i_9__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557555FFFFFFFF"
    )
        port map (
      I0 => NEUR_EVENT_OUT(1),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      I5 => \genblk1[3].mem[3][8]_i_58\,
      O => \FSM_sequential_state_reg[0]_9\
    );
\genblk1[4].mem[4][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[4].mem_reg[4][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_27\
    );
\genblk1[5].mem[5][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[5].mem_reg[5][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_26\
    );
\genblk1[6].mem[6][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[6].mem_reg[6][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_25\
    );
\genblk1[7].mem[7][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_24\
    );
\genblk1[8].mem[8][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[8].mem_reg[8][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_23\
    );
\genblk1[9].mem[9][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \genblk1[9].mem_reg[9][12]\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state_reg[2]_22\
    );
\genblk2[0].NEUR_V_DOWN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \^neur_cnt_reg[4]_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(0),
      O => \genblk2[0].NEUR_V_DOWN_reg[0]\
    );
\genblk2[0].NEUR_V_UP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \AEROUT_ADDR[4]_i_4_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(0),
      O => \genblk2[0].NEUR_V_UP_reg[0]\
    );
\genblk2[0].NEUR_V_UP[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_6_n_0\,
      I1 => \^ctrl_neurmem_addr\(7),
      I2 => \^ctrl_neurmem_addr\(6),
      O => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\
    );
\genblk2[0].NEUR_V_UP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\
    );
\genblk2[0].NEUR_V_UP[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\
    );
\genblk2[0].NEUR_V_UP[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200A2208"
    )
        port map (
      I0 => \^ctrl_neurmem_we\,
      I1 => state(3),
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => \genblk2[0].NEUR_V_UP[0]_i_6_n_0\
    );
\genblk2[100].NEUR_V_DOWN[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(100),
      O => \genblk2[100].NEUR_V_DOWN_reg[100]\
    );
\genblk2[100].NEUR_V_UP[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(100),
      O => \genblk2[100].NEUR_V_UP_reg[100]\
    );
\genblk2[101].NEUR_V_DOWN[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(101),
      O => \genblk2[101].NEUR_V_DOWN_reg[101]\
    );
\genblk2[101].NEUR_V_UP[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(101),
      O => \genblk2[101].NEUR_V_UP_reg[101]\
    );
\genblk2[102].NEUR_V_DOWN[102]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(102),
      O => \genblk2[102].NEUR_V_DOWN_reg[102]\
    );
\genblk2[102].NEUR_V_UP[102]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(102),
      O => \genblk2[102].NEUR_V_UP_reg[102]\
    );
\genblk2[103].NEUR_V_DOWN[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(103),
      O => \genblk2[103].NEUR_V_DOWN_reg[103]\
    );
\genblk2[103].NEUR_V_UP[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(103),
      O => \genblk2[103].NEUR_V_UP_reg[103]\
    );
\genblk2[104].NEUR_V_DOWN[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(104),
      O => \genblk2[104].NEUR_V_DOWN_reg[104]\
    );
\genblk2[104].NEUR_V_UP[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(104),
      O => \genblk2[104].NEUR_V_UP_reg[104]\
    );
\genblk2[105].NEUR_V_DOWN[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(105),
      O => \genblk2[105].NEUR_V_DOWN_reg[105]\
    );
\genblk2[105].NEUR_V_UP[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(105),
      O => \genblk2[105].NEUR_V_UP_reg[105]\
    );
\genblk2[106].NEUR_V_DOWN[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(106),
      O => \genblk2[106].NEUR_V_DOWN_reg[106]\
    );
\genblk2[106].NEUR_V_UP[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(106),
      O => \genblk2[106].NEUR_V_UP_reg[106]\
    );
\genblk2[107].NEUR_V_DOWN[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(107),
      O => \genblk2[107].NEUR_V_DOWN_reg[107]\
    );
\genblk2[107].NEUR_V_UP[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(107),
      O => \genblk2[107].NEUR_V_UP_reg[107]\
    );
\genblk2[108].NEUR_V_DOWN[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(108),
      O => \genblk2[108].NEUR_V_DOWN_reg[108]\
    );
\genblk2[108].NEUR_V_UP[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(108),
      O => \genblk2[108].NEUR_V_UP_reg[108]\
    );
\genblk2[109].NEUR_V_DOWN[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(109),
      O => \genblk2[109].NEUR_V_DOWN_reg[109]\
    );
\genblk2[109].NEUR_V_UP[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(109),
      O => \genblk2[109].NEUR_V_UP_reg[109]\
    );
\genblk2[10].NEUR_V_DOWN[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(10),
      O => \genblk2[10].NEUR_V_DOWN_reg[10]\
    );
\genblk2[10].NEUR_V_UP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(10),
      O => \genblk2[10].NEUR_V_UP_reg[10]\
    );
\genblk2[10].NEUR_V_UP[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\
    );
\genblk2[110].NEUR_V_DOWN[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(110),
      O => \genblk2[110].NEUR_V_DOWN_reg[110]\
    );
\genblk2[110].NEUR_V_UP[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(110),
      O => \genblk2[110].NEUR_V_UP_reg[110]\
    );
\genblk2[111].NEUR_V_DOWN[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(111),
      O => \genblk2[111].NEUR_V_DOWN_reg[111]\
    );
\genblk2[111].NEUR_V_UP[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(111),
      O => \genblk2[111].NEUR_V_UP_reg[111]\
    );
\genblk2[112].NEUR_V_DOWN[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(112),
      O => \genblk2[112].NEUR_V_DOWN_reg[112]\
    );
\genblk2[112].NEUR_V_UP[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(112),
      O => \genblk2[112].NEUR_V_UP_reg[112]\
    );
\genblk2[113].NEUR_V_DOWN[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(113),
      O => \genblk2[113].NEUR_V_DOWN_reg[113]\
    );
\genblk2[113].NEUR_V_UP[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(113),
      O => \genblk2[113].NEUR_V_UP_reg[113]\
    );
\genblk2[114].NEUR_V_DOWN[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(114),
      O => \genblk2[114].NEUR_V_DOWN_reg[114]\
    );
\genblk2[114].NEUR_V_UP[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(114),
      O => \genblk2[114].NEUR_V_UP_reg[114]\
    );
\genblk2[115].NEUR_V_DOWN[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(115),
      O => \genblk2[115].NEUR_V_DOWN_reg[115]\
    );
\genblk2[115].NEUR_V_UP[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(115),
      O => \genblk2[115].NEUR_V_UP_reg[115]\
    );
\genblk2[116].NEUR_V_DOWN[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(116),
      O => \genblk2[116].NEUR_V_DOWN_reg[116]\
    );
\genblk2[116].NEUR_V_UP[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(116),
      O => \genblk2[116].NEUR_V_UP_reg[116]\
    );
\genblk2[117].NEUR_V_DOWN[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(117),
      O => \genblk2[117].NEUR_V_DOWN_reg[117]\
    );
\genblk2[117].NEUR_V_UP[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(117),
      O => \genblk2[117].NEUR_V_UP_reg[117]\
    );
\genblk2[118].NEUR_V_DOWN[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(118),
      O => \genblk2[118].NEUR_V_DOWN_reg[118]\
    );
\genblk2[118].NEUR_V_UP[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(118),
      O => \genblk2[118].NEUR_V_UP_reg[118]\
    );
\genblk2[119].NEUR_V_DOWN[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(119),
      O => \genblk2[119].NEUR_V_DOWN_reg[119]\
    );
\genblk2[119].NEUR_V_UP[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(119),
      O => \genblk2[119].NEUR_V_UP_reg[119]\
    );
\genblk2[11].NEUR_V_DOWN[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(11),
      O => \genblk2[11].NEUR_V_DOWN_reg[11]\
    );
\genblk2[11].NEUR_V_UP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(11),
      O => \genblk2[11].NEUR_V_UP_reg[11]\
    );
\genblk2[11].NEUR_V_UP[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\
    );
\genblk2[120].NEUR_V_DOWN[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(120),
      O => \genblk2[120].NEUR_V_DOWN_reg[120]\
    );
\genblk2[120].NEUR_V_UP[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(120),
      O => \genblk2[120].NEUR_V_UP_reg[120]\
    );
\genblk2[121].NEUR_V_DOWN[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(121),
      O => \genblk2[121].NEUR_V_DOWN_reg[121]\
    );
\genblk2[121].NEUR_V_UP[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(121),
      O => \genblk2[121].NEUR_V_UP_reg[121]\
    );
\genblk2[122].NEUR_V_DOWN[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(122),
      O => \genblk2[122].NEUR_V_DOWN_reg[122]\
    );
\genblk2[122].NEUR_V_UP[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(122),
      O => \genblk2[122].NEUR_V_UP_reg[122]\
    );
\genblk2[123].NEUR_V_DOWN[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(123),
      O => \genblk2[123].NEUR_V_DOWN_reg[123]\
    );
\genblk2[123].NEUR_V_UP[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(123),
      O => \genblk2[123].NEUR_V_UP_reg[123]\
    );
\genblk2[124].NEUR_V_DOWN[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(124),
      O => \genblk2[124].NEUR_V_DOWN_reg[124]\
    );
\genblk2[124].NEUR_V_UP[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(124),
      O => \genblk2[124].NEUR_V_UP_reg[124]\
    );
\genblk2[125].NEUR_V_DOWN[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(125),
      O => \genblk2[125].NEUR_V_DOWN_reg[125]\
    );
\genblk2[125].NEUR_V_UP[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(125),
      O => \genblk2[125].NEUR_V_UP_reg[125]\
    );
\genblk2[126].NEUR_V_DOWN[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(126),
      O => \genblk2[126].NEUR_V_DOWN_reg[126]\
    );
\genblk2[126].NEUR_V_UP[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(126),
      O => \genblk2[126].NEUR_V_UP_reg[126]\
    );
\genblk2[127].NEUR_V_DOWN[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(127),
      O => \genblk2[127].NEUR_V_DOWN_reg[127]\
    );
\genblk2[127].NEUR_V_UP[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(127),
      O => \genblk2[127].NEUR_V_UP_reg[127]\
    );
\genblk2[128].NEUR_V_DOWN[128]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(128),
      O => \genblk2[128].NEUR_V_DOWN_reg[128]\
    );
\genblk2[128].NEUR_V_UP[128]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(128),
      O => \genblk2[128].NEUR_V_UP_reg[128]\
    );
\genblk2[128].NEUR_V_UP[128]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_6_n_0\,
      I1 => \^ctrl_neurmem_addr\(6),
      I2 => \^ctrl_neurmem_addr\(7),
      O => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\
    );
\genblk2[129].NEUR_V_DOWN[129]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(129),
      O => \genblk2[129].NEUR_V_DOWN_reg[129]\
    );
\genblk2[129].NEUR_V_UP[129]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(129),
      O => \genblk2[129].NEUR_V_UP_reg[129]\
    );
\genblk2[12].NEUR_V_DOWN[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \AEROUT_ADDR[4]_i_4_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(12),
      O => \genblk2[12].NEUR_V_DOWN_reg[12]\
    );
\genblk2[12].NEUR_V_UP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \^ctrl_neurmem_addr\(5),
      I2 => \^ctrl_neurmem_addr\(4),
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(12),
      O => \genblk2[12].NEUR_V_UP_reg[12]\
    );
\genblk2[12].NEUR_V_UP[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\
    );
\genblk2[130].NEUR_V_DOWN[130]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(130),
      O => \genblk2[130].NEUR_V_DOWN_reg[130]\
    );
\genblk2[130].NEUR_V_UP[130]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(130),
      O => \genblk2[130].NEUR_V_UP_reg[130]\
    );
\genblk2[131].NEUR_V_DOWN[131]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(131),
      O => \genblk2[131].NEUR_V_DOWN_reg[131]\
    );
\genblk2[131].NEUR_V_UP[131]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(131),
      O => \genblk2[131].NEUR_V_UP_reg[131]\
    );
\genblk2[132].NEUR_V_DOWN[132]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(132),
      O => \genblk2[132].NEUR_V_DOWN_reg[132]\
    );
\genblk2[132].NEUR_V_UP[132]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(132),
      O => \genblk2[132].NEUR_V_UP_reg[132]\
    );
\genblk2[133].NEUR_V_DOWN[133]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(133),
      O => \genblk2[133].NEUR_V_DOWN_reg[133]\
    );
\genblk2[133].NEUR_V_UP[133]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(133),
      O => \genblk2[133].NEUR_V_UP_reg[133]\
    );
\genblk2[134].NEUR_V_DOWN[134]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(134),
      O => \genblk2[134].NEUR_V_DOWN_reg[134]\
    );
\genblk2[134].NEUR_V_UP[134]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(134),
      O => \genblk2[134].NEUR_V_UP_reg[134]\
    );
\genblk2[135].NEUR_V_DOWN[135]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(135),
      O => \genblk2[135].NEUR_V_DOWN_reg[135]\
    );
\genblk2[135].NEUR_V_UP[135]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(135),
      O => \genblk2[135].NEUR_V_UP_reg[135]\
    );
\genblk2[136].NEUR_V_DOWN[136]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(136),
      O => \genblk2[136].NEUR_V_DOWN_reg[136]\
    );
\genblk2[136].NEUR_V_UP[136]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(136),
      O => \genblk2[136].NEUR_V_UP_reg[136]\
    );
\genblk2[137].NEUR_V_DOWN[137]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(137),
      O => \genblk2[137].NEUR_V_DOWN_reg[137]\
    );
\genblk2[137].NEUR_V_UP[137]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(137),
      O => \genblk2[137].NEUR_V_UP_reg[137]\
    );
\genblk2[138].NEUR_V_DOWN[138]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(138),
      O => \genblk2[138].NEUR_V_DOWN_reg[138]\
    );
\genblk2[138].NEUR_V_UP[138]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(138),
      O => \genblk2[138].NEUR_V_UP_reg[138]\
    );
\genblk2[139].NEUR_V_DOWN[139]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(139),
      O => \genblk2[139].NEUR_V_DOWN_reg[139]\
    );
\genblk2[139].NEUR_V_UP[139]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(139),
      O => \genblk2[139].NEUR_V_UP_reg[139]\
    );
\genblk2[13].NEUR_V_DOWN[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \AEROUT_ADDR[4]_i_4_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(13),
      O => \genblk2[13].NEUR_V_DOWN_reg[13]\
    );
\genblk2[13].NEUR_V_UP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(13),
      O => \genblk2[13].NEUR_V_UP_reg[13]\
    );
\genblk2[13].NEUR_V_UP[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(0),
      I1 => \^ctrl_neurmem_addr\(1),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\
    );
\genblk2[140].NEUR_V_DOWN[140]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(140),
      O => \genblk2[140].NEUR_V_DOWN_reg[140]\
    );
\genblk2[140].NEUR_V_UP[140]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(140),
      O => \genblk2[140].NEUR_V_UP_reg[140]\
    );
\genblk2[141].NEUR_V_DOWN[141]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(141),
      O => \genblk2[141].NEUR_V_DOWN_reg[141]\
    );
\genblk2[141].NEUR_V_UP[141]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(141),
      O => \genblk2[141].NEUR_V_UP_reg[141]\
    );
\genblk2[142].NEUR_V_DOWN[142]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(142),
      O => \genblk2[142].NEUR_V_DOWN_reg[142]\
    );
\genblk2[142].NEUR_V_UP[142]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(142),
      O => \genblk2[142].NEUR_V_UP_reg[142]\
    );
\genblk2[143].NEUR_V_DOWN[143]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(143),
      O => \genblk2[143].NEUR_V_DOWN_reg[143]\
    );
\genblk2[143].NEUR_V_UP[143]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(143),
      O => \genblk2[143].NEUR_V_UP_reg[143]\
    );
\genblk2[144].NEUR_V_DOWN[144]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(144),
      O => \genblk2[144].NEUR_V_DOWN_reg[144]\
    );
\genblk2[144].NEUR_V_UP[144]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(144),
      O => \genblk2[144].NEUR_V_UP_reg[144]\
    );
\genblk2[145].NEUR_V_DOWN[145]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(145),
      O => \genblk2[145].NEUR_V_DOWN_reg[145]\
    );
\genblk2[145].NEUR_V_UP[145]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(145),
      O => \genblk2[145].NEUR_V_UP_reg[145]\
    );
\genblk2[146].NEUR_V_DOWN[146]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(146),
      O => \genblk2[146].NEUR_V_DOWN_reg[146]\
    );
\genblk2[146].NEUR_V_UP[146]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(146),
      O => \genblk2[146].NEUR_V_UP_reg[146]\
    );
\genblk2[147].NEUR_V_DOWN[147]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(147),
      O => \genblk2[147].NEUR_V_DOWN_reg[147]\
    );
\genblk2[147].NEUR_V_UP[147]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(147),
      O => \genblk2[147].NEUR_V_UP_reg[147]\
    );
\genblk2[148].NEUR_V_DOWN[148]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(148),
      O => \genblk2[148].NEUR_V_DOWN_reg[148]\
    );
\genblk2[148].NEUR_V_UP[148]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(148),
      O => \genblk2[148].NEUR_V_UP_reg[148]\
    );
\genblk2[149].NEUR_V_DOWN[149]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(149),
      O => \genblk2[149].NEUR_V_DOWN_reg[149]\
    );
\genblk2[149].NEUR_V_UP[149]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(149),
      O => \genblk2[149].NEUR_V_UP_reg[149]\
    );
\genblk2[14].NEUR_V_DOWN[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(14),
      O => \genblk2[14].NEUR_V_DOWN_reg[14]\
    );
\genblk2[14].NEUR_V_UP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(14),
      O => \genblk2[14].NEUR_V_UP_reg[14]\
    );
\genblk2[14].NEUR_V_UP[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\
    );
\genblk2[150].NEUR_V_DOWN[150]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(150),
      O => \genblk2[150].NEUR_V_DOWN_reg[150]\
    );
\genblk2[150].NEUR_V_UP[150]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(150),
      O => \genblk2[150].NEUR_V_UP_reg[150]\
    );
\genblk2[151].NEUR_V_DOWN[151]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(151),
      O => \genblk2[151].NEUR_V_DOWN_reg[151]\
    );
\genblk2[151].NEUR_V_UP[151]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(151),
      O => \genblk2[151].NEUR_V_UP_reg[151]\
    );
\genblk2[152].NEUR_V_DOWN[152]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(152),
      O => \genblk2[152].NEUR_V_DOWN_reg[152]\
    );
\genblk2[152].NEUR_V_UP[152]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(152),
      O => \genblk2[152].NEUR_V_UP_reg[152]\
    );
\genblk2[153].NEUR_V_DOWN[153]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(153),
      O => \genblk2[153].NEUR_V_DOWN_reg[153]\
    );
\genblk2[153].NEUR_V_UP[153]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(153),
      O => \genblk2[153].NEUR_V_UP_reg[153]\
    );
\genblk2[154].NEUR_V_DOWN[154]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(154),
      O => \genblk2[154].NEUR_V_DOWN_reg[154]\
    );
\genblk2[154].NEUR_V_UP[154]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(154),
      O => \genblk2[154].NEUR_V_UP_reg[154]\
    );
\genblk2[155].NEUR_V_DOWN[155]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(155),
      O => \genblk2[155].NEUR_V_DOWN_reg[155]\
    );
\genblk2[155].NEUR_V_UP[155]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(155),
      O => \genblk2[155].NEUR_V_UP_reg[155]\
    );
\genblk2[156].NEUR_V_DOWN[156]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(156),
      O => \genblk2[156].NEUR_V_DOWN_reg[156]\
    );
\genblk2[156].NEUR_V_UP[156]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(156),
      O => \genblk2[156].NEUR_V_UP_reg[156]\
    );
\genblk2[157].NEUR_V_DOWN[157]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(157),
      O => \genblk2[157].NEUR_V_DOWN_reg[157]\
    );
\genblk2[157].NEUR_V_UP[157]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(157),
      O => \genblk2[157].NEUR_V_UP_reg[157]\
    );
\genblk2[158].NEUR_V_DOWN[158]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(158),
      O => \genblk2[158].NEUR_V_DOWN_reg[158]\
    );
\genblk2[158].NEUR_V_UP[158]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(158),
      O => \genblk2[158].NEUR_V_UP_reg[158]\
    );
\genblk2[159].NEUR_V_DOWN[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(159),
      O => \genblk2[159].NEUR_V_DOWN_reg[159]\
    );
\genblk2[159].NEUR_V_UP[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(159),
      O => \genblk2[159].NEUR_V_UP_reg[159]\
    );
\genblk2[15].NEUR_V_DOWN[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(15),
      O => \genblk2[15].NEUR_V_DOWN_reg[15]\
    );
\genblk2[15].NEUR_V_UP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(15),
      O => \genblk2[15].NEUR_V_UP_reg[15]\
    );
\genblk2[15].NEUR_V_UP[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\
    );
\genblk2[160].NEUR_V_DOWN[160]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(160),
      O => \genblk2[160].NEUR_V_DOWN_reg[160]\
    );
\genblk2[160].NEUR_V_UP[160]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(160),
      O => \genblk2[160].NEUR_V_UP_reg[160]\
    );
\genblk2[161].NEUR_V_DOWN[161]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(161),
      O => \genblk2[161].NEUR_V_DOWN_reg[161]\
    );
\genblk2[161].NEUR_V_UP[161]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(161),
      O => \genblk2[161].NEUR_V_UP_reg[161]\
    );
\genblk2[162].NEUR_V_DOWN[162]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(162),
      O => \genblk2[162].NEUR_V_DOWN_reg[162]\
    );
\genblk2[162].NEUR_V_UP[162]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(162),
      O => \genblk2[162].NEUR_V_UP_reg[162]\
    );
\genblk2[163].NEUR_V_DOWN[163]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(163),
      O => \genblk2[163].NEUR_V_DOWN_reg[163]\
    );
\genblk2[163].NEUR_V_UP[163]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(163),
      O => \genblk2[163].NEUR_V_UP_reg[163]\
    );
\genblk2[164].NEUR_V_DOWN[164]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(164),
      O => \genblk2[164].NEUR_V_DOWN_reg[164]\
    );
\genblk2[164].NEUR_V_UP[164]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(164),
      O => \genblk2[164].NEUR_V_UP_reg[164]\
    );
\genblk2[165].NEUR_V_DOWN[165]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(165),
      O => \genblk2[165].NEUR_V_DOWN_reg[165]\
    );
\genblk2[165].NEUR_V_UP[165]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(165),
      O => \genblk2[165].NEUR_V_UP_reg[165]\
    );
\genblk2[166].NEUR_V_DOWN[166]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(166),
      O => \genblk2[166].NEUR_V_DOWN_reg[166]\
    );
\genblk2[166].NEUR_V_UP[166]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(166),
      O => \genblk2[166].NEUR_V_UP_reg[166]\
    );
\genblk2[167].NEUR_V_DOWN[167]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(167),
      O => \genblk2[167].NEUR_V_DOWN_reg[167]\
    );
\genblk2[167].NEUR_V_UP[167]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(167),
      O => \genblk2[167].NEUR_V_UP_reg[167]\
    );
\genblk2[168].NEUR_V_DOWN[168]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(168),
      O => \genblk2[168].NEUR_V_DOWN_reg[168]\
    );
\genblk2[168].NEUR_V_UP[168]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(168),
      O => \genblk2[168].NEUR_V_UP_reg[168]\
    );
\genblk2[169].NEUR_V_DOWN[169]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(169),
      O => \genblk2[169].NEUR_V_DOWN_reg[169]\
    );
\genblk2[169].NEUR_V_UP[169]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(169),
      O => \genblk2[169].NEUR_V_UP_reg[169]\
    );
\genblk2[16].NEUR_V_DOWN[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(16),
      O => \genblk2[16].NEUR_V_DOWN_reg[16]\
    );
\genblk2[16].NEUR_V_UP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(16),
      O => \genblk2[16].NEUR_V_UP_reg[16]\
    );
\genblk2[170].NEUR_V_DOWN[170]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(170),
      O => \genblk2[170].NEUR_V_DOWN_reg[170]\
    );
\genblk2[170].NEUR_V_UP[170]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(170),
      O => \genblk2[170].NEUR_V_UP_reg[170]\
    );
\genblk2[171].NEUR_V_DOWN[171]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(171),
      O => \genblk2[171].NEUR_V_DOWN_reg[171]\
    );
\genblk2[171].NEUR_V_UP[171]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(171),
      O => \genblk2[171].NEUR_V_UP_reg[171]\
    );
\genblk2[172].NEUR_V_DOWN[172]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(172),
      O => \genblk2[172].NEUR_V_DOWN_reg[172]\
    );
\genblk2[172].NEUR_V_UP[172]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(172),
      O => \genblk2[172].NEUR_V_UP_reg[172]\
    );
\genblk2[173].NEUR_V_DOWN[173]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(173),
      O => \genblk2[173].NEUR_V_DOWN_reg[173]\
    );
\genblk2[173].NEUR_V_UP[173]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(173),
      O => \genblk2[173].NEUR_V_UP_reg[173]\
    );
\genblk2[174].NEUR_V_DOWN[174]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(174),
      O => \genblk2[174].NEUR_V_DOWN_reg[174]\
    );
\genblk2[174].NEUR_V_UP[174]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(174),
      O => \genblk2[174].NEUR_V_UP_reg[174]\
    );
\genblk2[175].NEUR_V_DOWN[175]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(175),
      O => \genblk2[175].NEUR_V_DOWN_reg[175]\
    );
\genblk2[175].NEUR_V_UP[175]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(175),
      O => \genblk2[175].NEUR_V_UP_reg[175]\
    );
\genblk2[176].NEUR_V_DOWN[176]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(176),
      O => \genblk2[176].NEUR_V_DOWN_reg[176]\
    );
\genblk2[176].NEUR_V_UP[176]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(176),
      O => \genblk2[176].NEUR_V_UP_reg[176]\
    );
\genblk2[177].NEUR_V_DOWN[177]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(177),
      O => \genblk2[177].NEUR_V_DOWN_reg[177]\
    );
\genblk2[177].NEUR_V_UP[177]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(177),
      O => \genblk2[177].NEUR_V_UP_reg[177]\
    );
\genblk2[178].NEUR_V_DOWN[178]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(178),
      O => \genblk2[178].NEUR_V_DOWN_reg[178]\
    );
\genblk2[178].NEUR_V_UP[178]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(178),
      O => \genblk2[178].NEUR_V_UP_reg[178]\
    );
\genblk2[179].NEUR_V_DOWN[179]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(179),
      O => \genblk2[179].NEUR_V_DOWN_reg[179]\
    );
\genblk2[179].NEUR_V_UP[179]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(179),
      O => \genblk2[179].NEUR_V_UP_reg[179]\
    );
\genblk2[17].NEUR_V_DOWN[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(17),
      O => \genblk2[17].NEUR_V_DOWN_reg[17]\
    );
\genblk2[17].NEUR_V_UP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(17),
      O => \genblk2[17].NEUR_V_UP_reg[17]\
    );
\genblk2[180].NEUR_V_DOWN[180]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(180),
      O => \genblk2[180].NEUR_V_DOWN_reg[180]\
    );
\genblk2[180].NEUR_V_UP[180]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(180),
      O => \genblk2[180].NEUR_V_UP_reg[180]\
    );
\genblk2[181].NEUR_V_DOWN[181]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(181),
      O => \genblk2[181].NEUR_V_DOWN_reg[181]\
    );
\genblk2[181].NEUR_V_UP[181]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(181),
      O => \genblk2[181].NEUR_V_UP_reg[181]\
    );
\genblk2[182].NEUR_V_DOWN[182]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(182),
      O => \genblk2[182].NEUR_V_DOWN_reg[182]\
    );
\genblk2[182].NEUR_V_UP[182]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(182),
      O => \genblk2[182].NEUR_V_UP_reg[182]\
    );
\genblk2[183].NEUR_V_DOWN[183]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(183),
      O => \genblk2[183].NEUR_V_DOWN_reg[183]\
    );
\genblk2[183].NEUR_V_UP[183]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(183),
      O => \genblk2[183].NEUR_V_UP_reg[183]\
    );
\genblk2[184].NEUR_V_DOWN[184]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(184),
      O => \genblk2[184].NEUR_V_DOWN_reg[184]\
    );
\genblk2[184].NEUR_V_UP[184]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(184),
      O => \genblk2[184].NEUR_V_UP_reg[184]\
    );
\genblk2[185].NEUR_V_DOWN[185]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(185),
      O => \genblk2[185].NEUR_V_DOWN_reg[185]\
    );
\genblk2[185].NEUR_V_UP[185]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(185),
      O => \genblk2[185].NEUR_V_UP_reg[185]\
    );
\genblk2[186].NEUR_V_DOWN[186]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(186),
      O => \genblk2[186].NEUR_V_DOWN_reg[186]\
    );
\genblk2[186].NEUR_V_UP[186]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(186),
      O => \genblk2[186].NEUR_V_UP_reg[186]\
    );
\genblk2[187].NEUR_V_DOWN[187]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(187),
      O => \genblk2[187].NEUR_V_DOWN_reg[187]\
    );
\genblk2[187].NEUR_V_UP[187]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(187),
      O => \genblk2[187].NEUR_V_UP_reg[187]\
    );
\genblk2[188].NEUR_V_DOWN[188]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(188),
      O => \genblk2[188].NEUR_V_DOWN_reg[188]\
    );
\genblk2[188].NEUR_V_UP[188]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(188),
      O => \genblk2[188].NEUR_V_UP_reg[188]\
    );
\genblk2[189].NEUR_V_DOWN[189]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(189),
      O => \genblk2[189].NEUR_V_DOWN_reg[189]\
    );
\genblk2[189].NEUR_V_UP[189]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(189),
      O => \genblk2[189].NEUR_V_UP_reg[189]\
    );
\genblk2[18].NEUR_V_DOWN[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(18),
      O => \genblk2[18].NEUR_V_DOWN_reg[18]\
    );
\genblk2[18].NEUR_V_UP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(18),
      O => \genblk2[18].NEUR_V_UP_reg[18]\
    );
\genblk2[190].NEUR_V_DOWN[190]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(190),
      O => \genblk2[190].NEUR_V_DOWN_reg[190]\
    );
\genblk2[190].NEUR_V_UP[190]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(190),
      O => \genblk2[190].NEUR_V_UP_reg[190]\
    );
\genblk2[191].NEUR_V_DOWN[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(191),
      O => \genblk2[191].NEUR_V_DOWN_reg[191]\
    );
\genblk2[191].NEUR_V_UP[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[128].NEUR_V_UP[128]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(191),
      O => \genblk2[191].NEUR_V_UP_reg[191]\
    );
\genblk2[192].NEUR_V_DOWN[192]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(192),
      O => \genblk2[192].NEUR_V_DOWN_reg[192]\
    );
\genblk2[192].NEUR_V_UP[192]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(192),
      O => \genblk2[192].NEUR_V_UP_reg[192]\
    );
\genblk2[192].NEUR_V_UP[192]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_6_n_0\,
      I1 => \^ctrl_neurmem_addr\(7),
      I2 => \^ctrl_neurmem_addr\(6),
      O => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\
    );
\genblk2[193].NEUR_V_DOWN[193]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(193),
      O => \genblk2[193].NEUR_V_DOWN_reg[193]\
    );
\genblk2[193].NEUR_V_UP[193]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(193),
      O => \genblk2[193].NEUR_V_UP_reg[193]\
    );
\genblk2[194].NEUR_V_DOWN[194]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(194),
      O => \genblk2[194].NEUR_V_DOWN_reg[194]\
    );
\genblk2[194].NEUR_V_UP[194]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(194),
      O => \genblk2[194].NEUR_V_UP_reg[194]\
    );
\genblk2[195].NEUR_V_DOWN[195]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(195),
      O => \genblk2[195].NEUR_V_DOWN_reg[195]\
    );
\genblk2[195].NEUR_V_UP[195]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(195),
      O => \genblk2[195].NEUR_V_UP_reg[195]\
    );
\genblk2[196].NEUR_V_DOWN[196]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(196),
      O => \genblk2[196].NEUR_V_DOWN_reg[196]\
    );
\genblk2[196].NEUR_V_UP[196]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(196),
      O => \genblk2[196].NEUR_V_UP_reg[196]\
    );
\genblk2[197].NEUR_V_DOWN[197]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(197),
      O => \genblk2[197].NEUR_V_DOWN_reg[197]\
    );
\genblk2[197].NEUR_V_UP[197]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(197),
      O => \genblk2[197].NEUR_V_UP_reg[197]\
    );
\genblk2[198].NEUR_V_DOWN[198]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(198),
      O => \genblk2[198].NEUR_V_DOWN_reg[198]\
    );
\genblk2[198].NEUR_V_UP[198]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(198),
      O => \genblk2[198].NEUR_V_UP_reg[198]\
    );
\genblk2[199].NEUR_V_DOWN[199]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(199),
      O => \genblk2[199].NEUR_V_DOWN_reg[199]\
    );
\genblk2[199].NEUR_V_UP[199]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(199),
      O => \genblk2[199].NEUR_V_UP_reg[199]\
    );
\genblk2[19].NEUR_V_DOWN[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(19),
      O => \genblk2[19].NEUR_V_DOWN_reg[19]\
    );
\genblk2[19].NEUR_V_UP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(19),
      O => \genblk2[19].NEUR_V_UP_reg[19]\
    );
\genblk2[1].NEUR_V_DOWN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \^neur_cnt_reg[4]_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(1),
      O => \genblk2[1].NEUR_V_DOWN_reg[1]\
    );
\genblk2[1].NEUR_V_UP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(1),
      O => \genblk2[1].NEUR_V_UP_reg[1]\
    );
\genblk2[1].NEUR_V_UP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\
    );
\genblk2[1].NEUR_V_UP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\
    );
\genblk2[1].NEUR_V_UP[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(3),
      I1 => \^ctrl_neurmem_addr\(2),
      I2 => \^ctrl_neurmem_addr\(0),
      I3 => \^ctrl_neurmem_addr\(1),
      O => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\
    );
\genblk2[200].NEUR_V_DOWN[200]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(200),
      O => \genblk2[200].NEUR_V_DOWN_reg[200]\
    );
\genblk2[200].NEUR_V_UP[200]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(200),
      O => \genblk2[200].NEUR_V_UP_reg[200]\
    );
\genblk2[201].NEUR_V_DOWN[201]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(201),
      O => \genblk2[201].NEUR_V_DOWN_reg[201]\
    );
\genblk2[201].NEUR_V_UP[201]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(201),
      O => \genblk2[201].NEUR_V_UP_reg[201]\
    );
\genblk2[202].NEUR_V_DOWN[202]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(202),
      O => \genblk2[202].NEUR_V_DOWN_reg[202]\
    );
\genblk2[202].NEUR_V_UP[202]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(202),
      O => \genblk2[202].NEUR_V_UP_reg[202]\
    );
\genblk2[203].NEUR_V_DOWN[203]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(203),
      O => \genblk2[203].NEUR_V_DOWN_reg[203]\
    );
\genblk2[203].NEUR_V_UP[203]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(203),
      O => \genblk2[203].NEUR_V_UP_reg[203]\
    );
\genblk2[204].NEUR_V_DOWN[204]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(204),
      O => \genblk2[204].NEUR_V_DOWN_reg[204]\
    );
\genblk2[204].NEUR_V_UP[204]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(204),
      O => \genblk2[204].NEUR_V_UP_reg[204]\
    );
\genblk2[205].NEUR_V_DOWN[205]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(205),
      O => \genblk2[205].NEUR_V_DOWN_reg[205]\
    );
\genblk2[205].NEUR_V_UP[205]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(205),
      O => \genblk2[205].NEUR_V_UP_reg[205]\
    );
\genblk2[206].NEUR_V_DOWN[206]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(206),
      O => \genblk2[206].NEUR_V_DOWN_reg[206]\
    );
\genblk2[206].NEUR_V_UP[206]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(206),
      O => \genblk2[206].NEUR_V_UP_reg[206]\
    );
\genblk2[207].NEUR_V_DOWN[207]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(207),
      O => \genblk2[207].NEUR_V_DOWN_reg[207]\
    );
\genblk2[207].NEUR_V_UP[207]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(207),
      O => \genblk2[207].NEUR_V_UP_reg[207]\
    );
\genblk2[208].NEUR_V_DOWN[208]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(208),
      O => \genblk2[208].NEUR_V_DOWN_reg[208]\
    );
\genblk2[208].NEUR_V_UP[208]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(208),
      O => \genblk2[208].NEUR_V_UP_reg[208]\
    );
\genblk2[209].NEUR_V_DOWN[209]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(209),
      O => \genblk2[209].NEUR_V_DOWN_reg[209]\
    );
\genblk2[209].NEUR_V_UP[209]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(209),
      O => \genblk2[209].NEUR_V_UP_reg[209]\
    );
\genblk2[20].NEUR_V_DOWN[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(20),
      O => \genblk2[20].NEUR_V_DOWN_reg[20]\
    );
\genblk2[20].NEUR_V_UP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(20),
      O => \genblk2[20].NEUR_V_UP_reg[20]\
    );
\genblk2[210].NEUR_V_DOWN[210]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(210),
      O => \genblk2[210].NEUR_V_DOWN_reg[210]\
    );
\genblk2[210].NEUR_V_UP[210]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(210),
      O => \genblk2[210].NEUR_V_UP_reg[210]\
    );
\genblk2[211].NEUR_V_DOWN[211]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(211),
      O => \genblk2[211].NEUR_V_DOWN_reg[211]\
    );
\genblk2[211].NEUR_V_UP[211]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(211),
      O => \genblk2[211].NEUR_V_UP_reg[211]\
    );
\genblk2[212].NEUR_V_DOWN[212]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(212),
      O => \genblk2[212].NEUR_V_DOWN_reg[212]\
    );
\genblk2[212].NEUR_V_UP[212]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(212),
      O => \genblk2[212].NEUR_V_UP_reg[212]\
    );
\genblk2[213].NEUR_V_DOWN[213]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(213),
      O => \genblk2[213].NEUR_V_DOWN_reg[213]\
    );
\genblk2[213].NEUR_V_UP[213]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(213),
      O => \genblk2[213].NEUR_V_UP_reg[213]\
    );
\genblk2[214].NEUR_V_DOWN[214]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(214),
      O => \genblk2[214].NEUR_V_DOWN_reg[214]\
    );
\genblk2[214].NEUR_V_UP[214]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(214),
      O => \genblk2[214].NEUR_V_UP_reg[214]\
    );
\genblk2[215].NEUR_V_DOWN[215]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(215),
      O => \genblk2[215].NEUR_V_DOWN_reg[215]\
    );
\genblk2[215].NEUR_V_UP[215]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(215),
      O => \genblk2[215].NEUR_V_UP_reg[215]\
    );
\genblk2[216].NEUR_V_DOWN[216]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(216),
      O => \genblk2[216].NEUR_V_DOWN_reg[216]\
    );
\genblk2[216].NEUR_V_UP[216]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(216),
      O => \genblk2[216].NEUR_V_UP_reg[216]\
    );
\genblk2[217].NEUR_V_DOWN[217]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(217),
      O => \genblk2[217].NEUR_V_DOWN_reg[217]\
    );
\genblk2[217].NEUR_V_UP[217]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(217),
      O => \genblk2[217].NEUR_V_UP_reg[217]\
    );
\genblk2[218].NEUR_V_DOWN[218]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(218),
      O => \genblk2[218].NEUR_V_DOWN_reg[218]\
    );
\genblk2[218].NEUR_V_UP[218]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(218),
      O => \genblk2[218].NEUR_V_UP_reg[218]\
    );
\genblk2[219].NEUR_V_DOWN[219]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(219),
      O => \genblk2[219].NEUR_V_DOWN_reg[219]\
    );
\genblk2[219].NEUR_V_UP[219]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(219),
      O => \genblk2[219].NEUR_V_UP_reg[219]\
    );
\genblk2[21].NEUR_V_DOWN[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(21),
      O => \genblk2[21].NEUR_V_DOWN_reg[21]\
    );
\genblk2[21].NEUR_V_UP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(21),
      O => \genblk2[21].NEUR_V_UP_reg[21]\
    );
\genblk2[220].NEUR_V_DOWN[220]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(220),
      O => \genblk2[220].NEUR_V_DOWN_reg[220]\
    );
\genblk2[220].NEUR_V_UP[220]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(220),
      O => \genblk2[220].NEUR_V_UP_reg[220]\
    );
\genblk2[221].NEUR_V_DOWN[221]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(221),
      O => \genblk2[221].NEUR_V_DOWN_reg[221]\
    );
\genblk2[221].NEUR_V_UP[221]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(221),
      O => \genblk2[221].NEUR_V_UP_reg[221]\
    );
\genblk2[222].NEUR_V_DOWN[222]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(222),
      O => \genblk2[222].NEUR_V_DOWN_reg[222]\
    );
\genblk2[222].NEUR_V_UP[222]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(222),
      O => \genblk2[222].NEUR_V_UP_reg[222]\
    );
\genblk2[223].NEUR_V_DOWN[223]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(223),
      O => \genblk2[223].NEUR_V_DOWN_reg[223]\
    );
\genblk2[223].NEUR_V_UP[223]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(223),
      O => \genblk2[223].NEUR_V_UP_reg[223]\
    );
\genblk2[224].NEUR_V_DOWN[224]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(224),
      O => \genblk2[224].NEUR_V_DOWN_reg[224]\
    );
\genblk2[224].NEUR_V_UP[224]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(224),
      O => \genblk2[224].NEUR_V_UP_reg[224]\
    );
\genblk2[225].NEUR_V_DOWN[225]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(225),
      O => \genblk2[225].NEUR_V_DOWN_reg[225]\
    );
\genblk2[225].NEUR_V_UP[225]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(225),
      O => \genblk2[225].NEUR_V_UP_reg[225]\
    );
\genblk2[226].NEUR_V_DOWN[226]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(226),
      O => \genblk2[226].NEUR_V_DOWN_reg[226]\
    );
\genblk2[226].NEUR_V_UP[226]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(226),
      O => \genblk2[226].NEUR_V_UP_reg[226]\
    );
\genblk2[227].NEUR_V_DOWN[227]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(227),
      O => \genblk2[227].NEUR_V_DOWN_reg[227]\
    );
\genblk2[227].NEUR_V_UP[227]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(227),
      O => \genblk2[227].NEUR_V_UP_reg[227]\
    );
\genblk2[228].NEUR_V_DOWN[228]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(228),
      O => \genblk2[228].NEUR_V_DOWN_reg[228]\
    );
\genblk2[228].NEUR_V_UP[228]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(228),
      O => \genblk2[228].NEUR_V_UP_reg[228]\
    );
\genblk2[229].NEUR_V_DOWN[229]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(229),
      O => \genblk2[229].NEUR_V_DOWN_reg[229]\
    );
\genblk2[229].NEUR_V_UP[229]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(229),
      O => \genblk2[229].NEUR_V_UP_reg[229]\
    );
\genblk2[22].NEUR_V_DOWN[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(22),
      O => \genblk2[22].NEUR_V_DOWN_reg[22]\
    );
\genblk2[22].NEUR_V_UP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(22),
      O => \genblk2[22].NEUR_V_UP_reg[22]\
    );
\genblk2[230].NEUR_V_DOWN[230]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(230),
      O => \genblk2[230].NEUR_V_DOWN_reg[230]\
    );
\genblk2[230].NEUR_V_UP[230]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(230),
      O => \genblk2[230].NEUR_V_UP_reg[230]\
    );
\genblk2[231].NEUR_V_DOWN[231]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(231),
      O => \genblk2[231].NEUR_V_DOWN_reg[231]\
    );
\genblk2[231].NEUR_V_UP[231]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(231),
      O => \genblk2[231].NEUR_V_UP_reg[231]\
    );
\genblk2[232].NEUR_V_DOWN[232]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(232),
      O => \genblk2[232].NEUR_V_DOWN_reg[232]\
    );
\genblk2[232].NEUR_V_UP[232]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(232),
      O => \genblk2[232].NEUR_V_UP_reg[232]\
    );
\genblk2[233].NEUR_V_DOWN[233]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(233),
      O => \genblk2[233].NEUR_V_DOWN_reg[233]\
    );
\genblk2[233].NEUR_V_UP[233]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(233),
      O => \genblk2[233].NEUR_V_UP_reg[233]\
    );
\genblk2[234].NEUR_V_DOWN[234]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(234),
      O => \genblk2[234].NEUR_V_DOWN_reg[234]\
    );
\genblk2[234].NEUR_V_UP[234]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(234),
      O => \genblk2[234].NEUR_V_UP_reg[234]\
    );
\genblk2[235].NEUR_V_DOWN[235]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(235),
      O => \genblk2[235].NEUR_V_DOWN_reg[235]\
    );
\genblk2[235].NEUR_V_UP[235]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(235),
      O => \genblk2[235].NEUR_V_UP_reg[235]\
    );
\genblk2[236].NEUR_V_DOWN[236]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(236),
      O => \genblk2[236].NEUR_V_DOWN_reg[236]\
    );
\genblk2[236].NEUR_V_UP[236]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(236),
      O => \genblk2[236].NEUR_V_UP_reg[236]\
    );
\genblk2[237].NEUR_V_DOWN[237]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(237),
      O => \genblk2[237].NEUR_V_DOWN_reg[237]\
    );
\genblk2[237].NEUR_V_UP[237]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(237),
      O => \genblk2[237].NEUR_V_UP_reg[237]\
    );
\genblk2[238].NEUR_V_DOWN[238]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(238),
      O => \genblk2[238].NEUR_V_DOWN_reg[238]\
    );
\genblk2[238].NEUR_V_UP[238]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(238),
      O => \genblk2[238].NEUR_V_UP_reg[238]\
    );
\genblk2[239].NEUR_V_DOWN[239]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(239),
      O => \genblk2[239].NEUR_V_DOWN_reg[239]\
    );
\genblk2[239].NEUR_V_UP[239]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(239),
      O => \genblk2[239].NEUR_V_UP_reg[239]\
    );
\genblk2[23].NEUR_V_DOWN[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(23),
      O => \genblk2[23].NEUR_V_DOWN_reg[23]\
    );
\genblk2[23].NEUR_V_UP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(23),
      O => \genblk2[23].NEUR_V_UP_reg[23]\
    );
\genblk2[240].NEUR_V_DOWN[240]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(240),
      O => \genblk2[240].NEUR_V_DOWN_reg[240]\
    );
\genblk2[240].NEUR_V_UP[240]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(240),
      O => \genblk2[240].NEUR_V_UP_reg[240]\
    );
\genblk2[241].NEUR_V_DOWN[241]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(241),
      O => \genblk2[241].NEUR_V_DOWN_reg[241]\
    );
\genblk2[241].NEUR_V_UP[241]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(241),
      O => \genblk2[241].NEUR_V_UP_reg[241]\
    );
\genblk2[242].NEUR_V_DOWN[242]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(242),
      O => \genblk2[242].NEUR_V_DOWN_reg[242]\
    );
\genblk2[242].NEUR_V_UP[242]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(242),
      O => \genblk2[242].NEUR_V_UP_reg[242]\
    );
\genblk2[243].NEUR_V_DOWN[243]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(243),
      O => \genblk2[243].NEUR_V_DOWN_reg[243]\
    );
\genblk2[243].NEUR_V_UP[243]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(243),
      O => \genblk2[243].NEUR_V_UP_reg[243]\
    );
\genblk2[244].NEUR_V_DOWN[244]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(244),
      O => \genblk2[244].NEUR_V_DOWN_reg[244]\
    );
\genblk2[244].NEUR_V_UP[244]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(244),
      O => \genblk2[244].NEUR_V_UP_reg[244]\
    );
\genblk2[245].NEUR_V_DOWN[245]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(245),
      O => \genblk2[245].NEUR_V_DOWN_reg[245]\
    );
\genblk2[245].NEUR_V_UP[245]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(245),
      O => \genblk2[245].NEUR_V_UP_reg[245]\
    );
\genblk2[246].NEUR_V_DOWN[246]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(246),
      O => \genblk2[246].NEUR_V_DOWN_reg[246]\
    );
\genblk2[246].NEUR_V_UP[246]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(246),
      O => \genblk2[246].NEUR_V_UP_reg[246]\
    );
\genblk2[247].NEUR_V_DOWN[247]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(247),
      O => \genblk2[247].NEUR_V_DOWN_reg[247]\
    );
\genblk2[247].NEUR_V_UP[247]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(247),
      O => \genblk2[247].NEUR_V_UP_reg[247]\
    );
\genblk2[248].NEUR_V_DOWN[248]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(248),
      O => \genblk2[248].NEUR_V_DOWN_reg[248]\
    );
\genblk2[248].NEUR_V_UP[248]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(248),
      O => \genblk2[248].NEUR_V_UP_reg[248]\
    );
\genblk2[249].NEUR_V_DOWN[249]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(249),
      O => \genblk2[249].NEUR_V_DOWN_reg[249]\
    );
\genblk2[249].NEUR_V_UP[249]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(249),
      O => \genblk2[249].NEUR_V_UP_reg[249]\
    );
\genblk2[24].NEUR_V_DOWN[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(24),
      O => \genblk2[24].NEUR_V_DOWN_reg[24]\
    );
\genblk2[24].NEUR_V_UP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(24),
      O => \genblk2[24].NEUR_V_UP_reg[24]\
    );
\genblk2[250].NEUR_V_DOWN[250]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(250),
      O => \genblk2[250].NEUR_V_DOWN_reg[250]\
    );
\genblk2[250].NEUR_V_UP[250]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(250),
      O => \genblk2[250].NEUR_V_UP_reg[250]\
    );
\genblk2[251].NEUR_V_DOWN[251]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(251),
      O => \genblk2[251].NEUR_V_DOWN_reg[251]\
    );
\genblk2[251].NEUR_V_UP[251]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(251),
      O => \genblk2[251].NEUR_V_UP_reg[251]\
    );
\genblk2[252].NEUR_V_DOWN[252]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(252),
      O => \genblk2[252].NEUR_V_DOWN_reg[252]\
    );
\genblk2[252].NEUR_V_UP[252]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(252),
      O => \genblk2[252].NEUR_V_UP_reg[252]\
    );
\genblk2[253].NEUR_V_DOWN[253]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(253),
      O => \genblk2[253].NEUR_V_DOWN_reg[253]\
    );
\genblk2[253].NEUR_V_UP[253]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(253),
      O => \genblk2[253].NEUR_V_UP_reg[253]\
    );
\genblk2[254].NEUR_V_DOWN[254]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(254),
      O => \genblk2[254].NEUR_V_DOWN_reg[254]\
    );
\genblk2[254].NEUR_V_UP[254]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(254),
      O => \genblk2[254].NEUR_V_UP_reg[254]\
    );
\genblk2[255].NEUR_V_DOWN[255]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(255),
      O => \genblk2[255].NEUR_V_DOWN_reg[255]\
    );
\genblk2[255].NEUR_V_UP[255]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[192].NEUR_V_UP[192]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(255),
      O => \genblk2[255].NEUR_V_UP_reg[255]\
    );
\genblk2[25].NEUR_V_DOWN[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(25),
      O => \genblk2[25].NEUR_V_DOWN_reg[25]\
    );
\genblk2[25].NEUR_V_UP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(25),
      O => \genblk2[25].NEUR_V_UP_reg[25]\
    );
\genblk2[26].NEUR_V_DOWN[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(26),
      O => \genblk2[26].NEUR_V_DOWN_reg[26]\
    );
\genblk2[26].NEUR_V_UP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(26),
      O => \genblk2[26].NEUR_V_UP_reg[26]\
    );
\genblk2[27].NEUR_V_DOWN[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(27),
      O => \genblk2[27].NEUR_V_DOWN_reg[27]\
    );
\genblk2[27].NEUR_V_UP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(27),
      O => \genblk2[27].NEUR_V_UP_reg[27]\
    );
\genblk2[28].NEUR_V_DOWN[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(28),
      O => \genblk2[28].NEUR_V_DOWN_reg[28]\
    );
\genblk2[28].NEUR_V_UP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(4),
      I1 => \^ctrl_neurmem_addr\(5),
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(28),
      O => \genblk2[28].NEUR_V_UP_reg[28]\
    );
\genblk2[29].NEUR_V_DOWN[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(29),
      O => \genblk2[29].NEUR_V_DOWN_reg[29]\
    );
\genblk2[29].NEUR_V_UP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(29),
      O => \genblk2[29].NEUR_V_UP_reg[29]\
    );
\genblk2[2].NEUR_V_DOWN[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(2),
      O => \genblk2[2].NEUR_V_DOWN_reg[2]\
    );
\genblk2[2].NEUR_V_DOWN[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\
    );
\genblk2[2].NEUR_V_DOWN[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\
    );
\genblk2[2].NEUR_V_UP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(2),
      O => \genblk2[2].NEUR_V_UP_reg[2]\
    );
\genblk2[2].NEUR_V_UP[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(3),
      I1 => \^ctrl_neurmem_addr\(2),
      I2 => \^ctrl_neurmem_addr\(1),
      I3 => \^ctrl_neurmem_addr\(0),
      O => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\
    );
\genblk2[30].NEUR_V_DOWN[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(30),
      O => \genblk2[30].NEUR_V_DOWN_reg[30]\
    );
\genblk2[30].NEUR_V_UP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(30),
      O => \genblk2[30].NEUR_V_UP_reg[30]\
    );
\genblk2[31].NEUR_V_DOWN[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(31),
      O => \genblk2[31].NEUR_V_DOWN_reg[31]\
    );
\genblk2[31].NEUR_V_UP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(31),
      O => \genblk2[31].NEUR_V_UP_reg[31]\
    );
\genblk2[32].NEUR_V_DOWN[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(32),
      O => \genblk2[32].NEUR_V_DOWN_reg[32]\
    );
\genblk2[32].NEUR_V_UP[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(32),
      O => \genblk2[32].NEUR_V_UP_reg[32]\
    );
\genblk2[33].NEUR_V_DOWN[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(33),
      O => \genblk2[33].NEUR_V_DOWN_reg[33]\
    );
\genblk2[33].NEUR_V_UP[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(33),
      O => \genblk2[33].NEUR_V_UP_reg[33]\
    );
\genblk2[34].NEUR_V_DOWN[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(34),
      O => \genblk2[34].NEUR_V_DOWN_reg[34]\
    );
\genblk2[34].NEUR_V_UP[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(34),
      O => \genblk2[34].NEUR_V_UP_reg[34]\
    );
\genblk2[35].NEUR_V_DOWN[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(35),
      O => \genblk2[35].NEUR_V_DOWN_reg[35]\
    );
\genblk2[35].NEUR_V_UP[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(35),
      O => \genblk2[35].NEUR_V_UP_reg[35]\
    );
\genblk2[36].NEUR_V_DOWN[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(36),
      O => \genblk2[36].NEUR_V_DOWN_reg[36]\
    );
\genblk2[36].NEUR_V_UP[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(36),
      O => \genblk2[36].NEUR_V_UP_reg[36]\
    );
\genblk2[37].NEUR_V_DOWN[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(37),
      O => \genblk2[37].NEUR_V_DOWN_reg[37]\
    );
\genblk2[37].NEUR_V_UP[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(37),
      O => \genblk2[37].NEUR_V_UP_reg[37]\
    );
\genblk2[38].NEUR_V_DOWN[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(38),
      O => \genblk2[38].NEUR_V_DOWN_reg[38]\
    );
\genblk2[38].NEUR_V_UP[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(38),
      O => \genblk2[38].NEUR_V_UP_reg[38]\
    );
\genblk2[39].NEUR_V_DOWN[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(39),
      O => \genblk2[39].NEUR_V_DOWN_reg[39]\
    );
\genblk2[39].NEUR_V_UP[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(39),
      O => \genblk2[39].NEUR_V_UP_reg[39]\
    );
\genblk2[3].NEUR_V_DOWN[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(3),
      O => \genblk2[3].NEUR_V_DOWN_reg[3]\
    );
\genblk2[3].NEUR_V_UP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(3),
      O => \genblk2[3].NEUR_V_UP_reg[3]\
    );
\genblk2[3].NEUR_V_UP[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(3),
      I1 => \^ctrl_neurmem_addr\(2),
      I2 => \^ctrl_neurmem_addr\(1),
      I3 => \^ctrl_neurmem_addr\(0),
      O => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\
    );
\genblk2[40].NEUR_V_DOWN[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(40),
      O => \genblk2[40].NEUR_V_DOWN_reg[40]\
    );
\genblk2[40].NEUR_V_UP[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(40),
      O => \genblk2[40].NEUR_V_UP_reg[40]\
    );
\genblk2[41].NEUR_V_DOWN[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(41),
      O => \genblk2[41].NEUR_V_DOWN_reg[41]\
    );
\genblk2[41].NEUR_V_UP[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(41),
      O => \genblk2[41].NEUR_V_UP_reg[41]\
    );
\genblk2[42].NEUR_V_DOWN[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(42),
      O => \genblk2[42].NEUR_V_DOWN_reg[42]\
    );
\genblk2[42].NEUR_V_UP[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(42),
      O => \genblk2[42].NEUR_V_UP_reg[42]\
    );
\genblk2[43].NEUR_V_DOWN[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(43),
      O => \genblk2[43].NEUR_V_DOWN_reg[43]\
    );
\genblk2[43].NEUR_V_UP[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(43),
      O => \genblk2[43].NEUR_V_UP_reg[43]\
    );
\genblk2[44].NEUR_V_DOWN[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(44),
      O => \genblk2[44].NEUR_V_DOWN_reg[44]\
    );
\genblk2[44].NEUR_V_UP[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(44),
      O => \genblk2[44].NEUR_V_UP_reg[44]\
    );
\genblk2[45].NEUR_V_DOWN[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(45),
      O => \genblk2[45].NEUR_V_DOWN_reg[45]\
    );
\genblk2[45].NEUR_V_UP[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(45),
      O => \genblk2[45].NEUR_V_UP_reg[45]\
    );
\genblk2[46].NEUR_V_DOWN[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(46),
      O => \genblk2[46].NEUR_V_DOWN_reg[46]\
    );
\genblk2[46].NEUR_V_UP[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(46),
      O => \genblk2[46].NEUR_V_UP_reg[46]\
    );
\genblk2[47].NEUR_V_DOWN[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(47),
      O => \genblk2[47].NEUR_V_DOWN_reg[47]\
    );
\genblk2[47].NEUR_V_UP[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF20000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(47),
      O => \genblk2[47].NEUR_V_UP_reg[47]\
    );
\genblk2[48].NEUR_V_DOWN[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(48),
      O => \genblk2[48].NEUR_V_DOWN_reg[48]\
    );
\genblk2[48].NEUR_V_UP[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(48),
      O => \genblk2[48].NEUR_V_UP_reg[48]\
    );
\genblk2[49].NEUR_V_DOWN[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(49),
      O => \genblk2[49].NEUR_V_DOWN_reg[49]\
    );
\genblk2[49].NEUR_V_UP[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(49),
      O => \genblk2[49].NEUR_V_UP_reg[49]\
    );
\genblk2[4].NEUR_V_DOWN[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \AEROUT_ADDR[4]_i_4_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(4),
      O => \genblk2[4].NEUR_V_DOWN_reg[4]\
    );
\genblk2[4].NEUR_V_UP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \^ctrl_neurmem_addr\(5),
      I2 => \^ctrl_neurmem_addr\(4),
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(4),
      O => \genblk2[4].NEUR_V_UP_reg[4]\
    );
\genblk2[4].NEUR_V_UP[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(2),
      I3 => \^ctrl_neurmem_addr\(3),
      O => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\
    );
\genblk2[50].NEUR_V_DOWN[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(50),
      O => \genblk2[50].NEUR_V_DOWN_reg[50]\
    );
\genblk2[50].NEUR_V_UP[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(50),
      O => \genblk2[50].NEUR_V_UP_reg[50]\
    );
\genblk2[51].NEUR_V_DOWN[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(51),
      O => \genblk2[51].NEUR_V_DOWN_reg[51]\
    );
\genblk2[51].NEUR_V_UP[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(51),
      O => \genblk2[51].NEUR_V_UP_reg[51]\
    );
\genblk2[52].NEUR_V_DOWN[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(52),
      O => \genblk2[52].NEUR_V_DOWN_reg[52]\
    );
\genblk2[52].NEUR_V_UP[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(52),
      O => \genblk2[52].NEUR_V_UP_reg[52]\
    );
\genblk2[53].NEUR_V_DOWN[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(53),
      O => \genblk2[53].NEUR_V_DOWN_reg[53]\
    );
\genblk2[53].NEUR_V_UP[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(53),
      O => \genblk2[53].NEUR_V_UP_reg[53]\
    );
\genblk2[54].NEUR_V_DOWN[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(54),
      O => \genblk2[54].NEUR_V_DOWN_reg[54]\
    );
\genblk2[54].NEUR_V_UP[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(54),
      O => \genblk2[54].NEUR_V_UP_reg[54]\
    );
\genblk2[55].NEUR_V_DOWN[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(55),
      O => \genblk2[55].NEUR_V_DOWN_reg[55]\
    );
\genblk2[55].NEUR_V_UP[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(55),
      O => \genblk2[55].NEUR_V_UP_reg[55]\
    );
\genblk2[56].NEUR_V_DOWN[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(56),
      O => \genblk2[56].NEUR_V_DOWN_reg[56]\
    );
\genblk2[56].NEUR_V_UP[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(56),
      O => \genblk2[56].NEUR_V_UP_reg[56]\
    );
\genblk2[57].NEUR_V_DOWN[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(57),
      O => \genblk2[57].NEUR_V_DOWN_reg[57]\
    );
\genblk2[57].NEUR_V_UP[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(57),
      O => \genblk2[57].NEUR_V_UP_reg[57]\
    );
\genblk2[58].NEUR_V_DOWN[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(58),
      O => \genblk2[58].NEUR_V_DOWN_reg[58]\
    );
\genblk2[58].NEUR_V_UP[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(58),
      O => \genblk2[58].NEUR_V_UP_reg[58]\
    );
\genblk2[59].NEUR_V_DOWN[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(59),
      O => \genblk2[59].NEUR_V_DOWN_reg[59]\
    );
\genblk2[59].NEUR_V_UP[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(59),
      O => \genblk2[59].NEUR_V_UP_reg[59]\
    );
\genblk2[5].NEUR_V_DOWN[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \AEROUT_ADDR[4]_i_4_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(5),
      O => \genblk2[5].NEUR_V_DOWN_reg[5]\
    );
\genblk2[5].NEUR_V_UP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(5),
      O => \genblk2[5].NEUR_V_UP_reg[5]\
    );
\genblk2[5].NEUR_V_UP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][5]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][5]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][5]_i_4_n_0\,
      I4 => \^q\(5),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\
    );
\genblk2[5].NEUR_V_UP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][4]_i_2_n_0\,
      I1 => \genblk1[3].mem[3][4]_i_3_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => \genblk1[3].mem[3][4]_i_4_n_0\,
      I4 => \^q\(4),
      I5 => \^fsm_sequential_state_reg[1]_0\,
      O => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\
    );
\genblk2[5].NEUR_V_UP[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(0),
      I1 => \^ctrl_neurmem_addr\(1),
      I2 => \^ctrl_neurmem_addr\(2),
      I3 => \^ctrl_neurmem_addr\(3),
      O => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\
    );
\genblk2[60].NEUR_V_DOWN[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(60),
      O => \genblk2[60].NEUR_V_DOWN_reg[60]\
    );
\genblk2[60].NEUR_V_UP[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(60),
      O => \genblk2[60].NEUR_V_UP_reg[60]\
    );
\genblk2[61].NEUR_V_DOWN[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(61),
      O => \genblk2[61].NEUR_V_DOWN_reg[61]\
    );
\genblk2[61].NEUR_V_UP[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(61),
      O => \genblk2[61].NEUR_V_UP_reg[61]\
    );
\genblk2[62].NEUR_V_DOWN[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(62),
      O => \genblk2[62].NEUR_V_DOWN_reg[62]\
    );
\genblk2[62].NEUR_V_UP[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(62),
      O => \genblk2[62].NEUR_V_UP_reg[62]\
    );
\genblk2[63].NEUR_V_DOWN[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(63),
      O => \genblk2[63].NEUR_V_DOWN_reg[63]\
    );
\genblk2[63].NEUR_V_UP[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(63),
      O => \genblk2[63].NEUR_V_UP_reg[63]\
    );
\genblk2[64].NEUR_V_DOWN[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(64),
      O => \genblk2[64].NEUR_V_DOWN_reg[64]\
    );
\genblk2[64].NEUR_V_UP[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(64),
      O => \genblk2[64].NEUR_V_UP_reg[64]\
    );
\genblk2[64].NEUR_V_UP[64]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_6_n_0\,
      I1 => \^ctrl_neurmem_addr\(7),
      I2 => \^ctrl_neurmem_addr\(6),
      O => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\
    );
\genblk2[65].NEUR_V_DOWN[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(65),
      O => \genblk2[65].NEUR_V_DOWN_reg[65]\
    );
\genblk2[65].NEUR_V_UP[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(65),
      O => \genblk2[65].NEUR_V_UP_reg[65]\
    );
\genblk2[66].NEUR_V_DOWN[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(66),
      O => \genblk2[66].NEUR_V_DOWN_reg[66]\
    );
\genblk2[66].NEUR_V_UP[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(66),
      O => \genblk2[66].NEUR_V_UP_reg[66]\
    );
\genblk2[67].NEUR_V_DOWN[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(67),
      O => \genblk2[67].NEUR_V_DOWN_reg[67]\
    );
\genblk2[67].NEUR_V_UP[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(67),
      O => \genblk2[67].NEUR_V_UP_reg[67]\
    );
\genblk2[68].NEUR_V_DOWN[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(68),
      O => \genblk2[68].NEUR_V_DOWN_reg[68]\
    );
\genblk2[68].NEUR_V_UP[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(68),
      O => \genblk2[68].NEUR_V_UP_reg[68]\
    );
\genblk2[69].NEUR_V_DOWN[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(69),
      O => \genblk2[69].NEUR_V_DOWN_reg[69]\
    );
\genblk2[69].NEUR_V_UP[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(69),
      O => \genblk2[69].NEUR_V_UP_reg[69]\
    );
\genblk2[6].NEUR_V_DOWN[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(6),
      O => \genblk2[6].NEUR_V_DOWN_reg[6]\
    );
\genblk2[6].NEUR_V_UP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(6),
      O => \genblk2[6].NEUR_V_UP_reg[6]\
    );
\genblk2[6].NEUR_V_UP[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(2),
      I3 => \^ctrl_neurmem_addr\(3),
      O => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\
    );
\genblk2[70].NEUR_V_DOWN[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(70),
      O => \genblk2[70].NEUR_V_DOWN_reg[70]\
    );
\genblk2[70].NEUR_V_UP[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(70),
      O => \genblk2[70].NEUR_V_UP_reg[70]\
    );
\genblk2[71].NEUR_V_DOWN[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(71),
      O => \genblk2[71].NEUR_V_DOWN_reg[71]\
    );
\genblk2[71].NEUR_V_UP[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(71),
      O => \genblk2[71].NEUR_V_UP_reg[71]\
    );
\genblk2[72].NEUR_V_DOWN[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(72),
      O => \genblk2[72].NEUR_V_DOWN_reg[72]\
    );
\genblk2[72].NEUR_V_UP[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(72),
      O => \genblk2[72].NEUR_V_UP_reg[72]\
    );
\genblk2[73].NEUR_V_DOWN[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(73),
      O => \genblk2[73].NEUR_V_DOWN_reg[73]\
    );
\genblk2[73].NEUR_V_UP[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(73),
      O => \genblk2[73].NEUR_V_UP_reg[73]\
    );
\genblk2[74].NEUR_V_DOWN[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(74),
      O => \genblk2[74].NEUR_V_DOWN_reg[74]\
    );
\genblk2[74].NEUR_V_UP[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(74),
      O => \genblk2[74].NEUR_V_UP_reg[74]\
    );
\genblk2[75].NEUR_V_DOWN[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(75),
      O => \genblk2[75].NEUR_V_DOWN_reg[75]\
    );
\genblk2[75].NEUR_V_UP[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(75),
      O => \genblk2[75].NEUR_V_UP_reg[75]\
    );
\genblk2[76].NEUR_V_DOWN[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(76),
      O => \genblk2[76].NEUR_V_DOWN_reg[76]\
    );
\genblk2[76].NEUR_V_UP[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(76),
      O => \genblk2[76].NEUR_V_UP_reg[76]\
    );
\genblk2[77].NEUR_V_DOWN[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(77),
      O => \genblk2[77].NEUR_V_DOWN_reg[77]\
    );
\genblk2[77].NEUR_V_UP[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(77),
      O => \genblk2[77].NEUR_V_UP_reg[77]\
    );
\genblk2[78].NEUR_V_DOWN[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(78),
      O => \genblk2[78].NEUR_V_DOWN_reg[78]\
    );
\genblk2[78].NEUR_V_UP[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(78),
      O => \genblk2[78].NEUR_V_UP_reg[78]\
    );
\genblk2[79].NEUR_V_DOWN[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(79),
      O => \genblk2[79].NEUR_V_DOWN_reg[79]\
    );
\genblk2[79].NEUR_V_UP[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(79),
      O => \genblk2[79].NEUR_V_UP_reg[79]\
    );
\genblk2[7].NEUR_V_DOWN[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(7),
      O => \genblk2[7].NEUR_V_DOWN_reg[7]\
    );
\genblk2[7].NEUR_V_UP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(7),
      O => \genblk2[7].NEUR_V_UP_reg[7]\
    );
\genblk2[7].NEUR_V_UP[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(2),
      I3 => \^ctrl_neurmem_addr\(3),
      O => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\
    );
\genblk2[80].NEUR_V_DOWN[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(80),
      O => \genblk2[80].NEUR_V_DOWN_reg[80]\
    );
\genblk2[80].NEUR_V_UP[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(80),
      O => \genblk2[80].NEUR_V_UP_reg[80]\
    );
\genblk2[81].NEUR_V_DOWN[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(81),
      O => \genblk2[81].NEUR_V_DOWN_reg[81]\
    );
\genblk2[81].NEUR_V_UP[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(81),
      O => \genblk2[81].NEUR_V_UP_reg[81]\
    );
\genblk2[82].NEUR_V_DOWN[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(82),
      O => \genblk2[82].NEUR_V_DOWN_reg[82]\
    );
\genblk2[82].NEUR_V_UP[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(82),
      O => \genblk2[82].NEUR_V_UP_reg[82]\
    );
\genblk2[83].NEUR_V_DOWN[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(83),
      O => \genblk2[83].NEUR_V_DOWN_reg[83]\
    );
\genblk2[83].NEUR_V_UP[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(83),
      O => \genblk2[83].NEUR_V_UP_reg[83]\
    );
\genblk2[84].NEUR_V_DOWN[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_DOWN(84),
      O => \genblk2[84].NEUR_V_DOWN_reg[84]\
    );
\genblk2[84].NEUR_V_UP[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[4].NEUR_V_UP[4]_i_2_n_0\,
      I5 => NEUR_V_UP(84),
      O => \genblk2[84].NEUR_V_UP_reg[84]\
    );
\genblk2[85].NEUR_V_DOWN[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_DOWN(85),
      O => \genblk2[85].NEUR_V_DOWN_reg[85]\
    );
\genblk2[85].NEUR_V_UP[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[5].NEUR_V_UP[5]_i_4_n_0\,
      I5 => NEUR_V_UP(85),
      O => \genblk2[85].NEUR_V_UP_reg[85]\
    );
\genblk2[86].NEUR_V_DOWN[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_DOWN(86),
      O => \genblk2[86].NEUR_V_DOWN_reg[86]\
    );
\genblk2[86].NEUR_V_UP[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[6].NEUR_V_UP[6]_i_2_n_0\,
      I5 => NEUR_V_UP(86),
      O => \genblk2[86].NEUR_V_UP_reg[86]\
    );
\genblk2[87].NEUR_V_DOWN[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_DOWN(87),
      O => \genblk2[87].NEUR_V_DOWN_reg[87]\
    );
\genblk2[87].NEUR_V_UP[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[7].NEUR_V_UP[7]_i_2_n_0\,
      I5 => NEUR_V_UP(87),
      O => \genblk2[87].NEUR_V_UP_reg[87]\
    );
\genblk2[88].NEUR_V_DOWN[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(88),
      O => \genblk2[88].NEUR_V_DOWN_reg[88]\
    );
\genblk2[88].NEUR_V_UP[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(88),
      O => \genblk2[88].NEUR_V_UP_reg[88]\
    );
\genblk2[89].NEUR_V_DOWN[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(89),
      O => \genblk2[89].NEUR_V_DOWN_reg[89]\
    );
\genblk2[89].NEUR_V_UP[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(89),
      O => \genblk2[89].NEUR_V_UP_reg[89]\
    );
\genblk2[8].NEUR_V_DOWN[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \^neur_cnt_reg[4]_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_DOWN(8),
      O => \genblk2[8].NEUR_V_DOWN_reg[8]\
    );
\genblk2[8].NEUR_V_UP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \AEROUT_ADDR[4]_i_4_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\,
      I5 => NEUR_V_UP(8),
      O => \genblk2[8].NEUR_V_UP_reg[8]\
    );
\genblk2[8].NEUR_V_UP[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(1),
      I1 => \^ctrl_neurmem_addr\(0),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[8].NEUR_V_UP[8]_i_2_n_0\
    );
\genblk2[90].NEUR_V_DOWN[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[4]_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_DOWN(90),
      O => \genblk2[90].NEUR_V_DOWN_reg[90]\
    );
\genblk2[90].NEUR_V_UP[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[10].NEUR_V_UP[10]_i_2_n_0\,
      I5 => NEUR_V_UP(90),
      O => \genblk2[90].NEUR_V_UP_reg[90]\
    );
\genblk2[91].NEUR_V_DOWN[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_DOWN(91),
      O => \genblk2[91].NEUR_V_DOWN_reg[91]\
    );
\genblk2[91].NEUR_V_UP[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[11].NEUR_V_UP[11]_i_2_n_0\,
      I5 => NEUR_V_UP(91),
      O => \genblk2[91].NEUR_V_UP_reg[91]\
    );
\genblk2[92].NEUR_V_DOWN[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_DOWN(92),
      O => \genblk2[92].NEUR_V_DOWN_reg[92]\
    );
\genblk2[92].NEUR_V_UP[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[12].NEUR_V_UP[12]_i_2_n_0\,
      I5 => NEUR_V_UP(92),
      O => \genblk2[92].NEUR_V_UP_reg[92]\
    );
\genblk2[93].NEUR_V_DOWN[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \AEROUT_ADDR[4]_i_4_n_0\,
      I1 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_DOWN(93),
      O => \genblk2[93].NEUR_V_DOWN_reg[93]\
    );
\genblk2[93].NEUR_V_UP[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[13].NEUR_V_UP[13]_i_2_n_0\,
      I5 => NEUR_V_UP(93),
      O => \genblk2[93].NEUR_V_UP_reg[93]\
    );
\genblk2[94].NEUR_V_DOWN[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_DOWN(94),
      O => \genblk2[94].NEUR_V_DOWN_reg[94]\
    );
\genblk2[94].NEUR_V_UP[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[14].NEUR_V_UP[14]_i_2_n_0\,
      I5 => NEUR_V_UP(94),
      O => \genblk2[94].NEUR_V_UP_reg[94]\
    );
\genblk2[95].NEUR_V_DOWN[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(2),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_DOWN(95),
      O => \genblk2[95].NEUR_V_DOWN_reg[95]\
    );
\genblk2[95].NEUR_V_UP[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[5].NEUR_V_UP[5]_i_3_n_0\,
      I1 => \genblk2[5].NEUR_V_UP[5]_i_2_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => NEUR_STATE_MONITOR(3),
      I4 => \genblk2[15].NEUR_V_UP[15]_i_2_n_0\,
      I5 => NEUR_V_UP(95),
      O => \genblk2[95].NEUR_V_UP_reg[95]\
    );
\genblk2[96].NEUR_V_DOWN[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_DOWN(96),
      O => \genblk2[96].NEUR_V_DOWN_reg[96]\
    );
\genblk2[96].NEUR_V_UP[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_3_n_0\,
      I1 => \AEROUT_ADDR[4]_i_4_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[0].NEUR_V_UP[0]_i_5_n_0\,
      I5 => NEUR_V_UP(96),
      O => \genblk2[96].NEUR_V_UP_reg[96]\
    );
\genblk2[97].NEUR_V_DOWN[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_DOWN(97),
      O => \genblk2[97].NEUR_V_DOWN_reg[97]\
    );
\genblk2[97].NEUR_V_UP[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[1].NEUR_V_UP[1]_i_4_n_0\,
      I5 => NEUR_V_UP(97),
      O => \genblk2[97].NEUR_V_UP_reg[97]\
    );
\genblk2[98].NEUR_V_DOWN[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \^neur_cnt_reg[5]_0\,
      I1 => \^neur_cnt_reg[4]_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_DOWN(98),
      O => \genblk2[98].NEUR_V_DOWN_reg[98]\
    );
\genblk2[98].NEUR_V_UP[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[2].NEUR_V_UP[2]_i_2_n_0\,
      I5 => NEUR_V_UP(98),
      O => \genblk2[98].NEUR_V_UP_reg[98]\
    );
\genblk2[99].NEUR_V_DOWN[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[2].NEUR_V_DOWN[2]_i_2_n_0\,
      I1 => \genblk2[2].NEUR_V_DOWN[2]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_DOWN(99),
      O => \genblk2[99].NEUR_V_DOWN_reg[99]\
    );
\genblk2[99].NEUR_V_UP[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I2 => \genblk2[64].NEUR_V_UP[64]_i_2_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[3].NEUR_V_UP[3]_i_2_n_0\,
      I5 => NEUR_V_UP(99),
      O => \genblk2[99].NEUR_V_UP_reg[99]\
    );
\genblk2[9].NEUR_V_DOWN[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \^neur_cnt_reg[5]_0\,
      I2 => \^neur_cnt_reg[4]_0\,
      I3 => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_DOWN(9),
      O => \genblk2[9].NEUR_V_DOWN_reg[9]\
    );
\genblk2[9].NEUR_V_UP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF02000000"
    )
        port map (
      I0 => \genblk2[0].NEUR_V_UP[0]_i_2_n_0\,
      I1 => \genblk2[1].NEUR_V_UP[1]_i_2_n_0\,
      I2 => \genblk2[1].NEUR_V_UP[1]_i_3_n_0\,
      I3 => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      I4 => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\,
      I5 => NEUR_V_UP(9),
      O => \genblk2[9].NEUR_V_UP_reg[9]\
    );
\genblk2[9].NEUR_V_UP[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(0),
      I1 => \^ctrl_neurmem_addr\(1),
      I2 => \^ctrl_neurmem_addr\(3),
      I3 => \^ctrl_neurmem_addr\(2),
      O => \genblk2[9].NEUR_V_UP[9]_i_2_n_0\
    );
\neur_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      O => \neur_cnt[0]_i_1_n_0\
    );
\neur_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666660"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(0),
      I5 => state(1),
      O => \neur_cnt[1]_i_1_n_0\
    );
\neur_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \neur_cnt[4]_i_2_n_0\,
      O => \neur_cnt[2]_i_1_n_0\
    );
\neur_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \neur_cnt[4]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \neur_cnt[3]_i_1_n_0\
    );
\neur_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \neur_cnt[4]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \neur_cnt[4]_i_1_n_0\
    );
\neur_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      O => \neur_cnt[4]_i_2_n_0\
    );
\neur_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000000FFFE"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \neur_cnt[5]_i_2_n_0\,
      I5 => \^q\(5),
      O => \neur_cnt[5]_i_1_n_0\
    );
\neur_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \neur_cnt[5]_i_2_n_0\
    );
\neur_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000000FFFE"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \neur_cnt[6]_i_2_n_0\,
      I5 => \^q\(6),
      O => \neur_cnt[6]_i_1_n_0\
    );
\neur_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \neur_cnt[6]_i_2_n_0\
    );
\neur_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \neur_cnt[7]_i_3_n_0\,
      I5 => AEROUT_CTRL_BUSY,
      O => neur_cnt
    );
\neur_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00000000FFFE"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \neur_cnt[7]_i_4_n_0\,
      I5 => \^q\(7),
      O => \neur_cnt[7]_i_2_n_0\
    );
\neur_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00000FFEEFFEE"
    )
        port map (
      I0 => \neur_cnt[7]_i_5_n_0\,
      I1 => \FSM_sequential_state[2]_i_10_n_0\,
      I2 => \genblk1[3].mem[3][7]_i_4_n_0\,
      I3 => AERIN_ADDR(7),
      I4 => \^fsm_sequential_state_reg[1]_0\,
      I5 => \ctrl_cnt_reg_n_0_[0]\,
      O => \neur_cnt[7]_i_3_n_0\
    );
\neur_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \neur_cnt[6]_i_2_n_0\,
      I1 => \^q\(6),
      O => \neur_cnt[7]_i_4_n_0\
    );
\neur_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \neur_cnt[7]_i_5_n_0\
    );
\neur_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\neur_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\neur_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\neur_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\neur_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\neur_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\neur_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\neur_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => neur_cnt,
      CLR => RST_sync,
      D => \neur_cnt[7]_i_2_n_0\,
      Q => \^q\(7)
    );
\neuron_state_monitor_samp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80808080808080"
    )
        port map (
      I0 => SPI_OUT_AER_MONITOR_EN,
      I1 => p_26_in,
      I2 => SPI_AER_SRC_CTRL_nNEUR,
      I3 => \^ctrl_neurmem_cs\,
      I4 => \^ctrl_neurmem_we\,
      I5 => \aer_out_0/neuron_state_event2\,
      O => \^neuron_state_event\
    );
\neuron_state_monitor_samp[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(3),
      I1 => SPI_MONITOR_NEUR_ADDR(3),
      I2 => SPI_MONITOR_NEUR_ADDR(5),
      I3 => \^neur_cnt_reg[5]_0\,
      I4 => SPI_MONITOR_NEUR_ADDR(4),
      I5 => \^neur_cnt_reg[4]_0\,
      O => \neuron_state_monitor_samp[3]_i_10_n_0\
    );
\neuron_state_monitor_samp[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ctrl_neurmem_addr\(0),
      I1 => SPI_MONITOR_NEUR_ADDR(0),
      I2 => SPI_MONITOR_NEUR_ADDR(2),
      I3 => \^ctrl_neurmem_addr\(2),
      I4 => SPI_MONITOR_NEUR_ADDR(1),
      I5 => \^ctrl_neurmem_addr\(1),
      O => \neuron_state_monitor_samp[3]_i_11_n_0\
    );
\neuron_state_monitor_samp[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => SPI_MONITOR_NEUR_ADDR(7),
      I1 => \^ctrl_neurmem_addr\(7),
      I2 => SPI_MONITOR_NEUR_ADDR(6),
      I3 => \^ctrl_neurmem_addr\(6),
      I4 => \neuron_state_monitor_samp[3]_i_10_n_0\,
      I5 => \neuron_state_monitor_samp[3]_i_11_n_0\,
      O => \aer_out_0/neuron_state_event2\
    );
state_core_next_i1_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => SCHED_DATA_OUT(11),
      O => \^fsm_sequential_state_reg[0]_3\(1)
    );
state_core_next_i1_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => SCHED_DATA_OUT(12),
      O => \^fsm_sequential_state_reg[0]_3\(2)
    );
state_core_next_i1_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => SCHED_DATA_OUT(10),
      O => \^fsm_sequential_state_reg[0]_3\(0)
    );
\state_inacc_next0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^event_inh\,
      O => DI(0)
    );
state_inacc_next0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_11\,
      I1 => \^fsm_sequential_state_reg[1]_2\,
      O => \^event_inh\
    );
state_inacc_next0_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => CTRL_NEUR_VIRTS(1),
      I1 => \^fsm_sequential_state_reg[0]_2\,
      I2 => \neuron_state_monitor_samp[0]_i_4_0\,
      I3 => \^ctrl_synarray_addr\(5),
      I4 => \neuron_state_monitor_samp[0]_i_4\,
      O => \^fsm_sequential_state_reg[0]_11\
    );
state_inacc_next0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5AFF5BF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      I4 => \^fsm_sequential_state_reg[0]_2\,
      I5 => CTRL_NEUR_VIRTS(0),
      O => \^fsm_sequential_state_reg[1]_2\
    );
state_inacc_next0_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      I4 => SCHED_DATA_OUT(9),
      O => CTRL_NEUR_VIRTS(1)
    );
state_inacc_next0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_11\,
      I1 => \^fsm_sequential_state_reg[1]_2\,
      O => \FSM_sequential_state_reg[1]_4\(0)
    );
\synapse_state_samp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(9),
      I1 => \^d\(6),
      I2 => SPI_MONITOR_NEUR_ADDR(1),
      I3 => \^d\(3),
      I4 => SPI_MONITOR_NEUR_ADDR(0),
      I5 => \^d\(0),
      O => \synapse_state_samp[1]_i_2_n_0\
    );
\synapse_state_samp[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(21),
      I1 => \^d\(18),
      I2 => SPI_MONITOR_NEUR_ADDR(1),
      I3 => \^d\(15),
      I4 => SPI_MONITOR_NEUR_ADDR(0),
      I5 => \^d\(12),
      O => \synapse_state_samp[1]_i_3_n_0\
    );
\synapse_state_samp[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(7),
      I2 => SPI_MONITOR_NEUR_ADDR(1),
      I3 => \^d\(4),
      I4 => SPI_MONITOR_NEUR_ADDR(0),
      I5 => \^d\(1),
      O => \synapse_state_samp[2]_i_2_n_0\
    );
\synapse_state_samp[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(22),
      I1 => \^d\(19),
      I2 => SPI_MONITOR_NEUR_ADDR(1),
      I3 => \^d\(16),
      I4 => SPI_MONITOR_NEUR_ADDR(0),
      I5 => \^d\(13),
      O => \synapse_state_samp[2]_i_3_n_0\
    );
\synapse_state_samp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \aer_out_0/synapse_state_event_cond0\,
      I1 => SPI_OUT_AER_MONITOR_EN,
      I2 => \^ctrl_synarray_cs\,
      I3 => CTRL_SYNARRAY_WE,
      O => \^synapse_state_event_cond\
    );
\synapse_state_samp[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ctrl_synarray_addr\(6),
      I1 => SPI_MONITOR_SYN_ADDR(1),
      I2 => SPI_MONITOR_SYN_ADDR(3),
      I3 => \^ctrl_synarray_addr\(8),
      I4 => SPI_MONITOR_SYN_ADDR(2),
      I5 => \^ctrl_synarray_addr\(7),
      O => \synapse_state_samp[3]_i_10_n_0\
    );
\synapse_state_samp[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ctrl_synarray_addr\(3),
      I1 => SPI_MONITOR_NEUR_ADDR(6),
      I2 => SPI_MONITOR_SYN_ADDR(0),
      I3 => \^ctrl_synarray_addr\(5),
      I4 => SPI_MONITOR_NEUR_ADDR(7),
      I5 => \^ctrl_synarray_addr\(4),
      O => \synapse_state_samp[3]_i_11_n_0\
    );
\synapse_state_samp[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ctrl_synarray_addr\(0),
      I1 => SPI_MONITOR_NEUR_ADDR(3),
      I2 => SPI_MONITOR_NEUR_ADDR(5),
      I3 => \^ctrl_synarray_addr\(2),
      I4 => SPI_MONITOR_NEUR_ADDR(4),
      I5 => \^ctrl_synarray_addr\(1),
      O => \synapse_state_samp[3]_i_12_n_0\
    );
\synapse_state_samp[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF000020200000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SRAM_reg_0_i_49_n_0,
      I3 => SRAM_reg_0_i_50_n_0,
      I4 => state(0),
      I5 => state(1),
      O => CTRL_SYNARRAY_WE
    );
\synapse_state_samp[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(8),
      I2 => SPI_MONITOR_NEUR_ADDR(1),
      I3 => \^d\(5),
      I4 => SPI_MONITOR_NEUR_ADDR(0),
      I5 => \^d\(2),
      O => \synapse_state_samp[3]_i_5_n_0\
    );
\synapse_state_samp[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^d\(20),
      I2 => SPI_MONITOR_NEUR_ADDR(1),
      I3 => \^d\(17),
      I4 => SPI_MONITOR_NEUR_ADDR(0),
      I5 => \^d\(14),
      O => \synapse_state_samp[3]_i_6_n_0\
    );
\synapse_state_samp[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^ctrl_synarray_addr\(9),
      I1 => SPI_MONITOR_SYN_ADDR(4),
      I2 => SPI_MONITOR_SYN_ADDR(6),
      I3 => \^ctrl_synarray_addr\(11),
      I4 => SPI_MONITOR_SYN_ADDR(5),
      I5 => \^ctrl_synarray_addr\(10),
      O => \synapse_state_samp[3]_i_9_n_0\
    );
\synapse_state_samp_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \synapse_state_samp[1]_i_2_n_0\,
      I1 => \synapse_state_samp[1]_i_3_n_0\,
      O => \^spi_monitor_neur_addr_reg[2]\(0),
      S => SPI_MONITOR_NEUR_ADDR(2)
    );
\synapse_state_samp_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \synapse_state_samp[2]_i_2_n_0\,
      I1 => \synapse_state_samp[2]_i_3_n_0\,
      O => \^spi_monitor_neur_addr_reg[2]\(1),
      S => SPI_MONITOR_NEUR_ADDR(2)
    );
\synapse_state_samp_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \synapse_state_samp[3]_i_5_n_0\,
      I1 => \synapse_state_samp[3]_i_6_n_0\,
      O => \^spi_monitor_neur_addr_reg[2]\(2),
      S => SPI_MONITOR_NEUR_ADDR(2)
    );
\synapse_state_samp_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \synapse_state_samp_reg[3]_i_7_n_0\,
      CO(3 downto 1) => \NLW_synapse_state_samp_reg[3]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \aer_out_0/synapse_state_event_cond0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synapse_state_samp_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\synapse_state_samp_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \synapse_state_samp_reg[3]_i_7_n_0\,
      CO(2) => \synapse_state_samp_reg[3]_i_7_n_1\,
      CO(1) => \synapse_state_samp_reg[3]_i_7_n_2\,
      CO(0) => \synapse_state_samp_reg[3]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synapse_state_samp_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \synapse_state_samp[3]_i_9_n_0\,
      S(2) => \synapse_state_samp[3]_i_10_n_0\,
      S(1) => \synapse_state_samp[3]_i_11_n_0\,
      S(0) => \synapse_state_samp[3]_i_12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \priority_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__3_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_11__6_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \read_ptr_reg[0]_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_4\ : in STD_LOGIC;
    \priority_reg[0]_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_10_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_10_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__9_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__9_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__16_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__16_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ODIN_design_ODIN_0_0_fifo;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_10__39_n_0\ : STD_LOGIC;
  signal empty_i_1_n_0 : STD_LOGIC;
  signal \empty_i_20__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__34_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__8_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__7_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__7_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_11__6_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_12__1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_1__7_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_21_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_25_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_32_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__9_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__16_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__20_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0 : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal push_req_n0 : STD_LOGIC;
  signal \read_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_5__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__35\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2\ : label is "soft_lutpair166";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
\AEROUT_ADDR[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(2),
      I1 => \genblk1[0].mem_reg[0]_3\(2),
      I2 => \genblk1[3].mem_reg[3]_0\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(0),
      I1 => \genblk1[0].mem_reg[0]_3\(0),
      I2 => \genblk1[3].mem_reg[3]_0\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(4),
      I1 => \genblk1[0].mem_reg[0]_3\(4),
      I2 => \genblk1[3].mem_reg[3]_0\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(5),
      I1 => \genblk1[0].mem_reg[0]_3\(5),
      I2 => \genblk1[3].mem_reg[3]_0\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(1),
      I1 => \genblk1[0].mem_reg[0]_3\(1),
      I2 => \genblk1[3].mem_reg[3]_0\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(6),
      I1 => \genblk1[0].mem_reg[0]_3\(6),
      I2 => \genblk1[3].mem_reg[3]_0\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(7),
      I1 => \genblk1[0].mem_reg[0]_3\(7),
      I2 => \genblk1[3].mem_reg[3]_0\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(8),
      I1 => \genblk1[0].mem_reg[0]_3\(8),
      I2 => \genblk1[3].mem_reg[3]_0\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(8),
      O => data_out_fifo(8)
    );
SRAM_reg_0_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_2\(3),
      I1 => \genblk1[0].mem_reg[0]_3\(3),
      I2 => \genblk1[3].mem_reg[3]_0\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_1\(3),
      O => data_out_fifo(3)
    );
empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0,
      I2 => pop_req_n0,
      I3 => \^empty_burst_fifo\(0),
      O => empty_i_1_n_0
    );
\empty_i_10__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => fill_cnt_reg(2),
      I1 => fill_cnt_reg(1),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(3),
      I4 => fill_cnt_reg(0),
      I5 => \empty_i_20__3_n_0\,
      O => \empty_i_10__39_n_0\
    );
\empty_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_2\,
      I2 => \read_ptr_reg[0]_1\,
      I3 => Q(4),
      I4 => Q(5),
      I5 => \read_ptr_reg[0]_3\,
      O => \empty_i_20__3_n_0\
    );
\empty_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_4__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => Q(0),
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \^priority_reg[7]\,
      I4 => \empty_i_10__39_n_0\,
      O => push_req_n0
    );
\empty_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_3\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n0
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => empty_i_1_n_0,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1_n_0\
    );
\fill_cnt[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0,
      I3 => push_req_n0,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__35_n_0\
    );
\fill_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0,
      I3 => push_req_n0,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1_n_0\
    );
\fill_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0,
      I1 => \fill_cnt[3]_i_2_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1_n_0\
    );
\fill_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_3\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2_n_0\
    );
\fill_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0,
      I2 => pop_req_n0,
      I3 => empty0,
      O => \fill_cnt[4]_i_1_n_0\
    );
\fill_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__34_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2_n_0\
    );
\fill_cnt[4]_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220202022202"
    )
        port map (
      I0 => \fill_cnt[3]_i_2_n_0\,
      I1 => \empty_i_10__39_n_0\,
      I2 => \^priority_reg[7]\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => Q(0),
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__34_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__35_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0,
      O => \genblk1[0].mem[0][8]_i_1__8_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(0),
      Q => \genblk1[0].mem_reg[0]_3\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(1),
      Q => \genblk1[0].mem_reg[0]_3\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(2),
      Q => \genblk1[0].mem_reg[0]_3\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(3),
      Q => \genblk1[0].mem_reg[0]_3\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(4),
      Q => \genblk1[0].mem_reg[0]_3\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(5),
      Q => \genblk1[0].mem_reg[0]_3\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(6),
      Q => \genblk1[0].mem_reg[0]_3\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => data_in(7),
      Q => \genblk1[0].mem_reg[0]_3\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__8_n_0\,
      D => last_spk_in_burst_fifo(0),
      Q => \genblk1[0].mem_reg[0]_3\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0,
      O => \genblk1[1].mem[1][8]_i_1__7_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(0),
      Q => \genblk1[1].mem_reg[1]_2\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(1),
      Q => \genblk1[1].mem_reg[1]_2\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(2),
      Q => \genblk1[1].mem_reg[1]_2\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(3),
      Q => \genblk1[1].mem_reg[1]_2\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(4),
      Q => \genblk1[1].mem_reg[1]_2\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(5),
      Q => \genblk1[1].mem_reg[1]_2\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(6),
      Q => \genblk1[1].mem_reg[1]_2\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => data_in(7),
      Q => \genblk1[1].mem_reg[1]_2\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__7_n_0\,
      D => last_spk_in_burst_fifo(0),
      Q => \genblk1[1].mem_reg[1]_2\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0,
      O => \genblk1[2].mem[2][8]_i_1__7_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(0),
      Q => \genblk1[2].mem_reg[2]_1\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(1),
      Q => \genblk1[2].mem_reg[2]_1\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(2),
      Q => \genblk1[2].mem_reg[2]_1\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(3),
      Q => \genblk1[2].mem_reg[2]_1\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(4),
      Q => \genblk1[2].mem_reg[2]_1\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(5),
      Q => \genblk1[2].mem_reg[2]_1\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(6),
      Q => \genblk1[2].mem_reg[2]_1\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => data_in(7),
      Q => \genblk1[2].mem_reg[2]_1\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__7_n_0\,
      D => last_spk_in_burst_fifo(0),
      Q => \genblk1[2].mem_reg[2]_1\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A080A08FAF80AF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_25_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__15\,
      I2 => \genblk1[3].mem[3][8]_i_3__15_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__15_1\,
      I4 => \genblk1[3].mem[3][8]_i_3__15_2\,
      I5 => \^priority_reg[5]\,
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00040F0F03070"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__3_0\,
      I1 => Q(1),
      I2 => \^priority_reg[2]_rep__0\,
      I3 => Q(2),
      I4 => \genblk1[3].mem[3][8]_i_32_n_0\,
      I5 => \^priority_reg[5]_0\,
      O => \genblk1[3].mem[3][8]_i_11__6_n_0\
    );
\genblk1[3].mem[3][8]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82C3C3C38200C3C3"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__9_0\,
      I1 => Q(1),
      I2 => \^priority_reg[2]_rep__0\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_5__9_1\,
      O => \genblk1[3].mem[3][8]_i_12__1_n_0\
    );
\genblk1[3].mem[3][8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBBF0B0B0BB0"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__15_3\,
      I1 => \genblk1[3].mem[3][8]_i_3__15_4\,
      I2 => Q(1),
      I3 => \priority_reg[0]_1\,
      I4 => \genblk1[3].mem[3][8]_i_3__15_5\,
      I5 => \genblk1[3].mem[3][8]_i_3__15_6\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0,
      O => \genblk1[3].mem[3][8]_i_1__7_n_0\
    );
\genblk1[3].mem[3][8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFCAFCFCFAFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__16_0\,
      I1 => \genblk1[3].mem[3][8]_i_8__16_1\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \^priority_reg[2]_rep__0\,
      I5 => Q(2),
      O => \genblk1[3].mem[3][8]_i_21_n_0\
    );
\genblk1[3].mem[3][8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBBBEBBFFFF3C33"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10_0\,
      I1 => Q(2),
      I2 => \^priority_reg[2]_rep__0\,
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_10_1\,
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_25_n_0\
    );
\genblk1[3].mem[3][8]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EEE000000000"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0\,
      I1 => Q(0),
      I2 => \genblk1[3].mem[3][8]_i_4__3_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[3].mem[3][8]_i_5__9_n_0\,
      I5 => \^priority_reg[7]\,
      O => last_spk_in_burst_fifo(0)
    );
\genblk1[3].mem[3][8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002AAA800"
    )
        port map (
      I0 => Q(3),
      I1 => \priority_reg[0]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \genblk1[3].mem[3][8]_i_7\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A8"
    )
        port map (
      I0 => Q(1),
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \priority_reg[0]_0\,
      I3 => Q(2),
      I4 => \genblk1[3].mem[3][8]_i_11__6_0\,
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_32_n_0\
    );
\genblk1[3].mem[3][8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_7__1\,
      I2 => \genblk1[3].mem[3][8]_i_7__1_0\,
      I3 => \genblk1[3].mem[3][8]_i_7__1_1\,
      I4 => \genblk1[3].mem[3][8]_i_7__1_2\,
      I5 => \genblk1[3].mem[3][8]_i_7__1_3\,
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDCFDDCC"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[3].mem[3][8]_i_8__16_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_9__20_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \priority_reg[0]_0\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => \priority_reg[0]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(0),
      I4 => \genblk1[3].mem[3][8]_i_11__6_n_0\,
      O => \genblk1[3].mem[3][8]_i_4__3_n_0\
    );
\genblk1[3].mem[3][8]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFF00FF00ABAB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_12__1_n_0\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \^priority_reg[3]\,
      I4 => \priority_reg[0]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => \genblk1[3].mem[3][8]_i_5__9_n_0\
    );
\genblk1[3].mem[3][8]_i_6__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111111111111"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \^priority_reg[2]_rep__0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^priority_reg[7]\
    );
\genblk1[3].mem[3][8]_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F33000055550000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_21_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__28_2\,
      I2 => \genblk1[3].mem[3][8]_i_3__28_3\,
      I3 => \genblk1[3].mem[3][8]_i_3__15_4\,
      I4 => \^priority_reg[2]_rep__0\,
      I5 => Q(1),
      O => \genblk1[3].mem[3][8]_i_8__16_n_0\
    );
\genblk1[3].mem[3][8]_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7D5FFFFFFFFF7D5"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_3__28_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__28_1\,
      I4 => \^priority_reg[2]_rep__0\,
      I5 => Q(1),
      O => \genblk1[3].mem[3][8]_i_9__20_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(0),
      Q => \genblk1[3].mem_reg[3]_0\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(1),
      Q => \genblk1[3].mem_reg[3]_0\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(2),
      Q => \genblk1[3].mem_reg[3]_0\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(3),
      Q => \genblk1[3].mem_reg[3]_0\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(4),
      Q => \genblk1[3].mem_reg[3]_0\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(5),
      Q => \genblk1[3].mem_reg[3]_0\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(6),
      Q => \genblk1[3].mem_reg[3]_0\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => data_in(7),
      Q => \genblk1[3].mem_reg[3]_0\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__7_n_0\,
      D => last_spk_in_burst_fifo(0),
      Q => \genblk1[3].mem_reg[3]_0\(8),
      R => '0'
    );
\priority[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \priority_reg[0]_0\,
      I1 => \priority_reg[0]_1\,
      O => \^priority_reg[2]_rep__0\
    );
\read_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_3\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1_n_0\
    );
\read_ptr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_0\,
      I2 => \read_ptr_reg[0]_1\,
      I3 => \read_ptr_reg[0]_2\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1_n_0\
    );
\write_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0,
      O => \write_ptr[4]_i_1_n_0\
    );
\write_ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_0 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__52\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_4__12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__12_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__40_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__40_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_0 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_0;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_0 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__9_n_0\ : STD_LOGIC;
  signal \empty_i_5__28_n_0\ : STD_LOGIC;
  signal \empty_i_8__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__40_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__18_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_43\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__17_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_42\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__17_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_41\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__17_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__18_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__19_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_40\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 10 to 10 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n037_out : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal push_req_n039_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__9_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__8\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \empty_i_4__40\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \empty_i_8__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__41\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__9\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__9\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__9\ : label is "soft_lutpair170";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
\AEROUT_ADDR[7]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(3),
      I1 => \genblk1[0].mem_reg[0]_43\(3),
      I2 => \genblk1[3].mem_reg[3]_40\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(5),
      I1 => \genblk1[0].mem_reg[0]_43\(5),
      I2 => \genblk1[3].mem_reg[3]_40\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(4),
      I1 => \genblk1[0].mem_reg[0]_43\(4),
      I2 => \genblk1[3].mem_reg[3]_40\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(7),
      I1 => \genblk1[0].mem_reg[0]_43\(7),
      I2 => \genblk1[3].mem_reg[3]_40\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(1),
      I1 => \genblk1[0].mem_reg[0]_43\(1),
      I2 => \genblk1[3].mem_reg[3]_40\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(8),
      I1 => \genblk1[0].mem_reg[0]_43\(8),
      I2 => \genblk1[3].mem_reg[3]_40\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(0),
      I1 => \genblk1[0].mem_reg[0]_43\(0),
      I2 => \genblk1[3].mem_reg[3]_40\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(2),
      I1 => \genblk1[0].mem_reg[0]_43\(2),
      I2 => \genblk1[3].mem_reg[3]_40\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_42\(6),
      I1 => \genblk1[0].mem_reg[0]_43\(6),
      I2 => \genblk1[3].mem_reg[3]_40\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_41\(6),
      O => data_out_fifo(6)
    );
\empty_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n039_out,
      I2 => pop_req_n037_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__9_n_0\
    );
\empty_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__28_n_0\,
      I3 => \fill_cnt_reg[4]_1\,
      I4 => \fill_cnt_reg[4]_0\,
      O => push_req_n039_out
    );
\empty_i_4__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_1\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n037_out
    );
\empty_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040007"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__40_0\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \fill_cnt[4]_i_3__40_1\,
      I5 => \empty_i_8__0_n_0\,
      O => \empty_i_5__28_n_0\
    );
\empty_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__0_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__9_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__9_n_0\
    );
\fill_cnt[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n037_out,
      I3 => push_req_n039_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__41_n_0\
    );
\fill_cnt[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n037_out,
      I3 => push_req_n039_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__9_n_0\
    );
\fill_cnt[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n039_out,
      I1 => \fill_cnt[3]_i_2__9_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__9_n_0\
    );
\fill_cnt[3]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => \read_ptr_reg[0]_1\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \read_ptr_reg[0]_0\,
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__9_n_0\
    );
\fill_cnt[4]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n039_out,
      I2 => pop_req_n037_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__9_n_0\
    );
\fill_cnt[4]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__40_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__9_n_0\
    );
\fill_cnt[4]_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__9_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \empty_i_5__28_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_2\,
      O => \fill_cnt[4]_i_3__40_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__9_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__41_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__9_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__9_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__9_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n039_out,
      O => \genblk1[0].mem[0][8]_i_1__18_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_43\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_43\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_43\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_43\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_43\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_43\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_43\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_43\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__18_n_0\,
      D => last_spk_in_burst_fifo(10),
      Q => \genblk1[0].mem_reg[0]_43\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n039_out,
      O => \genblk1[1].mem[1][8]_i_1__17_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_42\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_42\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_42\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_42\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_42\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_42\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_42\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_42\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__17_n_0\,
      D => last_spk_in_burst_fifo(10),
      Q => \genblk1[1].mem_reg[1]_42\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n039_out,
      O => \genblk1[2].mem[2][8]_i_1__17_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_41\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_41\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_41\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_41\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_41\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_41\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_41\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_41\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__17_n_0\,
      D => last_spk_in_burst_fifo(10),
      Q => \genblk1[2].mem_reg[2]_41\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n039_out,
      O => \genblk1[3].mem[3][8]_i_1__17_n_0\
    );
\genblk1[3].mem[3][8]_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__18_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__19_n_0\,
      O => last_spk_in_burst_fifo(10)
    );
\genblk1[3].mem[3][8]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      O => \genblk1[3].mem[3][8]_i_3__18_n_0\
    );
\genblk1[3].mem[3][8]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      I5 => \^priority_reg[3]_0\,
      O => \genblk1[3].mem[3][8]_i_4__19_n_0\
    );
\genblk1[3].mem[3][8]_i_7__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFEFFFE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__12\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^priority_reg[3]\,
      I5 => \genblk1[3].mem[3][8]_i_4__12_0\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_8__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__52\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_40\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_40\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_40\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_40\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_40\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_40\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_40\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_40\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__17_n_0\,
      D => last_spk_in_burst_fifo(10),
      Q => \genblk1[3].mem_reg[3]_40\(8),
      R => '0'
    );
\read_ptr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_1\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__9_n_0\
    );
\read_ptr[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n037_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__9_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__9_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__9_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__9_n_0\
    );
\write_ptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n039_out,
      O => \write_ptr[4]_i_1__9_n_0\
    );
\write_ptr[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__9_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__9_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_1 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \empty_i_17__1\ : in STD_LOGIC;
    \empty_i_17__1_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \empty_i_3__20\ : in STD_LOGIC;
    \empty_i_3__20_0\ : in STD_LOGIC;
    \empty_i_3__20_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18\ : in STD_LOGIC;
    \empty_i_3__20_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__8\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__8_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__5_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__5_1\ : in STD_LOGIC;
    \empty_i_3__18\ : in STD_LOGIC;
    \empty_i_6__18\ : in STD_LOGIC;
    \empty_i_6__18_0\ : in STD_LOGIC;
    \empty_i_6__18_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18_4\ : in STD_LOGIC;
    \empty_i_8__26\ : in STD_LOGIC;
    \empty_i_8__26_0\ : in STD_LOGIC;
    \empty_i_7__30\ : in STD_LOGIC;
    \empty_i_7__30_0\ : in STD_LOGIC;
    \empty_i_7__30_1\ : in STD_LOGIC;
    \empty_i_7__30_2\ : in STD_LOGIC;
    \empty_i_7__30_3\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_1 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_1;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_1 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__10_n_0\ : STD_LOGIC;
  signal \empty_i_6__13_n_0\ : STD_LOGIC;
  signal \empty_i_9__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__5_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__21_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_47\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__20_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_46\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__20_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_45\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__20_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__9_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__23_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_44\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n041_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_2\ : STD_LOGIC;
  signal push_req_n043_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__10_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_28__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \empty_i_2__9\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \empty_i_9__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__10\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_16__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__10\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__10\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__10\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__10\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__10\ : label is "soft_lutpair175";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[2]_rep__1_1\ <= \^priority_reg[2]_rep__1_1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_2\ <= \^priority_reg[5]_2\;
\AEROUT_ADDR[7]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(2),
      I1 => \genblk1[0].mem_reg[0]_47\(2),
      I2 => \genblk1[3].mem_reg[3]_44\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_724\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(6),
      I1 => \genblk1[0].mem_reg[0]_47\(6),
      I2 => \genblk1[3].mem_reg[3]_44\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_740\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(0),
      I1 => \genblk1[0].mem_reg[0]_47\(0),
      I2 => \genblk1[3].mem_reg[3]_44\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(8),
      I1 => \genblk1[0].mem_reg[0]_47\(8),
      I2 => \genblk1[3].mem_reg[3]_44\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(4),
      I1 => \genblk1[0].mem_reg[0]_47\(4),
      I2 => \genblk1[3].mem_reg[3]_44\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(7),
      I1 => \genblk1[0].mem_reg[0]_47\(7),
      I2 => \genblk1[3].mem_reg[3]_44\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(3),
      I1 => \genblk1[0].mem_reg[0]_47\(3),
      I2 => \genblk1[3].mem_reg[3]_44\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(1),
      I1 => \genblk1[0].mem_reg[0]_47\(1),
      I2 => \genblk1[3].mem_reg[3]_44\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_932\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_46\(5),
      I1 => \genblk1[0].mem_reg[0]_47\(5),
      I2 => \genblk1[3].mem_reg[3]_44\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_45\(5),
      O => data_out_fifo(5)
    );
\empty_i_10__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003555500005555"
    )
        port map (
      I0 => \empty_i_7__30\,
      I1 => \empty_i_7__30_0\,
      I2 => \empty_i_7__30_1\,
      I3 => \empty_i_7__30_2\,
      I4 => \empty_i_7__30_3\,
      I5 => Q(3),
      O => \^priority_reg[5]_2\
    );
\empty_i_10__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \^priority_reg[5]_1\
    );
\empty_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n043_out,
      I2 => pop_req_n041_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__10_n_0\
    );
\empty_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88801115"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \empty_i_17__1_0\,
      I3 => \empty_i_17__1\,
      I4 => Q(3),
      O => \^priority_reg[4]\
    );
\empty_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__13_n_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \^priority_reg[1]_rep__0\,
      O => push_req_n043_out
    );
\empty_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \fill_cnt_reg[1]_1\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n041_out
    );
\empty_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_3__20\,
      I1 => \empty_i_3__20_0\,
      I2 => \empty_i_3__20_1\,
      I3 => \genblk1[3].mem[3][8]_i_3__18\,
      I4 => \empty_i_3__20_2\,
      O => \^priority_reg[2]_rep\
    );
\empty_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001000D"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__5_0\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \fill_cnt[4]_i_3__5_1\,
      I5 => \empty_i_9__1_n_0\,
      O => \empty_i_6__13_n_0\
    );
\empty_i_6__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \empty_i_3__18\,
      I2 => \^priority_reg[5]_0\,
      O => \^priority_reg[1]_rep__0\
    );
\empty_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__1_n_0\
    );
\empty_i_9__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0AFAFCFC0"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => \empty_i_6__18\,
      I2 => \^priority_reg[2]_rep__0\,
      I3 => \^priority_reg[4]\,
      I4 => \empty_i_6__18_0\,
      I5 => \empty_i_6__18_1\,
      O => \^priority_reg[5]_0\
    );
\empty_i_9__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => \^priority_reg[5]_2\,
      I2 => \^priority_reg[2]_rep__0\,
      I3 => \empty_i_8__26\,
      I4 => \empty_i_6__18_0\,
      I5 => \empty_i_8__26_0\,
      O => \^priority_reg[5]\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__10_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__10_n_0\
    );
\fill_cnt[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n041_out,
      I3 => push_req_n043_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__6_n_0\
    );
\fill_cnt[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n041_out,
      I3 => push_req_n043_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__10_n_0\
    );
\fill_cnt[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n043_out,
      I1 => \fill_cnt[3]_i_2__10_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__10_n_0\
    );
\fill_cnt[3]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n041_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__10_n_0\
    );
\fill_cnt[4]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n043_out,
      I2 => pop_req_n041_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__10_n_0\
    );
\fill_cnt[4]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__5_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__10_n_0\
    );
\fill_cnt[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__10_n_0\,
      I1 => \^priority_reg[1]_rep__0\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_6__13_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[2]_rep\,
      O => \fill_cnt[4]_i_3__5_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__10_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__6_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__10_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__10_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__10_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n043_out,
      O => \genblk1[0].mem[0][8]_i_1__21_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_47\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_47\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_47\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_47\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_47\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_47\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_47\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_47\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__21_n_0\,
      D => last_spk_in_burst_fifo(11),
      Q => \genblk1[0].mem_reg[0]_47\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n043_out,
      O => \genblk1[1].mem[1][8]_i_1__20_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_46\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_46\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_46\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_46\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_46\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_46\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_46\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_46\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__20_n_0\,
      D => last_spk_in_burst_fifo(11),
      Q => \genblk1[1].mem_reg[1]_46\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n043_out,
      O => \genblk1[2].mem[2][8]_i_1__20_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_45\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_45\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_45\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_45\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_45\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_45\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_45\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_45\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__20_n_0\,
      D => last_spk_in_burst_fifo(11),
      Q => \genblk1[2].mem_reg[2]_45\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \empty_i_17__1\,
      I1 => \empty_i_17__1_0\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n043_out,
      O => \genblk1[3].mem[3][8]_i_1__20_n_0\
    );
\genblk1[3].mem[3][8]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__9_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[3].mem[3][8]_i_6__23_n_0\,
      O => last_spk_in_burst_fifo(11)
    );
\genblk1[3].mem[3][8]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[2]_rep__1\,
      O => \genblk1[3].mem[3][8]_i_4__9_n_0\
    );
\genblk1[3].mem[3][8]_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__18_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__18_1\,
      I3 => \genblk1[3].mem[3][8]_i_3__18_2\,
      I4 => \genblk1[3].mem[3][8]_i_3__18\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_6__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \^priority_reg[2]_rep__1_1\,
      O => \genblk1[3].mem[3][8]_i_6__23_n_0\
    );
\genblk1[3].mem[3][8]_i_6__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__18_3\,
      I1 => \genblk1[3].mem[3][8]_i_3__18_1\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[3].mem[3][8]_i_3__18_4\,
      O => \^priority_reg[2]_rep__1_1\
    );
\genblk1[3].mem[3][8]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__8\,
      I1 => \genblk1[3].mem[3][8]_i_3__18_1\,
      I2 => \genblk1[3].mem[3][8]_i_4__8_0\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \^priority_reg[2]_rep__1_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_44\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_44\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_44\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_44\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_44\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_44\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_44\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_44\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__20_n_0\,
      D => last_spk_in_burst_fifo(11),
      Q => \genblk1[3].mem_reg[3]_44\(8),
      R => '0'
    );
\read_ptr[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n041_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__10_n_0\
    );
\read_ptr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n041_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__10_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__10_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__10_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__10_n_0\
    );
\write_ptr[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n043_out,
      O => \write_ptr[4]_i_1__10_n_0\
    );
\write_ptr[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__10_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__10_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_10 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \empty_i_9__23_0\ : in STD_LOGIC;
    \empty_i_4__56\ : in STD_LOGIC;
    \empty_i_4__56_0\ : in STD_LOGIC;
    \empty_i_9__23_1\ : in STD_LOGIC;
    \empty_i_9__23_2\ : in STD_LOGIC;
    \empty_i_15__1\ : in STD_LOGIC;
    \empty_i_15__1_0\ : in STD_LOGIC;
    \empty_i_15__1_1\ : in STD_LOGIC;
    \empty_i_15__1_2\ : in STD_LOGIC;
    \empty_i_15__1_3\ : in STD_LOGIC;
    \empty_i_15__1_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__21_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__21_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_116\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_10 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_10;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_10 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 14 downto 13 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_i_12_n_0 : STD_LOGIC;
  signal \empty_i_19__2_n_0\ : STD_LOGIC;
  signal \empty_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_i_6__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__21_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__17_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_7\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__16_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__16_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_5\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__16_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__29_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n01_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n03_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_12 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of empty_i_2 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \empty_i_4__22\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__22\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__0\ : label is "soft_lutpair222";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3535F0FF3535"
    )
        port map (
      I0 => data_out_fifo(13),
      I1 => \AEROUT_ADDR[7]_i_116\(2),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_116\(0),
      I4 => last_spk_in_burst_int1(0),
      I5 => \AEROUT_ADDR[7]_i_116\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3535F0FF3535"
    )
        port map (
      I0 => data_out_fifo(14),
      I1 => \AEROUT_ADDR[7]_i_116\(3),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_116\(1),
      I4 => last_spk_in_burst_int1(0),
      I5 => \AEROUT_ADDR[7]_i_116\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(4),
      I1 => \genblk1[0].mem_reg[0]_7\(4),
      I2 => \genblk1[3].mem_reg[3]_4\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(4),
      O => data_out_fifo(13)
    );
\AEROUT_ADDR[7]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(6),
      I1 => \genblk1[0].mem_reg[0]_7\(6),
      I2 => \genblk1[3].mem_reg[3]_4\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(5),
      I1 => \genblk1[0].mem_reg[0]_7\(5),
      I2 => \genblk1[3].mem_reg[3]_4\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(5),
      O => data_out_fifo(14)
    );
\AEROUT_ADDR[7]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(8),
      I1 => \genblk1[0].mem_reg[0]_7\(8),
      I2 => \genblk1[3].mem_reg[3]_4\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(6)
    );
\AEROUT_ADDR[7]_i_728\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(0),
      I1 => \genblk1[0].mem_reg[0]_7\(0),
      I2 => \genblk1[3].mem_reg[3]_4\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(0),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(2),
      I1 => \genblk1[0].mem_reg[0]_7\(2),
      I2 => \genblk1[3].mem_reg[3]_4\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(2),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(1),
      I1 => \genblk1[0].mem_reg[0]_7\(1),
      I2 => \genblk1[3].mem_reg[3]_4\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(3),
      I1 => \genblk1[0].mem_reg[0]_7\(3),
      I2 => \genblk1[3].mem_reg[3]_4\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(3),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_6\(7),
      I1 => \genblk1[0].mem_reg[0]_7\(7),
      I2 => \genblk1[3].mem_reg[3]_4\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_5\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
empty_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_12_n_0
    );
\empty_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AABA00000000"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \empty_i_9__23_1\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => \empty_i_9__23_0\,
      I5 => \empty_i_9__23_2\,
      O => \empty_i_19__2_n_0\
    );
\empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n03_out,
      I2 => pop_req_n01_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__0_n_0\
    );
empty_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
empty_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFDAAAA"
    )
        port map (
      I0 => \empty_i_15__1\,
      I1 => \empty_i_15__1_0\,
      I2 => \empty_i_15__1_1\,
      I3 => \empty_i_15__1_2\,
      I4 => \empty_i_15__1_3\,
      I5 => \empty_i_15__1_4\,
      O => \^priority_reg[5]\
    );
\empty_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \write_ptr_reg[0]_0\,
      I2 => \empty_i_6__36_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[1]_rep\,
      O => push_req_n03_out
    );
\empty_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \^priority_reg[4]\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n01_out
    );
\empty_i_6__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0001000"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__21_0\,
      I1 => Q(0),
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \fill_cnt[4]_i_3__21_1\,
      I4 => \^priority_reg[4]\,
      I5 => empty_i_12_n_0,
      O => \empty_i_6__36_n_0\
    );
\empty_i_9__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \empty_i_9__23_0\,
      I1 => \empty_i_4__56\,
      I2 => \empty_i_4__56_0\,
      I3 => \empty_i_19__2_n_0\,
      O => \^priority_reg[1]_rep\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__0_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__0_n_0\
    );
\fill_cnt[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n01_out,
      I3 => push_req_n03_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__22_n_0\
    );
\fill_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n01_out,
      I3 => push_req_n03_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__0_n_0\
    );
\fill_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n03_out,
      I1 => \fill_cnt[3]_i_2__0_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__0_n_0\
    );
\fill_cnt[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \^priority_reg[4]\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__0_n_0\
    );
\fill_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n03_out,
      I2 => pop_req_n01_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__0_n_0\
    );
\fill_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__21_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__0_n_0\
    );
\fill_cnt[4]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008A008A008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__0_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_6__36_n_0\,
      I4 => \write_ptr_reg[0]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_1\,
      O => \fill_cnt[4]_i_3__21_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__0_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__22_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__0_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__0_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__0_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n03_out,
      O => \genblk1[0].mem[0][8]_i_1__17_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_7\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_7\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_7\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_7\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_7\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_7\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_7\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_7\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__17_n_0\,
      D => last_spk_in_burst_fifo(1),
      Q => \genblk1[0].mem_reg[0]_7\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n03_out,
      O => \genblk1[1].mem[1][8]_i_1__16_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_6\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_6\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_6\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_6\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_6\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_6\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_6\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_6\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__16_n_0\,
      D => last_spk_in_burst_fifo(1),
      Q => \genblk1[1].mem_reg[1]_6\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n03_out,
      O => \genblk1[2].mem[2][8]_i_1__16_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_5\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_5\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_5\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_5\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_5\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_5\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_5\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_5\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__16_n_0\,
      D => last_spk_in_burst_fifo(1),
      Q => \genblk1[2].mem_reg[2]_5\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n03_out,
      O => \genblk1[3].mem[3][8]_i_1__16_n_0\
    );
\genblk1[3].mem[3][8]_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[3].mem[3][8]_i_6__29_n_0\,
      O => last_spk_in_burst_fifo(1)
    );
\genblk1[3].mem[3][8]_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => Q(0),
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \^priority_reg[4]\,
      O => \genblk1[3].mem[3][8]_i_6__29_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_4\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_4\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_4\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_4\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_4\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_4\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_4\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_4\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__16_n_0\,
      D => last_spk_in_burst_fifo(1),
      Q => \genblk1[3].mem_reg[3]_4\(8),
      R => '0'
    );
\read_ptr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \^priority_reg[4]\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__0_n_0\
    );
\read_ptr[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      O => \^priority_reg[4]\
    );
\read_ptr[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(0),
      I2 => \read_ptr_reg[0]_1\,
      I3 => \read_ptr_reg[0]_2\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n01_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__0_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__0_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__0_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__0_n_0\
    );
\write_ptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n03_out,
      O => \write_ptr[4]_i_1__0_n_0\
    );
\write_ptr[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__0_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__0_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_11 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \empty_i_3__39\ : in STD_LOGIC;
    \empty_i_3__39_0\ : in STD_LOGIC;
    \empty_i_3__39_1\ : in STD_LOGIC;
    \empty_i_3__39_2\ : in STD_LOGIC;
    \empty_i_3__39_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__46_0\ : in STD_LOGIC;
    \empty_i_3__40_0\ : in STD_LOGIC;
    \empty_i_6__22\ : in STD_LOGIC;
    \empty_i_6__22_0\ : in STD_LOGIC;
    \empty_i_6__22_1\ : in STD_LOGIC;
    \empty_i_6__22_2\ : in STD_LOGIC;
    \empty_i_3__26\ : in STD_LOGIC;
    \empty_i_3__26_0\ : in STD_LOGIC;
    \empty_i_3__26_1\ : in STD_LOGIC;
    \empty_i_3__26_2\ : in STD_LOGIC;
    \empty_i_3__40_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__18_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__18_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__18_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__18_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__18_4\ : in STD_LOGIC;
    \empty_i_5__37\ : in STD_LOGIC;
    \empty_i_5__37_0\ : in STD_LOGIC;
    \empty_i_5__37_1\ : in STD_LOGIC;
    \empty_i_5__37_2\ : in STD_LOGIC;
    \empty_i_5__37_3\ : in STD_LOGIC;
    \empty_i_5__37_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__5\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__5_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__5_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_11 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_11;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_11 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__19_n_0\ : STD_LOGIC;
  signal \empty_i_5__36_n_0\ : STD_LOGIC;
  signal \empty_i_6__35_n_0\ : STD_LOGIC;
  signal \empty_i_8__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__10_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__40_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_83\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__39_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_82\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__39_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_81\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__39_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__20_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_80\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 20 to 20 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n077_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n079_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__19_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__18\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \empty_i_8__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__47\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__19\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__19\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__19\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__19\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__19\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__19\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__19\ : label is "soft_lutpair226";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(3),
      I1 => \genblk1[0].mem_reg[0]_83\(3),
      I2 => \genblk1[3].mem_reg[3]_80\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(2),
      I1 => \genblk1[0].mem_reg[0]_83\(2),
      I2 => \genblk1[3].mem_reg[3]_80\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(1),
      I1 => \genblk1[0].mem_reg[0]_83\(1),
      I2 => \genblk1[3].mem_reg[3]_80\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_706\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(5),
      I1 => \genblk1[0].mem_reg[0]_83\(5),
      I2 => \genblk1[3].mem_reg[3]_80\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(7),
      I1 => \genblk1[0].mem_reg[0]_83\(7),
      I2 => \genblk1[3].mem_reg[3]_80\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(6),
      I1 => \genblk1[0].mem_reg[0]_83\(6),
      I2 => \genblk1[3].mem_reg[3]_80\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(0),
      I1 => \genblk1[0].mem_reg[0]_83\(0),
      I2 => \genblk1[3].mem_reg[3]_80\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(8),
      I1 => \genblk1[0].mem_reg[0]_83\(8),
      I2 => \genblk1[3].mem_reg[3]_80\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_914\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_82\(4),
      I1 => \genblk1[0].mem_reg[0]_83\(4),
      I2 => \genblk1[3].mem_reg[3]_80\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_81\(4),
      O => data_out_fifo(4)
    );
\empty_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n079_out,
      I2 => pop_req_n077_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__19_n_0\
    );
\empty_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_5__36_n_0\,
      I3 => \empty_i_6__35_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n079_out
    );
\empty_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n077_out
    );
\empty_i_5__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[1]_rep__0_0\,
      O => \empty_i_5__36_n_0\
    );
\empty_i_5__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \empty_i_3__26\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \empty_i_3__26_0\,
      I3 => \empty_i_3__26_1\,
      I4 => \empty_i_3__26_2\,
      O => \^priority_reg[1]_rep__0\
    );
\empty_i_6__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_8__2_n_0\,
      I1 => \empty_i_3__40_1\,
      I2 => \fill_cnt[4]_i_4__18_0\,
      I3 => \^priority_reg[5]\,
      I4 => \empty_i_3__40_0\,
      O => \empty_i_6__35_n_0\
    );
\empty_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_3__39\,
      I1 => \empty_i_3__39_0\,
      I2 => \empty_i_3__39_1\,
      I3 => \empty_i_3__39_2\,
      I4 => \empty_i_3__39_3\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__2_n_0\
    );
\empty_i_8__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => \empty_i_5__37\,
      I1 => \empty_i_5__37_0\,
      I2 => \empty_i_5__37_1\,
      I3 => \empty_i_5__37_2\,
      I4 => \empty_i_5__37_3\,
      I5 => \empty_i_5__37_4\,
      O => \^priority_reg[5]\
    );
\empty_i_9__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \empty_i_6__22\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \empty_i_6__22_0\,
      I3 => \empty_i_6__22_1\,
      I4 => \empty_i_3__39_2\,
      I5 => \empty_i_6__22_2\,
      O => \^priority_reg[1]_rep__0_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__19_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__19_n_0\
    );
\fill_cnt[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n077_out,
      I3 => push_req_n079_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__47_n_0\
    );
\fill_cnt[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n077_out,
      I3 => push_req_n079_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__19_n_0\
    );
\fill_cnt[3]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n079_out,
      I1 => \fill_cnt[3]_i_2__19_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__19_n_0\
    );
\fill_cnt[3]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n077_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__19_n_0\
    );
\fill_cnt[4]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n079_out,
      I2 => pop_req_n077_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__19_n_0\
    );
\fill_cnt[4]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__46_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__19_n_0\
    );
\fill_cnt[4]_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__19_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__18_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \^priority_reg[1]_rep__0\,
      O => \fill_cnt[4]_i_3__46_n_0\
    );
\fill_cnt[4]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0_0\,
      I1 => \fill_cnt[4]_i_3__46_0\,
      I2 => \empty_i_3__40_0\,
      I3 => \fill_cnt[4]_i_5__10_n_0\,
      I4 => \empty_i_8__2_n_0\,
      O => \fill_cnt[4]_i_4__18_n_0\
    );
\fill_cnt[4]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__18_1\,
      I1 => \fill_cnt[4]_i_4__18_2\,
      I2 => \fill_cnt[4]_i_4__18_0\,
      I3 => \^priority_reg[3]\,
      I4 => \fill_cnt[4]_i_4__18_3\,
      I5 => \fill_cnt[4]_i_4__18_4\,
      O => \fill_cnt[4]_i_5__10_n_0\
    );
\fill_cnt[4]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F400000F00FFFF"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__5\,
      I1 => \fill_cnt[4]_i_5__5_0\,
      I2 => Q(1),
      I3 => \fill_cnt[4]_i_5__5_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__19_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__47_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__19_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__19_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__19_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n079_out,
      O => \genblk1[0].mem[0][8]_i_1__40_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_83\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_83\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_83\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_83\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_83\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_83\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_83\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_83\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__40_n_0\,
      D => last_spk_in_burst_fifo(20),
      Q => \genblk1[0].mem_reg[0]_83\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n079_out,
      O => \genblk1[1].mem[1][8]_i_1__39_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_82\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_82\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_82\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_82\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_82\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_82\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_82\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_82\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__39_n_0\,
      D => last_spk_in_burst_fifo(20),
      Q => \genblk1[1].mem_reg[1]_82\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n079_out,
      O => \genblk1[2].mem[2][8]_i_1__39_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_81\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_81\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_81\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_81\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_81\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_81\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_81\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_81\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__39_n_0\,
      D => last_spk_in_burst_fifo(20),
      Q => \genblk1[2].mem_reg[2]_81\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n079_out,
      O => \genblk1[3].mem[3][8]_i_1__39_n_0\
    );
\genblk1[3].mem[3][8]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF444F4F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[3].mem[3][8]_i_5__20_n_0\,
      O => last_spk_in_burst_fifo(20)
    );
\genblk1[3].mem[3][8]_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_5__20_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_80\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_80\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_80\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_80\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_80\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_80\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_80\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_80\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__39_n_0\,
      D => last_spk_in_burst_fifo(20),
      Q => \genblk1[3].mem_reg[3]_80\(8),
      R => '0'
    );
\read_ptr[0]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n077_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__19_n_0\
    );
\read_ptr[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n077_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__19_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__19_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__19_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__19_n_0\
    );
\write_ptr[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n079_out,
      O => \write_ptr[4]_i_1__19_n_0\
    );
\write_ptr[4]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__19_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__19_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_12 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_i_337 : in STD_LOGIC;
    SRAM_reg_1_i_337_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \AEROUT_ADDR[7]_i_47_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_32_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_9__2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_9__2_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__20\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__41\ : in STD_LOGIC;
    SRAM_reg_0_i_59 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_13\ : in STD_LOGIC;
    \AEROUT_ADDR[6]_i_20\ : in STD_LOGIC;
    SRAM_reg_0_i_74 : in STD_LOGIC;
    SRAM_reg_0_i_74_0 : in STD_LOGIC;
    SRAM_reg_0_i_68 : in STD_LOGIC;
    SRAM_reg_0_i_68_0 : in STD_LOGIC;
    SRAM_reg_0_i_68_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_13_0\ : in STD_LOGIC;
    SRAM_reg_0_i_67 : in STD_LOGIC;
    SRAM_reg_0_i_67_0 : in STD_LOGIC;
    SRAM_reg_0_i_67_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_98_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \AEROUT_ADDR[7]_i_43_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_12 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_12;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_12 is
  signal \AEROUT_ADDR[7]_i_113_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_150_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_215_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_246_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_68_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_98_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 191 downto 189 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__20_n_0\ : STD_LOGIC;
  signal \empty_i_6__34_n_0\ : STD_LOGIC;
  signal \empty_i_7__19_n_0\ : STD_LOGIC;
  signal \empty_i_9__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__24_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__39_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_87\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__38_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_86\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__38_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_85\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__38_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__21_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_84\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 21 to 21 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n081_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal \^priority_reg[7]_0\ : STD_LOGIC;
  signal \^priority_reg[7]_1\ : STD_LOGIC;
  signal push_req_n083_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__20_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__19\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \empty_i_9__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__12\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__20\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__20\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__20\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__20\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__20\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__20\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__20\ : label is "soft_lutpair231";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[2]_rep__1_1\ <= \^priority_reg[2]_rep__1_1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
  \priority_reg[7]_0\ <= \^priority_reg[7]_0\;
  \priority_reg[7]_1\ <= \^priority_reg[7]_1\;
\AEROUT_ADDR[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[5]_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => SRAM_reg_0_i_59,
      O => \priority_reg[5]\
    );
\AEROUT_ADDR[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_1\,
      I1 => last_spk_in_burst_int1(1),
      I2 => SRAM_reg_0_i_74,
      I3 => last_spk_in_burst_int1(2),
      I4 => SRAM_reg_0_i_74_0,
      O => \priority_reg[5]_1\
    );
\AEROUT_ADDR[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_0\,
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[7]_i_13\,
      I3 => last_spk_in_burst_int1(2),
      I4 => \AEROUT_ADDR[6]_i_20\,
      O => \^priority_reg[5]_0\
    );
\AEROUT_ADDR[7]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E020FFFF"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_246_n_0\,
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_47_0\,
      I4 => last_spk_in_burst_int1(2),
      O => \AEROUT_ADDR[7]_i_113_n_0\
    );
\AEROUT_ADDR[7]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(189),
      I1 => \AEROUT_ADDR[7]_i_98_0\(6),
      I2 => last_spk_in_burst_int1(5),
      I3 => last_spk_in_burst_int1(6),
      I4 => \AEROUT_ADDR[7]_i_98_0\(0),
      I5 => \AEROUT_ADDR[7]_i_98_0\(3),
      O => \AEROUT_ADDR[7]_i_150_n_0\
    );
\AEROUT_ADDR[7]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(6),
      I1 => \genblk1[0].mem_reg[0]_87\(6),
      I2 => \genblk1[3].mem_reg[3]_84\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(191),
      I1 => \AEROUT_ADDR[7]_i_98_0\(8),
      I2 => last_spk_in_burst_int1(5),
      I3 => last_spk_in_burst_int1(6),
      I4 => \AEROUT_ADDR[7]_i_98_0\(2),
      I5 => \AEROUT_ADDR[7]_i_98_0\(5),
      O => \AEROUT_ADDR[7]_i_215_n_0\
    );
\AEROUT_ADDR[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => last_spk_in_burst_int1(0),
      I1 => \^priority_reg[7]_0\,
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_13\,
      I4 => last_spk_in_burst_int1(2),
      I5 => \AEROUT_ADDR[7]_i_13_0\,
      O => \priority_reg[5]_2\
    );
\AEROUT_ADDR[7]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(5),
      I1 => \genblk1[0].mem_reg[0]_87\(5),
      I2 => \genblk1[3].mem_reg[3]_84\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(5),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(190),
      I1 => \AEROUT_ADDR[7]_i_98_0\(7),
      I2 => last_spk_in_burst_int1(5),
      I3 => last_spk_in_burst_int1(6),
      I4 => \AEROUT_ADDR[7]_i_98_0\(1),
      I5 => \AEROUT_ADDR[7]_i_98_0\(4),
      O => \AEROUT_ADDR[7]_i_246_n_0\
    );
\AEROUT_ADDR[7]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(8),
      I1 => \genblk1[0].mem_reg[0]_87\(8),
      I2 => \genblk1[3].mem_reg[3]_84\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_68_n_0\,
      I1 => \AEROUT_ADDR[7]_i_17\,
      I2 => \AEROUT_ADDR[7]_i_17_0\,
      I3 => \AEROUT_ADDR[7]_i_17_1\,
      I4 => last_spk_in_burst_int1(7),
      O => \^priority_reg[7]_1\
    );
\AEROUT_ADDR[7]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(0),
      I1 => \genblk1[0].mem_reg[0]_87\(0),
      I2 => \genblk1[3].mem_reg[3]_84\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(0),
      O => data_out_fifo(189)
    );
\AEROUT_ADDR[7]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(4),
      I1 => \genblk1[0].mem_reg[0]_87\(4),
      I2 => \genblk1[3].mem_reg[3]_84\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(4),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_98_n_0\,
      I1 => SRAM_reg_0_i_68,
      I2 => SRAM_reg_0_i_68_0,
      I3 => SRAM_reg_0_i_68_1,
      I4 => last_spk_in_burst_int1(7),
      O => \^priority_reg[7]\
    );
\AEROUT_ADDR[7]_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(2),
      I1 => \genblk1[0].mem_reg[0]_87\(2),
      I2 => \genblk1[3].mem_reg[3]_84\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(2),
      O => data_out_fifo(191)
    );
\AEROUT_ADDR[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_113_n_0\,
      I1 => SRAM_reg_0_i_67,
      I2 => SRAM_reg_0_i_67_0,
      I3 => SRAM_reg_0_i_67_1,
      I4 => last_spk_in_burst_int1(7),
      O => \^priority_reg[7]_0\
    );
\AEROUT_ADDR[7]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(1),
      I1 => \genblk1[0].mem_reg[0]_87\(1),
      I2 => \genblk1[3].mem_reg[3]_84\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(1),
      O => data_out_fifo(190)
    );
\AEROUT_ADDR[7]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(7),
      I1 => \genblk1[0].mem_reg[0]_87\(7),
      I2 => \genblk1[3].mem_reg[3]_84\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_636\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_86\(3),
      I1 => \genblk1[0].mem_reg[0]_87\(3),
      I2 => \genblk1[3].mem_reg[3]_84\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_85\(3),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E020FFFF"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_150_n_0\,
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_32_0\,
      I4 => last_spk_in_burst_int1(2),
      O => \AEROUT_ADDR[7]_i_68_n_0\
    );
\AEROUT_ADDR[7]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37F7"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_215_n_0\,
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR[7]_i_43_0\,
      O => \AEROUT_ADDR[7]_i_98_n_0\
    );
SRAM_reg_1_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FD5D00000000"
    )
        port map (
      I0 => last_spk_in_burst_int1(0),
      I1 => \^priority_reg[7]\,
      I2 => last_spk_in_burst_int1(1),
      I3 => SRAM_reg_1_i_337,
      I4 => SRAM_reg_1_i_337_0,
      I5 => Q(1),
      O => \priority_reg[1]\
    );
\empty_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n083_out,
      I2 => pop_req_n081_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__20_n_0\
    );
\empty_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \empty_i_6__34_n_0\,
      I5 => \empty_i_7__19_n_0\,
      O => push_req_n083_out
    );
\empty_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n081_out
    );
\empty_i_6__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_9__2_n_0\,
      I1 => \fill_cnt[4]_i_3__11_6\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \fill_cnt[4]_i_3__11_7\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      O => \empty_i_6__34_n_0\
    );
\empty_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \fill_cnt[4]_i_3__11_0\,
      I4 => \fill_cnt[4]_i_3__11_1\,
      I5 => \fill_cnt[4]_i_3__11_2\,
      O => \empty_i_7__19_n_0\
    );
\empty_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__2_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__20_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__20_n_0\
    );
\fill_cnt[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n081_out,
      I3 => push_req_n083_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__12_n_0\
    );
\fill_cnt[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n081_out,
      I3 => push_req_n083_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__20_n_0\
    );
\fill_cnt[3]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n083_out,
      I1 => \fill_cnt[3]_i_2__20_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__20_n_0\
    );
\fill_cnt[3]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n081_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__20_n_0\
    );
\fill_cnt[4]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n083_out,
      I2 => pop_req_n081_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__20_n_0\
    );
\fill_cnt[4]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__11_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__20_n_0\
    );
\fill_cnt[4]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__20_n_0\,
      I1 => \empty_i_7__19_n_0\,
      I2 => \empty_i_6__34_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \fill_cnt_reg[4]_0\,
      I5 => \fill_cnt[4]_i_4__24_n_0\,
      O => \fill_cnt[4]_i_3__11_n_0\
    );
\fill_cnt[4]_i_4__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \fill_cnt[4]_i_3__11_3\,
      I2 => \fill_cnt[4]_i_3__11_4\,
      I3 => \fill_cnt[4]_i_3__11_5\,
      O => \fill_cnt[4]_i_4__24_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__20_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__12_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__20_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__20_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__20_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n083_out,
      O => \genblk1[0].mem[0][8]_i_1__39_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_87\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_87\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_87\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_87\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_87\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_87\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_87\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_87\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__39_n_0\,
      D => last_spk_in_burst_fifo(21),
      Q => \genblk1[0].mem_reg[0]_87\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n083_out,
      O => \genblk1[1].mem[1][8]_i_1__38_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_86\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_86\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_86\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_86\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_86\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_86\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_86\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_86\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__38_n_0\,
      D => last_spk_in_burst_fifo(21),
      Q => \genblk1[1].mem_reg[1]_86\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n083_out,
      O => \genblk1[2].mem[2][8]_i_1__38_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_85\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_85\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_85\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_85\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_85\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_85\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_85\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_85\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__38_n_0\,
      D => last_spk_in_burst_fifo(21),
      Q => \genblk1[2].mem_reg[2]_85\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n083_out,
      O => \genblk1[3].mem[3][8]_i_1__38_n_0\
    );
\genblk1[3].mem[3][8]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1_0\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[3].mem[3][8]_i_4__21_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[2]_rep__1\,
      O => last_spk_in_burst_fifo(21)
    );
\genblk1[3].mem[3][8]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \^priority_reg[2]_rep__1_1\,
      O => \^priority_reg[2]_rep__1_0\
    );
\genblk1[3].mem[3][8]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00330F55"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_13\,
      I1 => \genblk1[0].mem_reg[0][8]_14\,
      I2 => \genblk1[0].mem_reg[0][8]_15\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      O => \^priority_reg[1]_rep__2\
    );
\genblk1[3].mem[3][8]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF470047004700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_9\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      I5 => \^priority_reg[1]_rep__2\,
      O => \genblk1[3].mem[3][8]_i_4__21_n_0\
    );
\genblk1[3].mem[3][8]_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \^priority_reg[4]\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_5__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBEBE82"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__20\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \^priority_reg[4]_0\,
      I4 => Q(2),
      O => \^priority_reg[2]_rep__1_1\
    );
\genblk1[3].mem[3][8]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFAFFFC"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__2\,
      I1 => \genblk1[3].mem[3][8]_i_9__2_0\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA57FFFFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => Q(2),
      I4 => Q(4),
      I5 => \genblk1[3].mem[3][8]_i_5__41\,
      O => \^priority_reg[4]_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_84\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_84\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_84\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_84\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_84\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_84\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_84\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_84\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__38_n_0\,
      D => last_spk_in_burst_fifo(21),
      Q => \genblk1[3].mem_reg[3]_84\(8),
      R => '0'
    );
\read_ptr[0]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n081_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__20_n_0\
    );
\read_ptr[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n081_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__20_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__20_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__20_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__20_n_0\
    );
\write_ptr[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n083_out,
      O => \write_ptr[4]_i_1__20_n_0\
    );
\write_ptr[4]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__20_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__20_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_13 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_i_9__26\ : in STD_LOGIC;
    \empty_i_9__26_0\ : in STD_LOGIC;
    \empty_i_9__26_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__17\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__17_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__17_1\ : in STD_LOGIC;
    \empty_i_7__19\ : in STD_LOGIC;
    \empty_i_7__19_0\ : in STD_LOGIC;
    \empty_i_7__46\ : in STD_LOGIC;
    \empty_i_7__19_1\ : in STD_LOGIC;
    \empty_i_7__19_2\ : in STD_LOGIC;
    \empty_i_3__39\ : in STD_LOGIC;
    \empty_i_6__35\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53_5\ : in STD_LOGIC;
    \empty_i_6__35_0\ : in STD_LOGIC;
    \empty_i_5__41\ : in STD_LOGIC;
    \empty_i_5__41_0\ : in STD_LOGIC;
    \empty_i_5__41_1\ : in STD_LOGIC;
    \empty_i_5__41_2\ : in STD_LOGIC;
    \empty_i_7__46_0\ : in STD_LOGIC;
    \empty_i_7__46_1\ : in STD_LOGIC;
    \empty_i_7__46_2\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_13 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_13;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_13 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__21_n_0\ : STD_LOGIC;
  signal \empty_i_5__14_n_0\ : STD_LOGIC;
  signal \empty_i_6__49_n_0\ : STD_LOGIC;
  signal \empty_i_7__20_n_0\ : STD_LOGIC;
  signal \empty_i_9__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__17_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__38_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_91\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__37_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_90\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__37_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_89\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__37_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__23_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_88\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 22 to 22 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n085_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n087_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__21_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__21_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__20\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \empty_i_5__42\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \empty_i_7__20\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \empty_i_9__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__54\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__21\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__21\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__21\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__21\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__21\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__21\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__21\ : label is "soft_lutpair236";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(1),
      I1 => \genblk1[0].mem_reg[0]_91\(1),
      I2 => \genblk1[3].mem_reg[3]_88\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(0),
      I1 => \genblk1[0].mem_reg[0]_91\(0),
      I2 => \genblk1[3].mem_reg[3]_88\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(7),
      I1 => \genblk1[0].mem_reg[0]_91\(7),
      I2 => \genblk1[3].mem_reg[3]_88\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(8),
      I1 => \genblk1[0].mem_reg[0]_91\(8),
      I2 => \genblk1[3].mem_reg[3]_88\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_734\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(3),
      I1 => \genblk1[0].mem_reg[0]_91\(3),
      I2 => \genblk1[3].mem_reg[3]_88\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(5),
      I1 => \genblk1[0].mem_reg[0]_91\(5),
      I2 => \genblk1[3].mem_reg[3]_88\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(4),
      I1 => \genblk1[0].mem_reg[0]_91\(4),
      I2 => \genblk1[3].mem_reg[3]_88\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(6),
      I1 => \genblk1[0].mem_reg[0]_91\(6),
      I2 => \genblk1[3].mem_reg[3]_88\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_90\(2),
      I1 => \genblk1[0].mem_reg[0]_91\(2),
      I2 => \genblk1[3].mem_reg[3]_88\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_89\(2),
      O => data_out_fifo(2)
    );
\empty_i_10__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \empty_i_7__19_1\,
      I1 => \empty_i_7__46\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \empty_i_7__19_2\,
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_10__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000B8E2FFFFB8"
    )
        port map (
      I0 => \empty_i_7__46_0\,
      I1 => Q(1),
      I2 => \empty_i_7__46_1\,
      I3 => \empty_i_7__46\,
      I4 => \empty_i_6__35\,
      I5 => \empty_i_7__46_2\,
      O => \^priority_reg[3]_0\
    );
\empty_i_10__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFF0002"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_i_9__26\,
      I2 => \empty_i_9__26_0\,
      I3 => \empty_i_9__26_1\,
      I4 => Q(3),
      I5 => Q(1),
      O => \^priority_reg[4]\
    );
\empty_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AFFFFAA2A0000"
    )
        port map (
      I0 => \empty_i_7__19\,
      I1 => \empty_i_7__19_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => \empty_i_7__46\,
      I5 => \^priority_reg[4]\,
      O => \^priority_reg[3]\
    );
\empty_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n087_out,
      I2 => pop_req_n085_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__21_n_0\
    );
\empty_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__14_n_0\,
      I3 => \empty_i_6__49_n_0\,
      I4 => \write_ptr_reg[0]_0\,
      I5 => \empty_i_7__20_n_0\,
      O => push_req_n087_out
    );
\empty_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n085_out
    );
\empty_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \fill_cnt[4]_i_3__53_0\,
      I2 => \fill_cnt[4]_i_3__53_1\,
      I3 => \fill_cnt[4]_i_3__53_2\,
      I4 => \fill_cnt[4]_i_3__53_3\,
      I5 => \fill_cnt[4]_i_3__53_4\,
      O => \empty_i_5__14_n_0\
    );
\empty_i_5__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__39\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep__0\
    );
\empty_i_6__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_9__3_n_0\,
      I1 => \^priority_reg[3]_0\,
      I2 => \empty_i_6__35\,
      I3 => \^priority_reg[2]_rep__0_0\,
      I4 => \fill_cnt[4]_i_3__53_5\,
      O => \empty_i_6__49_n_0\
    );
\empty_i_7__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[3]\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \^priority_reg[2]_rep__1\,
      O => \empty_i_7__20_n_0\
    );
\empty_i_8__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \empty_i_5__41\,
      I3 => \empty_i_5__41_0\,
      I4 => \empty_i_5__41_1\,
      I5 => \empty_i_5__41_2\,
      O => \^priority_reg[5]\
    );
\empty_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__3_n_0\
    );
\empty_i_9__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00007FFE06007FF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__17_0\,
      I1 => \empty_i_6__35\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \empty_i_6__35_0\,
      O => \^priority_reg[2]_rep__0_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__21_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__21_n_0\
    );
\fill_cnt[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n085_out,
      I3 => push_req_n087_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__54_n_0\
    );
\fill_cnt[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n085_out,
      I3 => push_req_n087_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__21_n_0\
    );
\fill_cnt[3]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n087_out,
      I1 => \fill_cnt[3]_i_2__21_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__21_n_0\
    );
\fill_cnt[3]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n085_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__21_n_0\
    );
\fill_cnt[4]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n087_out,
      I2 => pop_req_n085_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__21_n_0\
    );
\fill_cnt[4]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__53_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__21_n_0\
    );
\fill_cnt[4]_i_3__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__21_n_0\,
      I1 => \fill_cnt[4]_i_4__17_n_0\,
      I2 => \empty_i_6__49_n_0\,
      I3 => \empty_i_5__14_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__0\,
      O => \fill_cnt[4]_i_3__53_n_0\
    );
\fill_cnt[4]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[2]_rep__1\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \^priority_reg[3]\,
      O => \fill_cnt[4]_i_4__17_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__21_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__54_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__21_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__21_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__21_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n087_out,
      O => \genblk1[0].mem[0][8]_i_1__38_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_91\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_91\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_91\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_91\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_91\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_91\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_91\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_91\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__38_n_0\,
      D => last_spk_in_burst_fifo(22),
      Q => \genblk1[0].mem_reg[0]_91\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n087_out,
      O => \genblk1[1].mem[1][8]_i_1__37_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_90\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_90\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_90\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_90\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_90\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_90\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_90\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_90\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__37_n_0\,
      D => last_spk_in_burst_fifo(22),
      Q => \genblk1[1].mem_reg[1]_90\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n087_out,
      O => \genblk1[2].mem[2][8]_i_1__37_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_89\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_89\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_89\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_89\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_89\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_89\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_89\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_89\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__37_n_0\,
      D => last_spk_in_burst_fifo(22),
      Q => \genblk1[2].mem_reg[2]_89\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n087_out,
      O => \genblk1[3].mem[3][8]_i_1__37_n_0\
    );
\genblk1[3].mem[3][8]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF444F4F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[3].mem[3][8]_i_5__23_n_0\,
      O => last_spk_in_burst_fifo(22)
    );
\genblk1[3].mem[3][8]_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \^priority_reg[2]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_5__23_n_0\
    );
\genblk1[3].mem[3][8]_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__17\,
      I1 => \genblk1[3].mem[3][8]_i_4__17_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__17_1\,
      I3 => Q(1),
      I4 => Q(2),
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_88\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_88\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_88\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_88\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_88\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_88\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_88\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_88\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__37_n_0\,
      D => last_spk_in_burst_fifo(22),
      Q => \genblk1[3].mem_reg[3]_88\(8),
      R => '0'
    );
\read_ptr[0]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n085_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__21_n_0\
    );
\read_ptr[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n085_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__21_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__21_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__21_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__21_n_0\
    );
\write_ptr[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n087_out,
      O => \write_ptr[4]_i_1__21_n_0\
    );
\write_ptr[4]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__21_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__21_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_14 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[3]_2\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_4__4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__4_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__4_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__10_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__18_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__18_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__18_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__18_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__18_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__0_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \empty_i_3__37_0\ : in STD_LOGIC;
    \empty_i_3__37_1\ : in STD_LOGIC;
    \empty_i_3__37_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__16_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__16_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__16_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__7_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__7_1\ : in STD_LOGIC;
    \empty_i_3__36\ : in STD_LOGIC;
    \empty_i_3__36_0\ : in STD_LOGIC;
    \empty_i_8__36\ : in STD_LOGIC;
    \empty_i_8__36_0\ : in STD_LOGIC;
    \empty_i_8__36_1\ : in STD_LOGIC;
    \empty_i_8__36_2\ : in STD_LOGIC;
    \empty_i_8__36_3\ : in STD_LOGIC;
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_12__8_0\ : in STD_LOGIC;
    \empty_i_12__8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_12__8_2\ : in STD_LOGIC;
    \empty_i_12__8_3\ : in STD_LOGIC;
    \empty_i_12__8_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__7_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__7_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__32\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__32_0\ : in STD_LOGIC;
    \empty_i_3__37_3\ : in STD_LOGIC;
    \empty_i_3__37_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__10\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__10_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__10_1\ : in STD_LOGIC;
    \empty_i_8__34\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__10_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__10_3\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \AEROUT_ADDR[7]_i_43\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_101_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_14 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_14;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_14 is
  signal \AEROUT_ADDR[7]_i_221_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 207 to 207 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_12__0_n_0\ : STD_LOGIC;
  signal \empty_i_16__0_n_0\ : STD_LOGIC;
  signal \empty_i_1__22_n_0\ : STD_LOGIC;
  signal \empty_i_6__21_n_0\ : STD_LOGIC;
  signal \empty_i_7__46_n_0\ : STD_LOGIC;
  signal \empty_i_8__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__22_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__37_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_95\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__36_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_94\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__36_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_93\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__36_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__23_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_92\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 23 to 23 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n089_out : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[3]_2\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal push_req_n091_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__22_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__22_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_12__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \empty_i_2__21\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__19\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__22\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__22\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__22\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__22\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__22\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__22\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__22\ : label is "soft_lutpair242";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[2]_rep__1_1\ <= \^priority_reg[2]_rep__1_1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[3]_2\ <= \^priority_reg[3]_2\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
\AEROUT_ADDR[7]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => last_spk_in_burst_int1(0),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[7]_i_221_n_0\,
      I3 => last_spk_in_burst_int1(2),
      I4 => \AEROUT_ADDR[7]_i_43\,
      O => \priority_reg[5]_2\
    );
\AEROUT_ADDR[7]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(207),
      I1 => \AEROUT_ADDR[7]_i_101_0\(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => last_spk_in_burst_int1(4),
      I4 => \AEROUT_ADDR[7]_i_101_0\(0),
      I5 => \AEROUT_ADDR[7]_i_101_0\(1),
      O => \AEROUT_ADDR[7]_i_221_n_0\
    );
\AEROUT_ADDR[7]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(4),
      I1 => \genblk1[0].mem_reg[0]_95\(4),
      I2 => \genblk1[3].mem_reg[3]_92\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(4),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(8),
      I1 => \genblk1[0].mem_reg[0]_95\(8),
      I2 => \genblk1[3].mem_reg[3]_92\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(7)
    );
\AEROUT_ADDR[7]_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(0),
      I1 => \genblk1[0].mem_reg[0]_95\(0),
      I2 => \genblk1[3].mem_reg[3]_92\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(0),
      O => data_out_fifo(207)
    );
\AEROUT_ADDR[7]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(3),
      I1 => \genblk1[0].mem_reg[0]_95\(3),
      I2 => \genblk1[3].mem_reg[3]_92\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(3),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(7),
      I1 => \genblk1[0].mem_reg[0]_95\(7),
      I2 => \genblk1[3].mem_reg[3]_92\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(6)
    );
\AEROUT_ADDR[7]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(6),
      I1 => \genblk1[0].mem_reg[0]_95\(6),
      I2 => \genblk1[3].mem_reg[3]_92\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(2),
      I1 => \genblk1[0].mem_reg[0]_95\(2),
      I2 => \genblk1[3].mem_reg[3]_92\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(2),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(5),
      I1 => \genblk1[0].mem_reg[0]_95\(5),
      I2 => \genblk1[3].mem_reg[3]_92\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(5),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_902\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_94\(1),
      I1 => \genblk1[0].mem_reg[0]_95\(1),
      I2 => \genblk1[3].mem_reg[3]_92\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_93\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\empty_i_10__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE80000333FFFFF"
    )
        port map (
      I0 => \empty_i_8__34\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]\
    );
\empty_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_12__0_n_0\
    );
\empty_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B888B8B8B8B"
    )
        port map (
      I0 => \empty_i_16__0_n_0\,
      I1 => \empty_i_8__36\,
      I2 => \empty_i_8__36_0\,
      I3 => \empty_i_8__36_1\,
      I4 => \empty_i_8__36_2\,
      I5 => \empty_i_8__36_3\,
      O => SPI_OPEN_LOOP_sync_reg
    );
\empty_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA000000FFFFFFFF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => \empty_i_12__8_0\,
      I2 => \empty_i_12__8_1\(0),
      I3 => \empty_i_12__8_2\,
      I4 => \empty_i_12__8_3\,
      I5 => \empty_i_12__8_4\,
      O => \empty_i_16__0_n_0\
    );
\empty_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n091_out,
      I2 => pop_req_n089_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__22_n_0\
    );
\empty_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_6__21_n_0\,
      I3 => \empty_i_7__46_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_8__13_n_0\,
      O => push_req_n091_out
    );
\empty_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n089_out
    );
\empty_i_5__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_3__36\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \^priority_reg[3]\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \empty_i_3__36_0\,
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \empty_i_3__37_0\,
      I4 => \empty_i_3__37_1\,
      I5 => \empty_i_3__37_2\,
      O => \empty_i_6__21_n_0\
    );
\empty_i_7__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_12__0_n_0\,
      I1 => \empty_i_3__37_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \empty_i_3__37_4\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      O => \empty_i_7__46_n_0\
    );
\empty_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__18_0\,
      I1 => \fill_cnt[4]_i_3__18_1\,
      I2 => \fill_cnt[4]_i_3__18_2\,
      I3 => \fill_cnt[4]_i_3__18_3\,
      I4 => \fill_cnt[4]_i_3__18_4\,
      O => \empty_i_8__13_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__22_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__22_n_0\
    );
\fill_cnt[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n089_out,
      I3 => push_req_n091_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__19_n_0\
    );
\fill_cnt[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n089_out,
      I3 => push_req_n091_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__22_n_0\
    );
\fill_cnt[3]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n091_out,
      I1 => \fill_cnt[3]_i_2__22_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__22_n_0\
    );
\fill_cnt[3]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n089_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__22_n_0\
    );
\fill_cnt[4]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n091_out,
      I2 => pop_req_n089_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__22_n_0\
    );
\fill_cnt[4]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__18_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__22_n_0\
    );
\fill_cnt[4]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__22_n_0\,
      I1 => \empty_i_8__13_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__16_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \^priority_reg[2]_rep__1\,
      O => \fill_cnt[4]_i_3__18_n_0\
    );
\fill_cnt[4]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__7_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \fill_cnt[4]_i_6__9_n_0\,
      I4 => \empty_i_12__0_n_0\,
      O => \fill_cnt[4]_i_4__16_n_0\
    );
\fill_cnt[4]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__16_0\,
      I1 => \fill_cnt[4]_i_7__3_n_0\,
      I2 => \empty_i_3__37_1\,
      I3 => \fill_cnt[4]_i_4__16_1\,
      I4 => \fill_cnt[4]_i_4__16_2\,
      I5 => \fill_cnt[4]_i_8_n_0\,
      O => \fill_cnt[4]_i_5__7_n_0\
    );
\fill_cnt[4]_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80100FF"
    )
        port map (
      I0 => Q(1),
      I1 => \fill_cnt[4]_i_5__10\,
      I2 => \fill_cnt[4]_i_4__16_2\,
      I3 => Q(3),
      I4 => Q(2),
      O => \^priority_reg[3]_1\
    );
\fill_cnt[4]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF3F30A0A03F30"
    )
        port map (
      I0 => \^priority_reg[3]_0\,
      I1 => \empty_i_12__8_4\,
      I2 => \fill_cnt[4]_i_5__10\,
      I3 => \^priority_reg[3]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \^priority_reg[3]_2\,
      O => \fill_cnt[4]_i_6__9_n_0\
    );
\fill_cnt[4]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0FFB0FFB5FFB0"
    )
        port map (
      I0 => Q(1),
      I1 => \fill_cnt[4]_i_5__7_2\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \empty_i_8__36_1\,
      I5 => \fill_cnt[4]_i_5__7_3\,
      O => \fill_cnt[4]_i_7__3_n_0\
    );
\fill_cnt[4]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DF62DF20DF20DF"
    )
        port map (
      I0 => Q(1),
      I1 => \fill_cnt[4]_i_5__10_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt[4]_i_5__10_1\,
      I5 => \empty_i_8__36_1\,
      O => \^priority_reg[3]_2\
    );
\fill_cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC50"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__7_0\,
      I1 => \fill_cnt[4]_i_5__7_1\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \fill_cnt[4]_i_8_n_0\
    );
\fill_cnt[4]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E0030F3FFFFFF"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__10_2\,
      I1 => Q(1),
      I2 => \fill_cnt[4]_i_5__10_0\,
      I3 => \fill_cnt[4]_i_5__10_3\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__22_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__19_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__22_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__22_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__22_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n091_out,
      O => \genblk1[0].mem[0][8]_i_1__37_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_95\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_95\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_95\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_95\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_95\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_95\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_95\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_95\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__37_n_0\,
      D => last_spk_in_burst_fifo(23),
      Q => \genblk1[0].mem_reg[0]_95\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n091_out,
      O => \genblk1[1].mem[1][8]_i_1__36_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_94\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_94\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_94\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_94\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_94\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_94\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_94\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_94\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__36_n_0\,
      D => last_spk_in_burst_fifo(23),
      Q => \genblk1[1].mem_reg[1]_94\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n091_out,
      O => \genblk1[2].mem[2][8]_i_1__36_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_93\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_93\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_93\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_93\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_93\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_93\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_93\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_93\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__36_n_0\,
      D => last_spk_in_burst_fifo(23),
      Q => \genblk1[2].mem_reg[2]_93\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n091_out,
      O => \genblk1[3].mem[3][8]_i_1__36_n_0\
    );
\genblk1[3].mem[3][8]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_4__23_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[2]_rep__1_0\,
      O => last_spk_in_burst_fifo(23)
    );
\genblk1[3].mem[3][8]_i_3__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"404C"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      O => \^priority_reg[2]_rep__1_1\
    );
\genblk1[3].mem[3][8]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF470047004700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \^priority_reg[2]_rep__1_1\,
      O => \genblk1[3].mem[3][8]_i_4__23_n_0\
    );
\genblk1[3].mem[3][8]_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \^priority_reg[5]\,
      I5 => \^priority_reg[5]_0\,
      O => \^priority_reg[2]_rep__1_0\
    );
\genblk1[3].mem[3][8]_i_6__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFF00"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__32\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_5__32_0\,
      I4 => \empty_i_8__36\,
      O => \^priority_reg[5]_1\
    );
\genblk1[3].mem[3][8]_i_6__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCEFEF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__10\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_3__10_0\,
      I4 => Q(1),
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_7__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAFAFAEEEE"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_4__4\,
      I2 => \genblk1[3].mem[3][8]_i_4__4_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__4_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFCFA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__0\,
      I1 => \genblk1[3].mem[3][8]_i_7__0_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_92\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_92\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_92\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_92\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_92\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_92\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_92\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_92\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__36_n_0\,
      D => last_spk_in_burst_fifo(23),
      Q => \genblk1[3].mem_reg[3]_92\(8),
      R => '0'
    );
\read_ptr[0]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n089_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__22_n_0\
    );
\read_ptr[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n089_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__22_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__22_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__22_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__22_n_0\
    );
\write_ptr[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n091_out,
      O => \write_ptr[4]_i_1__22_n_0\
    );
\write_ptr[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__22_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__22_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_15 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \AEROUT_ADDR[7]_i_43\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__31_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__31_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__31_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__31_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__23\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__23_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__23_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__21\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__23\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__23_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__23_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__23_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__10\ : in STD_LOGIC;
    \empty_i_3__36_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__31_4\ : in STD_LOGIC;
    \empty_i_6__21\ : in STD_LOGIC;
    \empty_i_6__21_0\ : in STD_LOGIC;
    \empty_i_6__21_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__21\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__12_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__22_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__22\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__21_0\ : in STD_LOGIC;
    \empty_i_3__36_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__15_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__15_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__15_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__15_3\ : in STD_LOGIC;
    \empty_i_7__43\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_99_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_15 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_15;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_15 is
  signal \AEROUT_ADDR[7]_i_217_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 223 downto 221 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__23_n_0\ : STD_LOGIC;
  signal \empty_i_5__13_n_0\ : STD_LOGIC;
  signal \empty_i_6__20_n_0\ : STD_LOGIC;
  signal \empty_i_7__44_n_0\ : STD_LOGIC;
  signal \empty_i_9__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__12_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__36_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_99\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__35_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_98\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__35_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_97\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__35_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__10_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__29_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__15_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_96\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 24 to 24 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n093_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal push_req_n095_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__23_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__23_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__22\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \empty_i_9__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__32\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__23\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_8__15\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_8__8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__18\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_9__4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__23\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__23\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__23\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__23\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__23\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__23\ : label is "soft_lutpair248";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[2]_rep__0_1\ <= \^priority_reg[2]_rep__0_1\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
\AEROUT_ADDR[7]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(221),
      I1 => \AEROUT_ADDR[7]_i_99_0\(6),
      I2 => last_spk_in_burst_int1(3),
      I3 => last_spk_in_burst_int1(4),
      I4 => \AEROUT_ADDR[7]_i_99_0\(0),
      I5 => \AEROUT_ADDR[7]_i_99_0\(3),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(223),
      I1 => \AEROUT_ADDR[7]_i_99_0\(8),
      I2 => last_spk_in_burst_int1(3),
      I3 => last_spk_in_burst_int1(4),
      I4 => \AEROUT_ADDR[7]_i_99_0\(2),
      I5 => \AEROUT_ADDR[7]_i_99_0\(5),
      O => \AEROUT_ADDR[7]_i_217_n_0\
    );
\AEROUT_ADDR[7]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(222),
      I1 => \AEROUT_ADDR[7]_i_99_0\(7),
      I2 => last_spk_in_burst_int1(3),
      I3 => last_spk_in_burst_int1(4),
      I4 => \AEROUT_ADDR[7]_i_99_0\(1),
      I5 => \AEROUT_ADDR[7]_i_99_0\(4),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(5),
      I1 => \genblk1[0].mem_reg[0]_99\(5),
      I2 => \genblk1[3].mem_reg[3]_96\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(5),
      O => data_out_fifo(221)
    );
\AEROUT_ADDR[7]_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(7),
      I1 => \genblk1[0].mem_reg[0]_99\(7),
      I2 => \genblk1[3].mem_reg[3]_96\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(7),
      O => data_out_fifo(223)
    );
\AEROUT_ADDR[7]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(6),
      I1 => \genblk1[0].mem_reg[0]_99\(6),
      I2 => \genblk1[3].mem_reg[3]_96\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(6),
      O => data_out_fifo(222)
    );
\AEROUT_ADDR[7]_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(1),
      I1 => \genblk1[0].mem_reg[0]_99\(1),
      I2 => \genblk1[3].mem_reg[3]_96\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(3),
      I1 => \genblk1[0].mem_reg[0]_99\(3),
      I2 => \genblk1[3].mem_reg[3]_96\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(3),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(2),
      I1 => \genblk1[0].mem_reg[0]_99\(2),
      I2 => \genblk1[3].mem_reg[3]_96\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(2),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(4),
      I1 => \genblk1[0].mem_reg[0]_99\(4),
      I2 => \genblk1[3].mem_reg[3]_96\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(4),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_910\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(8),
      I1 => \genblk1[0].mem_reg[0]_99\(8),
      I2 => \genblk1[3].mem_reg[3]_96\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_926\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_98\(0),
      I1 => \genblk1[0].mem_reg[0]_99\(0),
      I2 => \genblk1[3].mem_reg[3]_96\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_97\(0),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => last_spk_in_burst_int1(1),
      I1 => \AEROUT_ADDR[7]_i_217_n_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_43\,
      I4 => last_spk_in_burst_int1(0),
      O => \priority_reg[5]\
    );
\empty_i_10__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC40010003FFFFFF"
    )
        port map (
      I0 => \empty_i_7__43\,
      I1 => \genblk1[3].mem[3][8]_i_4__23_0\,
      I2 => \genblk1[3].mem[3][8]_i_8__21\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^priority_reg[2]_rep__0_1\
    );
\empty_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \empty_i_6__21\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \empty_i_6__21_0\,
      I5 => \empty_i_6__21_1\,
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n095_out,
      I2 => pop_req_n093_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__23_n_0\
    );
\empty_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF44F4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_5__13_n_0\,
      I4 => \empty_i_6__20_n_0\,
      I5 => \empty_i_7__44_n_0\,
      O => push_req_n095_out
    );
\empty_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n093_out
    );
\empty_i_5__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__31_0\,
      I1 => \fill_cnt[4]_i_3__31_1\,
      I2 => \fill_cnt[4]_i_3__31_2\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \fill_cnt[4]_i_3__31_3\,
      O => \empty_i_5__13_n_0\
    );
\empty_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[2]_rep__1\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \empty_i_3__36_0\,
      O => \empty_i_6__20_n_0\
    );
\empty_i_7__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_9__4_n_0\,
      I1 => \^priority_reg[2]_rep__0_1\,
      I2 => \genblk1[3].mem[3][8]_i_8__21\,
      I3 => \empty_i_3__36_1\,
      I4 => \fill_cnt[4]_i_4__15_0\,
      O => \empty_i_7__44_n_0\
    );
\empty_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__4_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__23_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__23_n_0\
    );
\fill_cnt[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n093_out,
      I3 => push_req_n095_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__32_n_0\
    );
\fill_cnt[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n093_out,
      I3 => push_req_n095_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__23_n_0\
    );
\fill_cnt[3]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n095_out,
      I1 => \fill_cnt[3]_i_2__23_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__23_n_0\
    );
\fill_cnt[3]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n093_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__23_n_0\
    );
\fill_cnt[4]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n095_out,
      I2 => pop_req_n093_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__23_n_0\
    );
\fill_cnt[4]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__31_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__23_n_0\
    );
\fill_cnt[4]_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202200002022"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__23_n_0\,
      I1 => \fill_cnt[4]_i_4__15_n_0\,
      I2 => \empty_i_5__13_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__31_n_0\
    );
\fill_cnt[4]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \empty_i_3__36_0\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \^priority_reg[2]_rep__1\,
      I3 => \fill_cnt[4]_i_3__31_4\,
      I4 => \fill_cnt[4]_i_5__12_n_0\,
      I5 => \empty_i_9__4_n_0\,
      O => \fill_cnt[4]_i_4__15_n_0\
    );
\fill_cnt[4]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808808AA8A8808A"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__15_0\,
      I1 => \fill_cnt[4]_i_4__15_1\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \fill_cnt[4]_i_4__15_2\,
      I4 => \genblk1[3].mem[3][8]_i_8__21\,
      I5 => \fill_cnt[4]_i_4__15_3\,
      O => \fill_cnt[4]_i_5__12_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__23_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__32_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__23_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__23_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__23_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n095_out,
      O => \genblk1[0].mem[0][8]_i_1__36_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_99\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_99\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_99\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_99\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_99\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_99\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_99\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_99\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__36_n_0\,
      D => last_spk_in_burst_fifo(24),
      Q => \genblk1[0].mem_reg[0]_99\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n095_out,
      O => \genblk1[1].mem[1][8]_i_1__35_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_98\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_98\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_98\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_98\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_98\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_98\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_98\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_98\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__35_n_0\,
      D => last_spk_in_burst_fifo(24),
      Q => \genblk1[1].mem_reg[1]_98\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n095_out,
      O => \genblk1[2].mem[2][8]_i_1__35_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_97\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_97\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_97\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_97\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_97\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_97\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_97\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_97\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__35_n_0\,
      D => last_spk_in_burst_fifo(24),
      Q => \genblk1[2].mem_reg[2]_97\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n095_out,
      O => \genblk1[3].mem[3][8]_i_1__35_n_0\
    );
\genblk1[3].mem[3][8]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF444F4F4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__10_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[3].mem[3][8]_i_5__29_n_0\,
      O => last_spk_in_burst_fifo(24)
    );
\genblk1[3].mem[3][8]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_3__10_n_0\
    );
\genblk1[3].mem[3][8]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^priority_reg[3]\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \^priority_reg[3]_0\,
      O => \^priority_reg[1]_rep__2\
    );
\genblk1[3].mem[3][8]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFCFAFCFCFAF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__23\,
      I1 => \genblk1[3].mem[3][8]_i_3__23_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__23_1\,
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_8__21\,
      I5 => \genblk1[0].mem_reg[0][8]_10\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[2]_rep__0\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \^priority_reg[5]_0\,
      O => \genblk1[3].mem[3][8]_i_5__29_n_0\
    );
\genblk1[3].mem[3][8]_i_5__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFBE00B"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__22\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \^priority_reg[2]_rep__0_0\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8F8C8CBF8FBF8F"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__23\,
      I1 => \genblk1[3].mem[3][8]_i_4__23_0\,
      I2 => \^priority_reg[4]\,
      I3 => \^priority_reg[5]_1\,
      I4 => \genblk1[3].mem[3][8]_i_4__23_1\,
      I5 => \genblk1[3].mem[3][8]_i_4__23_2\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFF00FD0000"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => Q(3),
      I2 => \genblk1[3].mem[3][8]_i_4__21\,
      I3 => \genblk1[3].mem[3][8]_i_8__15_n_0\,
      I4 => \genblk1[3].mem[3][8]_i_4__23_0\,
      I5 => \^priority_reg[3]_1\,
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1FFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__23_0\,
      I1 => \genblk1[3].mem[3][8]_i_8__21\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_8__21_0\,
      O => \^priority_reg[2]_rep__0_0\
    );
\genblk1[3].mem[3][8]_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_6__22_0\,
      O => \genblk1[3].mem[3][8]_i_8__15_n_0\
    );
\genblk1[3].mem[3][8]_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_7__10\,
      O => \^priority_reg[5]_1\
    );
\genblk1[3].mem[3][8]_i_9__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFAFE"
    )
        port map (
      I0 => Q(1),
      I1 => \genblk1[3].mem[3][8]_i_8__12\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \genblk1[3].mem[3][8]_i_8__12_0\,
      O => \^priority_reg[3]_1\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_96\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_96\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_96\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_96\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_96\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_96\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_96\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_96\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__35_n_0\,
      D => last_spk_in_burst_fifo(24),
      Q => \genblk1[3].mem_reg[3]_96\(8),
      R => '0'
    );
\read_ptr[0]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n093_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__23_n_0\
    );
\read_ptr[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n093_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__23_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__23_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__23_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__23_n_0\
    );
\write_ptr[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n095_out,
      O => \write_ptr[4]_i_1__23_n_0\
    );
\write_ptr[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__23_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__23_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_16 is
  port (
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty_reg_i_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__24_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__24_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__24_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__24_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \empty_i_3__34\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__13\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__13_0\ : in STD_LOGIC;
    \empty_i_3__34_0\ : in STD_LOGIC;
    \empty_i_3__34_1\ : in STD_LOGIC;
    \empty_i_3__34_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__22\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__22_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__22_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_16\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__24_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__24_5\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_16 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_16;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_16 is
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \empty_i_10__1_n_0\ : STD_LOGIC;
  signal \empty_i_1__24_n_0\ : STD_LOGIC;
  signal \empty_i_6__7_n_0\ : STD_LOGIC;
  signal \empty_i_7__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__14_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__35_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_103\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__34_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_102\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__34_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_101\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__34_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__35_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_100\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 25 to 25 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n097_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal push_req_n099_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__24_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__24_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_10__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \empty_i_2__23\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \empty_i_5__35\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__25\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__24\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_5__28\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__24\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__24\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__24\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__24\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__24\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__24\ : label is "soft_lutpair254";
begin
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[2]_rep__1_1\ <= \^priority_reg[2]_rep__1_1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
\AEROUT_ADDR[7]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(4),
      I1 => \genblk1[0].mem_reg[0]_103\(4),
      I2 => \genblk1[3].mem_reg[3]_100\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_686\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(0),
      I1 => \genblk1[0].mem_reg[0]_103\(0),
      I2 => \genblk1[3].mem_reg[3]_100\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_726\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(8),
      I1 => \genblk1[0].mem_reg[0]_103\(8),
      I2 => \genblk1[3].mem_reg[3]_100\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_742\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(2),
      I1 => \genblk1[0].mem_reg[0]_103\(2),
      I2 => \genblk1[3].mem_reg[3]_100\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(6),
      I1 => \genblk1[0].mem_reg[0]_103\(6),
      I2 => \genblk1[3].mem_reg[3]_100\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(1),
      I1 => \genblk1[0].mem_reg[0]_103\(1),
      I2 => \genblk1[3].mem_reg[3]_100\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(5),
      I1 => \genblk1[0].mem_reg[0]_103\(5),
      I2 => \genblk1[3].mem_reg[3]_100\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(3),
      I1 => \genblk1[0].mem_reg[0]_103\(3),
      I2 => \genblk1[3].mem_reg[3]_100\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_934\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_102\(7),
      I1 => \genblk1[0].mem_reg[0]_103\(7),
      I2 => \genblk1[3].mem_reg[3]_100\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_101\(7),
      O => data_out_fifo(7)
    );
\empty_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_10__1_n_0\
    );
\empty_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n099_out,
      I2 => pop_req_n097_out,
      I3 => empty_burst_fifo(25),
      O => \empty_i_1__24_n_0\
    );
\empty_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(25),
      I1 => Q(2),
      I2 => empty_reg_i_17(1),
      I3 => Q(3),
      I4 => empty_reg_i_17(0),
      O => empty_reg_0
    );
\empty_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFF2FFFFFFF2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \^priority_reg[1]_rep__0\,
      I2 => \empty_i_6__7_n_0\,
      I3 => \empty_i_7__43_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__2\,
      O => push_req_n099_out
    );
\empty_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(25),
      O => pop_req_n097_out
    );
\empty_i_5__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__34\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \^priority_reg[4]\,
      O => \^priority_reg[1]_rep__0\
    );
\empty_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \fill_cnt[4]_i_3__24_0\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \fill_cnt[4]_i_3__24_1\,
      I4 => \fill_cnt[4]_i_3__24_2\,
      I5 => \fill_cnt[4]_i_3__24_3\,
      O => \empty_i_6__7_n_0\
    );
\empty_i_7__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_10__1_n_0\,
      I1 => \fill_cnt[4]_i_3__24_4\,
      I2 => \genblk1[0].mem_reg[0][8]_11\,
      I3 => \fill_cnt[4]_i_3__24_5\,
      I4 => \genblk1[0].mem_reg[0][8]_14\,
      O => \empty_i_7__43_n_0\
    );
\empty_i_8__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \empty_i_3__34_0\,
      I1 => \genblk1[0].mem_reg[0][8]_11\,
      I2 => \empty_i_3__34_1\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \empty_i_3__34_2\,
      O => \^priority_reg[1]_rep__2\
    );
\empty_i_9__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \fill_cnt[4]_i_4__13\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \fill_cnt[4]_i_4__13_0\,
      O => \^priority_reg[4]\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__24_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(25)
    );
\fill_cnt[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__24_n_0\
    );
\fill_cnt[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(25),
      I2 => pop_req_n097_out,
      I3 => push_req_n099_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__25_n_0\
    );
\fill_cnt[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(25),
      I2 => pop_req_n097_out,
      I3 => push_req_n099_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__24_n_0\
    );
\fill_cnt[3]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n099_out,
      I1 => \fill_cnt[3]_i_2__24_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__24_n_0\
    );
\fill_cnt[3]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n097_out,
      I1 => empty_burst_fifo(25),
      O => \fill_cnt[3]_i_2__24_n_0\
    );
\fill_cnt[4]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(25),
      I1 => push_req_n099_out,
      I2 => pop_req_n097_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__24_n_0\
    );
\fill_cnt[4]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__24_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__24_n_0\
    );
\fill_cnt[4]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__24_n_0\,
      I1 => \^priority_reg[1]_rep__2\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_7__43_n_0\,
      I4 => \empty_i_6__7_n_0\,
      I5 => \fill_cnt[4]_i_4__14_n_0\,
      O => \fill_cnt[4]_i_3__24_n_0\
    );
\fill_cnt[4]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[4]\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \empty_i_3__34\,
      O => \fill_cnt[4]_i_4__14_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__24_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__25_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__24_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__24_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__24_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n099_out,
      O => \genblk1[0].mem[0][8]_i_1__35_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_103\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_103\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_103\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_103\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_103\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_103\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_103\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_103\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__35_n_0\,
      D => last_spk_in_burst_fifo(25),
      Q => \genblk1[0].mem_reg[0]_103\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n099_out,
      O => \genblk1[1].mem[1][8]_i_1__34_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_102\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_102\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_102\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_102\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_102\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_102\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_102\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_102\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__34_n_0\,
      D => last_spk_in_burst_fifo(25),
      Q => \genblk1[1].mem_reg[1]_102\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n099_out,
      O => \genblk1[2].mem[2][8]_i_1__34_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_101\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_101\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_101\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_101\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_101\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_101\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_101\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_101\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__34_n_0\,
      D => last_spk_in_burst_fifo(25),
      Q => \genblk1[2].mem_reg[2]_101\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n099_out,
      O => \genblk1[3].mem[3][8]_i_1__34_n_0\
    );
\genblk1[3].mem[3][8]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \^priority_reg[2]_rep__1\,
      I2 => \genblk1[3].mem[3][8]_i_4__35_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \^priority_reg[1]_rep__0_0\,
      I5 => \genblk1[3].mem[3][8]_i_6__1_n_0\,
      O => last_spk_in_burst_fifo(25)
    );
\genblk1[3].mem[3][8]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_14\,
      I1 => \^priority_reg[2]_rep__1_1\,
      O => \genblk1[3].mem[3][8]_i_4__35_n_0\
    );
\genblk1[3].mem[3][8]_i_4__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFFA"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_15\,
      I1 => \genblk1[0].mem_reg[0][8]_16\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      O => \^priority_reg[2]_rep__1_1\
    );
\genblk1[3].mem[3][8]_i_5__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_13\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \^priority_reg[2]_rep__1_0\,
      O => \^priority_reg[1]_rep__0_0\
    );
\genblk1[3].mem[3][8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A8A8A808A8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_6__1_n_0\
    );
\genblk1[3].mem[3][8]_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B8B8BBBBB8B8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__22\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \genblk1[3].mem[3][8]_i_4__22_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__22_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \^priority_reg[2]_rep__1_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_100\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_100\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_100\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_100\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_100\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_100\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_100\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_100\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__34_n_0\,
      D => last_spk_in_burst_fifo(25),
      Q => \genblk1[3].mem_reg[3]_100\(8),
      R => '0'
    );
\read_ptr[0]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n097_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__24_n_0\
    );
\read_ptr[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n097_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__24_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__24_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__24_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__24_n_0\
    );
\write_ptr[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n099_out,
      O => \write_ptr[4]_i_1__24_n_0\
    );
\write_ptr[4]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__24_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__24_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_17 is
  port (
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    empty_reg_i_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_5__3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__3_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__3_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38_6\ : in STD_LOGIC;
    \empty_i_7__45\ : in STD_LOGIC;
    \empty_i_7__45_0\ : in STD_LOGIC;
    \empty_i_7__45_1\ : in STD_LOGIC;
    \empty_i_7__45_2\ : in STD_LOGIC;
    \empty_i_7__45_3\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_100\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_17 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_17;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_17 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 239 downto 237 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \empty_i_1__25_n_0\ : STD_LOGIC;
  signal \empty_i_5__54_n_0\ : STD_LOGIC;
  signal \empty_i_6__5_n_0\ : STD_LOGIC;
  signal \empty_i_7__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__13_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__34_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_107\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__33_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_106\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__33_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_105\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__33_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_104\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0101_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0103_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__25_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__25_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__24\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \empty_i_7__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__39\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__25\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__25\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__25\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__25\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__25\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__25\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__25\ : label is "soft_lutpair260";
begin
  \priority_reg[1]_rep__1\ <= \^priority_reg[1]_rep__1\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(237),
      I1 => \AEROUT_ADDR[7]_i_100\(6),
      I2 => last_spk_in_burst_int1(0),
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[7]_i_100\(0),
      I5 => \AEROUT_ADDR[7]_i_100\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(239),
      I1 => \AEROUT_ADDR[7]_i_100\(8),
      I2 => last_spk_in_burst_int1(0),
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[7]_i_100\(2),
      I5 => \AEROUT_ADDR[7]_i_100\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(238),
      I1 => \AEROUT_ADDR[7]_i_100\(7),
      I2 => last_spk_in_burst_int1(0),
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[7]_i_100\(1),
      I5 => \AEROUT_ADDR[7]_i_100\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(3),
      I1 => \genblk1[0].mem_reg[0]_107\(3),
      I2 => \genblk1[3].mem_reg[3]_104\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(3),
      O => data_out_fifo(237)
    );
\AEROUT_ADDR[7]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(5),
      I1 => \genblk1[0].mem_reg[0]_107\(5),
      I2 => \genblk1[3].mem_reg[3]_104\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(5),
      O => data_out_fifo(239)
    );
\AEROUT_ADDR[7]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(8),
      I1 => \genblk1[0].mem_reg[0]_107\(8),
      I2 => \genblk1[3].mem_reg[3]_104\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(4),
      I1 => \genblk1[0].mem_reg[0]_107\(4),
      I2 => \genblk1[3].mem_reg[3]_104\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(4),
      O => data_out_fifo(238)
    );
\AEROUT_ADDR[7]_i_694\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(7),
      I1 => \genblk1[0].mem_reg[0]_107\(7),
      I2 => \genblk1[3].mem_reg[3]_104\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(1),
      I1 => \genblk1[0].mem_reg[0]_107\(1),
      I2 => \genblk1[3].mem_reg[3]_104\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(0),
      I1 => \genblk1[0].mem_reg[0]_107\(0),
      I2 => \genblk1[3].mem_reg[3]_104\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(0),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(2),
      I1 => \genblk1[0].mem_reg[0]_107\(2),
      I2 => \genblk1[3].mem_reg[3]_104\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(2),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_106\(6),
      I1 => \genblk1[0].mem_reg[0]_107\(6),
      I2 => \genblk1[3].mem_reg[3]_104\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_105\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\empty_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0103_out,
      I2 => pop_req_n0101_out,
      I3 => empty_burst_fifo(26),
      O => \empty_i_1__25_n_0\
    );
\empty_i_20__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(26),
      I1 => Q(2),
      I2 => empty_reg_i_10(1),
      I3 => Q(3),
      I4 => empty_reg_i_10(0),
      O => empty_reg_0
    );
\empty_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \empty_i_5__54_n_0\,
      I1 => \empty_i_6__5_n_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \write_ptr_reg[0]_0\,
      O => push_req_n0103_out
    );
\empty_i_4__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(26),
      O => pop_req_n0101_out
    );
\empty_i_5__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_7__2_n_0\,
      I1 => \^priority_reg[1]_rep__1\,
      I2 => \fill_cnt[4]_i_3__38_6\,
      O => \empty_i_5__54_n_0\
    );
\empty_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \fill_cnt[4]_i_3__38_0\,
      I2 => \fill_cnt[4]_i_3__38_1\,
      I3 => \fill_cnt[4]_i_3__38_2\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \fill_cnt[4]_i_3__38_3\,
      O => \empty_i_6__5_n_0\
    );
\empty_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_7__2_n_0\
    );
\empty_i_8__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8BBB8"
    )
        port map (
      I0 => \empty_i_7__45\,
      I1 => \empty_i_7__45_0\,
      I2 => \empty_i_7__45_1\,
      I3 => \empty_i_7__45_2\,
      I4 => \empty_i_7__45_3\,
      O => \^priority_reg[1]_rep__1\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__25_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(26)
    );
\fill_cnt[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__25_n_0\
    );
\fill_cnt[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(26),
      I2 => pop_req_n0101_out,
      I3 => push_req_n0103_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__39_n_0\
    );
\fill_cnt[2]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(26),
      I2 => pop_req_n0101_out,
      I3 => push_req_n0103_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__25_n_0\
    );
\fill_cnt[3]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0103_out,
      I1 => \fill_cnt[3]_i_2__25_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__25_n_0\
    );
\fill_cnt[3]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0101_out,
      I1 => empty_burst_fifo(26),
      O => \fill_cnt[3]_i_2__25_n_0\
    );
\fill_cnt[4]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(26),
      I1 => push_req_n0103_out,
      I2 => pop_req_n0101_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__25_n_0\
    );
\fill_cnt[4]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__38_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__25_n_0\
    );
\fill_cnt[4]_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002022"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__25_n_0\,
      I1 => \fill_cnt[4]_i_4__13_n_0\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \fill_cnt_reg[4]_1\,
      I4 => \empty_i_6__5_n_0\,
      I5 => \empty_i_5__54_n_0\,
      O => \fill_cnt[4]_i_3__38_n_0\
    );
\fill_cnt[4]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \fill_cnt[4]_i_3__38_4\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      I5 => \fill_cnt[4]_i_3__38_5\,
      O => \fill_cnt[4]_i_4__13_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__25_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__39_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__25_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__25_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__25_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0103_out,
      O => \genblk1[0].mem[0][8]_i_1__34_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_107\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_107\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_107\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_107\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_107\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_107\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_107\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_107\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__34_n_0\,
      D => last_spk_in_burst_fifo(26),
      Q => \genblk1[0].mem_reg[0]_107\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0103_out,
      O => \genblk1[1].mem[1][8]_i_1__33_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_106\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_106\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_106\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_106\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_106\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_106\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_106\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_106\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__33_n_0\,
      D => last_spk_in_burst_fifo(26),
      Q => \genblk1[1].mem_reg[1]_106\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0103_out,
      O => \genblk1[2].mem[2][8]_i_1__33_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_105\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_105\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_105\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_105\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_105\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_105\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_105\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_105\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__33_n_0\,
      D => last_spk_in_burst_fifo(26),
      Q => \genblk1[2].mem_reg[2]_105\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0103_out,
      O => \genblk1[3].mem[3][8]_i_1__33_n_0\
    );
\genblk1[3].mem[3][8]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFFFFFD0D0D0D0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[3].mem[3][8]_i_4__2_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => last_spk_in_burst_fifo(26)
    );
\genblk1[3].mem[3][8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA303F"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \^priority_reg[5]\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_4__2_n_0\
    );
\genblk1[3].mem[3][8]_i_6__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEEEEFAFAFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_5__3\,
      I2 => \genblk1[3].mem[3][8]_i_5__3_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__3_1\,
      I4 => Q(2),
      I5 => Q(1),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_104\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_104\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_104\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_104\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_104\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_104\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_104\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_104\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__33_n_0\,
      D => last_spk_in_burst_fifo(26),
      Q => \genblk1[3].mem_reg[3]_104\(8),
      R => '0'
    );
\read_ptr[0]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0101_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__25_n_0\
    );
\read_ptr[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0101_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__25_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__25_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__25_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__25_n_0\
    );
\write_ptr[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0103_out,
      O => \write_ptr[4]_i_1__25_n_0\
    );
\write_ptr[4]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__25_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__25_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_18 is
  port (
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty_reg_i_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_7__10_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__32\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__32_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__26\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__26_0\ : in STD_LOGIC;
    \empty_i_3__33_0\ : in STD_LOGIC;
    \empty_i_3__33_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__22\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \empty_i_3__33_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__23_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__23_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__23_2\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_18 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_18;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_18 is
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \empty_i_10__2_n_0\ : STD_LOGIC;
  signal \empty_i_1__26_n_0\ : STD_LOGIC;
  signal \empty_i_5__34_n_0\ : STD_LOGIC;
  signal \empty_i_6__6_n_0\ : STD_LOGIC;
  signal \empty_i_7__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__8_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__33_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_111\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__32_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_110\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__32_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_109\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__32_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__41_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__8_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__23_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_108\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 27 to 27 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0105_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0107_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__26_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__26_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_10__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \empty_i_2__25\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \empty_i_7__45\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__26\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_3__41\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__26\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__26\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__26\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__26\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__26\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__26\ : label is "soft_lutpair265";
begin
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(0),
      I1 => \genblk1[0].mem_reg[0]_111\(0),
      I2 => \genblk1[3].mem_reg[3]_108\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(4),
      I1 => \genblk1[0].mem_reg[0]_111\(4),
      I2 => \genblk1[3].mem_reg[3]_108\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(3),
      I1 => \genblk1[0].mem_reg[0]_111\(3),
      I2 => \genblk1[3].mem_reg[3]_108\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(2),
      I1 => \genblk1[0].mem_reg[0]_111\(2),
      I2 => \genblk1[3].mem_reg[3]_108\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(6),
      I1 => \genblk1[0].mem_reg[0]_111\(6),
      I2 => \genblk1[3].mem_reg[3]_108\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(8),
      I1 => \genblk1[0].mem_reg[0]_111\(8),
      I2 => \genblk1[3].mem_reg[3]_108\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(7),
      I1 => \genblk1[0].mem_reg[0]_111\(7),
      I2 => \genblk1[3].mem_reg[3]_108\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(1),
      I1 => \genblk1[0].mem_reg[0]_111\(1),
      I2 => \genblk1[3].mem_reg[3]_108\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_918\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_110\(5),
      I1 => \genblk1[0].mem_reg[0]_111\(5),
      I2 => \genblk1[3].mem_reg[3]_108\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_109\(5),
      O => data_out_fifo(5)
    );
\empty_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_10__2_n_0\
    );
\empty_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0107_out,
      I2 => pop_req_n0105_out,
      I3 => empty_burst_fifo(27),
      O => \empty_i_1__26_n_0\
    );
\empty_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(27),
      I1 => Q(2),
      I2 => empty_reg_i_15(1),
      I3 => Q(3),
      I4 => empty_reg_i_15(0),
      O => empty_reg_0
    );
\empty_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \empty_i_5__34_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \empty_i_6__6_n_0\,
      I3 => \empty_i_7__45_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \write_ptr_reg[0]_0\,
      O => push_req_n0107_out
    );
\empty_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(27),
      O => pop_req_n0105_out
    );
\empty_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \empty_i_3__33_0\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      I5 => \empty_i_3__33_1\,
      O => \empty_i_5__34_n_0\
    );
\empty_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__3_0\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \fill_cnt[4]_i_3__3_1\,
      I3 => \fill_cnt[4]_i_3__3_2\,
      I4 => \fill_cnt[4]_i_3__3_3\,
      O => \empty_i_6__6_n_0\
    );
\empty_i_7__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_10__2_n_0\,
      I1 => \empty_i_3__33_2\,
      I2 => \genblk1[0].mem_reg[0][8]_14\,
      O => \empty_i_7__45_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__26_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(27)
    );
\fill_cnt[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__26_n_0\
    );
\fill_cnt[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(27),
      I2 => pop_req_n0105_out,
      I3 => push_req_n0107_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__4_n_0\
    );
\fill_cnt[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(27),
      I2 => pop_req_n0105_out,
      I3 => push_req_n0107_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__26_n_0\
    );
\fill_cnt[3]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0107_out,
      I1 => \fill_cnt[3]_i_2__26_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__26_n_0\
    );
\fill_cnt[3]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0105_out,
      I1 => empty_burst_fifo(27),
      O => \fill_cnt[3]_i_2__26_n_0\
    );
\fill_cnt[4]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(27),
      I1 => push_req_n0107_out,
      I2 => pop_req_n0105_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__26_n_0\
    );
\fill_cnt[4]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__3_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__26_n_0\
    );
\fill_cnt[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__26_n_0\,
      I1 => \fill_cnt[4]_i_4__23_n_0\,
      I2 => \empty_i_6__6_n_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => \fill_cnt[4]_i_3__3_n_0\
    );
\fill_cnt[4]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__3_4\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \fill_cnt[4]_i_3__3_5\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \fill_cnt[4]_i_6__8_n_0\,
      I5 => \empty_i_10__2_n_0\,
      O => \fill_cnt[4]_i_4__23_n_0\
    );
\fill_cnt[4]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808AAAAA808A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_14\,
      I1 => \fill_cnt[4]_i_4__23_0\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \fill_cnt[4]_i_4__23_1\,
      I4 => \genblk1[3].mem[3][8]_i_3__32_0\,
      I5 => \fill_cnt[4]_i_4__23_2\,
      O => \fill_cnt[4]_i_6__8_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__26_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__4_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__26_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__26_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__26_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0107_out,
      O => \genblk1[0].mem[0][8]_i_1__33_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_111\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_111\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_111\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_111\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_111\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_111\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_111\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_111\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__33_n_0\,
      D => last_spk_in_burst_fifo(27),
      Q => \genblk1[0].mem_reg[0]_111\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0107_out,
      O => \genblk1[1].mem[1][8]_i_1__32_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_110\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_110\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_110\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_110\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_110\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_110\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_110\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_110\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__32_n_0\,
      D => last_spk_in_burst_fifo(27),
      Q => \genblk1[1].mem_reg[1]_110\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0107_out,
      O => \genblk1[2].mem[2][8]_i_1__32_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_109\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_109\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_109\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_109\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_109\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_109\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_109\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_109\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__32_n_0\,
      D => last_spk_in_burst_fifo(27),
      Q => \genblk1[2].mem_reg[2]_109\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0107_out,
      O => \genblk1[3].mem[3][8]_i_1__32_n_0\
    );
\genblk1[3].mem[3][8]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__41_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \^priority_reg[1]_rep__0\,
      I3 => \genblk1[3].mem[3][8]_i_5__3_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[3].mem[3][8]_i_6__8_n_0\,
      O => last_spk_in_burst_fifo(27)
    );
\genblk1[3].mem[3][8]_i_3__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_14\,
      I1 => \^priority_reg[2]_rep__1\,
      O => \genblk1[3].mem[3][8]_i_3__41_n_0\
    );
\genblk1[3].mem[3][8]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFCEC"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => Q(1),
      I4 => \^priority_reg[3]\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_4__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_13\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \^priority_reg[2]_rep__0\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A00022202"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \genblk1[0].mem_reg[0][8]_10\,
      O => \genblk1[3].mem[3][8]_i_5__3_n_0\
    );
\genblk1[3].mem[3][8]_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_12\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \^priority_reg[3]_0\,
      O => \genblk1[3].mem[3][8]_i_6__8_n_0\
    );
\genblk1[3].mem[3][8]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F303F3F2F2F3F3F"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__26\,
      I1 => \genblk1[3].mem[3][8]_i_9__23_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[3].mem[3][8]_i_5__26_0\,
      I4 => Q(2),
      I5 => Q(1),
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_7__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \genblk1[3].mem[3][8]_i_3__22\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_7__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBBBFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__32\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_3__32_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFCAFCFCFAFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__25\,
      I1 => \genblk1[3].mem[3][8]_i_6__25_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_6__25_1\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_9__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_7__10_0\,
      O => \genblk1[3].mem[3][8]_i_9__23_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_108\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_108\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_108\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_108\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_108\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_108\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_108\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_108\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__32_n_0\,
      D => last_spk_in_burst_fifo(27),
      Q => \genblk1[3].mem_reg[3]_108\(8),
      R => '0'
    );
\read_ptr[0]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0105_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__26_n_0\
    );
\read_ptr[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0105_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__26_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__26_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__26_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__26_n_0\
    );
\write_ptr[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0107_out,
      O => \write_ptr[4]_i_1__26_n_0\
    );
\write_ptr[4]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__26_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__26_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_19 is
  port (
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_1\ : out STD_LOGIC;
    \SPI_MONITOR_NEUR_ADDR_reg[6]\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR_reg : out STD_LOGIC;
    \priority_reg[0]_0\ : out STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR_reg_0 : out STD_LOGIC;
    \AERIN_ADDR[10]\ : out STD_LOGIC;
    \AERIN_ADDR[12]\ : out STD_LOGIC;
    \AERIN_ADDR[13]\ : out STD_LOGIC;
    \AERIN_ADDR[14]\ : out STD_LOGIC;
    \AERIN_ADDR[15]\ : out STD_LOGIC;
    \neur_cnt_reg[6]\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[0]_1\ : out STD_LOGIC;
    \priority_reg[1]\ : out STD_LOGIC;
    \priority_reg[0]_2\ : out STD_LOGIC;
    \priority_reg[1]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_2\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    empty_reg_i_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SRAM_reg_0_i_135 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \AEROUT_ADDR[0]_i_29\ : in STD_LOGIC;
    SRAM_reg_0_i_136 : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_25\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_25\ : in STD_LOGIC;
    SRAM_reg_0_i_135_0 : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \neuron_state_monitor_samp[3]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SCHED_DATA_OUT : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPI_AER_SRC_CTRL_nNEUR : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SRAM_reg_0 : in STD_LOGIC;
    SRAM_reg_0_0 : in STD_LOGIC;
    SRAM_reg_0_1 : in STD_LOGIC;
    SRAM_reg_0_2 : in STD_LOGIC;
    SRAM_reg_0_3 : in STD_LOGIC;
    SRAM_reg_0_4 : in STD_LOGIC;
    SRAM_reg_0_5 : in STD_LOGIC;
    SRAM_reg_0_6 : in STD_LOGIC;
    SRAM_reg_1_i_282 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__3\ : in STD_LOGIC;
    \empty_i_5__34\ : in STD_LOGIC;
    \empty_i_5__34_0\ : in STD_LOGIC;
    \empty_i_5__34_1\ : in STD_LOGIC;
    \empty_i_3__33\ : in STD_LOGIC;
    \empty_i_8__34\ : in STD_LOGIC;
    \empty_i_8__34_0\ : in STD_LOGIC;
    \empty_i_8__34_1\ : in STD_LOGIC;
    \empty_i_8__34_2\ : in STD_LOGIC;
    \empty_i_8__34_3\ : in STD_LOGIC;
    \empty_i_8__34_4\ : in STD_LOGIC;
    \empty_i_6__50_0\ : in STD_LOGIC;
    \empty_i_6__50_1\ : in STD_LOGIC;
    \empty_i_8__48\ : in STD_LOGIC;
    \AEROUT_ADDR[2]_i_7\ : in STD_LOGIC;
    \AEROUT_ADDR[3]_i_6_0\ : in STD_LOGIC;
    SRAM_reg_0_i_33_0 : in STD_LOGIC;
    SRAM_reg_0_i_25_0 : in STD_LOGIC;
    \AEROUT_ADDR[5]_i_10_0\ : in STD_LOGIC;
    SRAM_reg_0_i_25_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_7\ : in STD_LOGIC;
    SRAM_reg_1_i_281 : in STD_LOGIC;
    SRAM_reg_0_i_52_0 : in STD_LOGIC;
    SRAM_reg_0_i_52_1 : in STD_LOGIC;
    SRAM_reg_0_i_52_2 : in STD_LOGIC;
    \AEROUT_ADDR[4]_i_8_0\ : in STD_LOGIC;
    SRAM_reg_1_i_384 : in STD_LOGIC;
    SRAM_reg_0_i_57_0 : in STD_LOGIC;
    SRAM_reg_0_i_57_1 : in STD_LOGIC;
    SRAM_reg_0_i_58 : in STD_LOGIC;
    SRAM_reg_0_i_74_0 : in STD_LOGIC;
    SRAM_reg_0_i_74_1 : in STD_LOGIC;
    SRAM_reg_0_i_101_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17_0\ : in STD_LOGIC;
    \AEROUT_ADDR[4]_i_13_0\ : in STD_LOGIC;
    SRAM_reg_0_i_52_3 : in STD_LOGIC;
    SRAM_reg_0_i_52_4 : in STD_LOGIC;
    SRAM_reg_1_i_384_0 : in STD_LOGIC;
    \AEROUT_ADDR[4]_i_13_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_2\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18_0\ : in STD_LOGIC;
    SRAM_reg_0_i_68_0 : in STD_LOGIC;
    SRAM_reg_0_i_68_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21_0\ : in STD_LOGIC;
    SRAM_reg_0_i_69 : in STD_LOGIC;
    SRAM_reg_0_i_69_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21_1\ : in STD_LOGIC;
    SRAM_reg_0_i_101_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_50_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_50_1\ : in STD_LOGIC;
    SRAM_reg_0_i_90_0 : in STD_LOGIC;
    SRAM_reg_0_i_90_1 : in STD_LOGIC;
    SRAM_reg_0_i_88_0 : in STD_LOGIC;
    SRAM_reg_0_i_88_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_33_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_33_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_19 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_19;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_19 is
  signal \AEROUT_ADDR[4]_i_13_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[5]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[6]_i_20_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_102_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_124_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_158_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_21_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_23_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_269_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_35_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_44_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_50_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_72_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_80_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_101_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_121_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_127_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_134_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_153_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_157_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_162_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_52_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_53_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_55_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_57_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_59_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_67_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_68_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_90_n_0 : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 260 downto 253 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \empty_i_1__27_n_0\ : STD_LOGIC;
  signal \empty_i_5__21_n_0\ : STD_LOGIC;
  signal \empty_i_6__50_n_0\ : STD_LOGIC;
  signal \empty_i_8__3_n_0\ : STD_LOGIC;
  signal \empty_i_9__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__12_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__56_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_115\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__55_n_0\ : STD_LOGIC;
  signal \^genblk1[1].mem_reg[1][4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \genblk1[1].mem_reg[1]_114\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__55_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_113\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__55_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__51_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__12_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_112\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 28 to 28 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0109_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[0]_0\ : STD_LOGIC;
  signal \^priority_reg[1]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_3\ : STD_LOGIC;
  signal push_req_n0111_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__27_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__27_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AEROUT_ADDR[5]_i_4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[6]_i_6\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_102\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_158\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_80\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_153 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_157 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_162 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_336 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \empty_i_2__26\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \empty_i_8__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \empty_i_8__35\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__46\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__27\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \fill_cnt[4]_i_5__6\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \neuron_state_monitor_samp[3]_i_9\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__27\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__27\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__27\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__27\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__27\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__27\ : label is "soft_lutpair274";
begin
  \genblk1[1].mem_reg[1][4]_0\(1 downto 0) <= \^genblk1[1].mem_reg[1][4]_0\(1 downto 0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[0]_0\ <= \^priority_reg[0]_0\;
  \priority_reg[1]\ <= \^priority_reg[1]\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_3\ <= \^priority_reg[5]_3\;
\AEROUT_ADDR[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF0AAF0BBF0FF"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(258),
      I2 => \AEROUT_ADDR[0]_i_25\,
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(6),
      I5 => SRAM_reg_0_i_135(2),
      O => \priority_reg[7]_1\
    );
\AEROUT_ADDR[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^genblk1[1].mem_reg[1][4]_0\(1),
      I1 => last_spk_in_burst_int1(6),
      I2 => SRAM_reg_0_i_135(14),
      I3 => last_spk_in_burst_int1(7),
      I4 => SRAM_reg_0_i_135(0),
      O => \genblk1[1].mem_reg[1][4]_2\
    );
\AEROUT_ADDR[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF0AAF0BBF0FF"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(260),
      I2 => \AEROUT_ADDR[0]_i_29\,
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(6),
      I5 => SRAM_reg_0_i_135(4),
      O => \priority_reg[7]\
    );
\AEROUT_ADDR[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF0AAF0BBF0FF"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(257),
      I2 => \AEROUT_ADDR[1]_i_25\,
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(6),
      I5 => SRAM_reg_0_i_135(1),
      O => \priority_reg[7]_2\
    );
\AEROUT_ADDR[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[5]_0\,
      I1 => Q(1),
      I2 => \AEROUT_ADDR[2]_i_7\,
      O => \^priority_reg[1]\
    );
\AEROUT_ADDR[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => last_spk_in_burst_int1(9),
      I1 => last_spk_in_burst_int1(8),
      I2 => \^priority_reg[1]\,
      I3 => Q(0),
      I4 => \AEROUT_ADDR[4]_i_13_n_0\,
      O => \priority_reg[0]_1\
    );
\AEROUT_ADDR[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_21_n_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[5]_i_10_0\,
      I3 => Q(1),
      I4 => \AEROUT_ADDR[3]_i_6_0\,
      O => \AEROUT_ADDR[4]_i_13_n_0\
    );
\AEROUT_ADDR[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => last_spk_in_burst_int1(9),
      I1 => last_spk_in_burst_int1(8),
      I2 => \AEROUT_ADDR[4]_i_13_n_0\,
      I3 => Q(0),
      I4 => \AEROUT_ADDR[5]_i_12_n_0\,
      O => \priority_reg[0]_2\
    );
\AEROUT_ADDR[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => SRAM_reg_0_0,
      I1 => \AEROUT_ADDR[5]_i_12_n_0\,
      I2 => Q(0),
      I3 => \AEROUT_ADDR[6]_i_20_n_0\,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_4,
      O => \^priority_reg[0]_0\
    );
\AEROUT_ADDR[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[4]_i_8_0\,
      I3 => Q(1),
      I4 => \^priority_reg[5]_0\,
      O => \AEROUT_ADDR[5]_i_12_n_0\
    );
\AEROUT_ADDR[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[0]_0\,
      I1 => SPI_AER_SRC_CTRL_nNEUR,
      I2 => ADDRARDADDR(4),
      O => SPI_AER_SRC_CTRL_nNEUR_reg
    );
\AEROUT_ADDR[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => SRAM_reg_0_0,
      I1 => \AEROUT_ADDR[6]_i_20_n_0\,
      I2 => Q(0),
      I3 => SRAM_reg_1_i_281,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_5,
      O => \^priority_reg[0]\
    );
\AEROUT_ADDR[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_23_n_0\,
      I1 => Q(1),
      I2 => \AEROUT_ADDR[7]_i_21_n_0\,
      I3 => last_spk_in_burst_int1(0),
      I4 => \AEROUT_ADDR[5]_i_10_0\,
      O => \AEROUT_ADDR[6]_i_20_n_0\
    );
\AEROUT_ADDR[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => SPI_AER_SRC_CTRL_nNEUR,
      I2 => ADDRARDADDR(5),
      O => SPI_AER_SRC_CTRL_nNEUR_reg_0
    );
\AEROUT_ADDR[7]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(258),
      I2 => last_spk_in_burst_int1(6),
      I3 => last_spk_in_burst_int1(5),
      I4 => \AEROUT_ADDR[0]_i_25\,
      O => \AEROUT_ADDR[7]_i_102_n_0\
    );
\AEROUT_ADDR[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_269_n_0\,
      I1 => \AEROUT_ADDR[0]_i_29\,
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR[7]_i_50_0\,
      I4 => last_spk_in_burst_int1(5),
      I5 => \AEROUT_ADDR[7]_i_50_1\,
      O => \AEROUT_ADDR[7]_i_124_n_0\
    );
\AEROUT_ADDR[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_21_n_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[7]_i_7\,
      I3 => Q(1),
      I4 => \AEROUT_ADDR[7]_i_23_n_0\,
      O => \priority_reg[1]_0\
    );
\AEROUT_ADDR[7]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(253),
      I1 => SRAM_reg_0_i_135(11),
      I2 => last_spk_in_burst_int1(5),
      I3 => last_spk_in_burst_int1(6),
      I4 => SRAM_reg_0_i_135(5),
      I5 => SRAM_reg_0_i_135(8),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => data_out_fifo(257),
      I2 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_158_n_0\
    );
\AEROUT_ADDR[7]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(7),
      I1 => \genblk1[0].mem_reg[0]_115\(7),
      I2 => \genblk1[3].mem_reg[3]_112\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(7),
      O => data_out_fifo(259)
    );
\AEROUT_ADDR[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_35_n_0\,
      I1 => last_spk_in_burst_int1(2),
      I2 => SRAM_reg_1_i_384_0,
      I3 => SRAM_reg_1_i_384,
      I4 => last_spk_in_burst_int1(1),
      O => \^priority_reg[5]_1\
    );
\AEROUT_ADDR[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_44_n_0\,
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[4]_i_13_1\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[4]_i_13_0\,
      O => \AEROUT_ADDR[7]_i_21_n_0\
    );
\AEROUT_ADDR[7]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(255),
      I1 => SRAM_reg_0_i_135(13),
      I2 => last_spk_in_burst_int1(5),
      I3 => last_spk_in_burst_int1(6),
      I4 => SRAM_reg_0_i_135(7),
      I5 => SRAM_reg_0_i_135(10),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(6),
      I1 => \genblk1[0].mem_reg[0]_115\(6),
      I2 => \genblk1[3].mem_reg[3]_112\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(6),
      O => data_out_fifo(258)
    );
\AEROUT_ADDR[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFC0C0A0AFCFCF"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_50_n_0\,
      I1 => SRAM_reg_0_i_52_0,
      I2 => last_spk_in_burst_int1(0),
      I3 => SRAM_reg_0_i_52_1,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_52_2,
      O => \AEROUT_ADDR[7]_i_23_n_0\
    );
\AEROUT_ADDR[7]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(254),
      I1 => SRAM_reg_0_i_135(12),
      I2 => last_spk_in_burst_int1(5),
      I3 => last_spk_in_burst_int1(6),
      I4 => SRAM_reg_0_i_135(6),
      I5 => SRAM_reg_0_i_135(9),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => data_out_fifo(260),
      I2 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_269_n_0\
    );
\AEROUT_ADDR[7]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(1),
      I1 => \genblk1[0].mem_reg[0]_115\(1),
      I2 => \genblk1[3].mem_reg[3]_112\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(1),
      O => data_out_fifo(253)
    );
\AEROUT_ADDR[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_72_n_0\,
      I1 => SRAM_reg_0_i_101_0,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_17\,
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_17_0\,
      O => \priority_reg[5]_2\
    );
\AEROUT_ADDR[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_80_n_0\,
      I1 => last_spk_in_burst_int1(4),
      I2 => \AEROUT_ADDR[7]_i_18_1\,
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_18_0\,
      O => \AEROUT_ADDR[7]_i_35_n_0\
    );
\AEROUT_ADDR[7]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(5),
      I1 => \genblk1[0].mem_reg[0]_115\(5),
      I2 => \genblk1[3].mem_reg[3]_112\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(5),
      O => data_out_fifo(257)
    );
\AEROUT_ADDR[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_102_n_0\,
      I1 => last_spk_in_burst_int1(4),
      I2 => \AEROUT_ADDR[7]_i_21_1\,
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_21_0\,
      O => \AEROUT_ADDR[7]_i_44_n_0\
    );
\AEROUT_ADDR[7]_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(3),
      I1 => \genblk1[0].mem_reg[0]_115\(3),
      I2 => \genblk1[3].mem_reg[3]_112\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(3),
      O => data_out_fifo(255)
    );
\AEROUT_ADDR[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_124_n_0\,
      I1 => \AEROUT_ADDR[7]_i_23_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_23_1\,
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_23_2\,
      O => \AEROUT_ADDR[7]_i_50_n_0\
    );
\AEROUT_ADDR[7]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(2),
      I1 => \genblk1[0].mem_reg[0]_115\(2),
      I2 => \genblk1[3].mem_reg[3]_112\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(2),
      O => data_out_fifo(254)
    );
\AEROUT_ADDR[7]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(8),
      I1 => \genblk1[0].mem_reg[0]_115\(8),
      I2 => \genblk1[3].mem_reg[3]_112\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(8),
      O => data_out_fifo(260)
    );
\AEROUT_ADDR[7]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(4),
      I1 => \genblk1[0].mem_reg[0]_115\(4),
      I2 => \genblk1[3].mem_reg[3]_112\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(4),
      O => \^genblk1[1].mem_reg[1][4]_0\(1)
    );
\AEROUT_ADDR[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_158_n_0\,
      I1 => \AEROUT_ADDR[1]_i_25\,
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR[7]_i_33_0\,
      I4 => last_spk_in_burst_int1(5),
      I5 => \AEROUT_ADDR[7]_i_33_1\,
      O => \AEROUT_ADDR[7]_i_72_n_0\
    );
\AEROUT_ADDR[7]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(259),
      I2 => last_spk_in_burst_int1(6),
      I3 => last_spk_in_burst_int1(5),
      I4 => SRAM_reg_0_i_136,
      O => \AEROUT_ADDR[7]_i_80_n_0\
    );
\AEROUT_ADDR[7]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_114\(0),
      I1 => \genblk1[0].mem_reg[0]_115\(0),
      I2 => \genblk1[3].mem_reg[3]_112\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_113\(0),
      O => \^genblk1[1].mem_reg[1][4]_0\(0)
    );
SRAM_reg_0_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => SRAM_reg_0_i_134_n_0,
      I1 => last_spk_in_burst_int1(2),
      I2 => SRAM_reg_0_i_74_0,
      I3 => last_spk_in_burst_int1(1),
      I4 => SRAM_reg_0_i_74_1,
      O => SRAM_reg_0_i_101_n_0
    );
SRAM_reg_0_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_153_n_0,
      I1 => \AEROUT_ADDR[0]_i_25\,
      I2 => last_spk_in_burst_int1(4),
      I3 => SRAM_reg_0_i_88_0,
      I4 => last_spk_in_burst_int1(5),
      I5 => SRAM_reg_0_i_88_1,
      O => SRAM_reg_0_i_121_n_0
    );
SRAM_reg_0_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_157_n_0,
      I1 => SRAM_reg_0_i_136,
      I2 => last_spk_in_burst_int1(4),
      I3 => SRAM_reg_0_i_90_0,
      I4 => last_spk_in_burst_int1(5),
      I5 => SRAM_reg_0_i_90_1,
      O => SRAM_reg_0_i_127_n_0
    );
SRAM_reg_0_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => SRAM_reg_0_i_162_n_0,
      I1 => last_spk_in_burst_int1(4),
      I2 => SRAM_reg_0_i_101_1,
      I3 => last_spk_in_burst_int1(3),
      I4 => SRAM_reg_0_i_101_0,
      O => SRAM_reg_0_i_134_n_0
    );
SRAM_reg_0_i_153: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => data_out_fifo(258),
      I2 => last_spk_in_burst_int1(7),
      O => SRAM_reg_0_i_153_n_0
    );
SRAM_reg_0_i_157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => data_out_fifo(259),
      I2 => last_spk_in_burst_int1(7),
      O => SRAM_reg_0_i_157_n_0
    );
SRAM_reg_0_i_162: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(257),
      I2 => last_spk_in_burst_int1(6),
      I3 => last_spk_in_burst_int1(5),
      I4 => \AEROUT_ADDR[1]_i_25\,
      O => SRAM_reg_0_i_162_n_0
    );
SRAM_reg_0_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \^genblk1[1].mem_reg[1][4]_0\(1),
      I1 => last_spk_in_burst_int1(7),
      I2 => SRAM_reg_0_i_135(14),
      I3 => last_spk_in_burst_int1(6),
      I4 => last_spk_in_burst_int1(5),
      I5 => SRAM_reg_0_i_135_0,
      O => \genblk1[1].mem_reg[1][4]_1\
    );
SRAM_reg_0_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF0AAF0BBF0FF"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(259),
      I2 => SRAM_reg_0_i_136,
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(6),
      I5 => SRAM_reg_0_i_135(3),
      O => \priority_reg[7]_0\
    );
SRAM_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => AERIN_ADDR(4),
      I1 => SRAM_reg_0,
      I2 => SRAM_reg_0_0,
      I3 => SRAM_reg_0_i_52_n_0,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_6,
      O => \AERIN_ADDR[15]\
    );
SRAM_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => AERIN_ADDR(3),
      I1 => SRAM_reg_0,
      I2 => SRAM_reg_0_0,
      I3 => SRAM_reg_0_i_53_n_0,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_5,
      O => \AERIN_ADDR[14]\
    );
SRAM_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => AERIN_ADDR(2),
      I1 => SRAM_reg_0,
      I2 => SRAM_reg_0_0,
      I3 => SRAM_reg_0_i_55_n_0,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_4,
      O => \AERIN_ADDR[13]\
    );
SRAM_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => AERIN_ADDR(1),
      I1 => SRAM_reg_0,
      I2 => SRAM_reg_0_0,
      I3 => SRAM_reg_0_i_57_n_0,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_3,
      O => \AERIN_ADDR[12]\
    );
SRAM_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => AERIN_ADDR(0),
      I1 => SRAM_reg_0,
      I2 => SRAM_reg_0_0,
      I3 => SRAM_reg_0_i_59_n_0,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_2,
      O => \AERIN_ADDR[10]\
    );
SRAM_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_67_n_0,
      I1 => \AEROUT_ADDR[7]_i_23_n_0\,
      I2 => Q(0),
      I3 => SRAM_reg_0_i_25_1,
      I4 => Q(1),
      I5 => SRAM_reg_0_i_68_n_0,
      O => SRAM_reg_0_i_52_n_0
    );
SRAM_reg_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_25_1,
      I1 => SRAM_reg_0_i_68_n_0,
      I2 => Q(0),
      I3 => \AEROUT_ADDR[7]_i_23_n_0\,
      I4 => Q(1),
      I5 => SRAM_reg_0_i_25_0,
      O => SRAM_reg_0_i_53_n_0
    );
SRAM_reg_0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[6]_i_20_n_0\,
      I1 => Q(0),
      I2 => SRAM_reg_0_i_68_n_0,
      I3 => Q(1),
      I4 => \^priority_reg[5]_0\,
      O => SRAM_reg_0_i_55_n_0
    );
SRAM_reg_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_68_n_0,
      I1 => \^priority_reg[5]_0\,
      I2 => Q(0),
      I3 => SRAM_reg_0_i_25_0,
      I4 => Q(1),
      I5 => \AEROUT_ADDR[3]_i_6_0\,
      O => SRAM_reg_0_i_57_n_0
    );
SRAM_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[5]_0\,
      I1 => \AEROUT_ADDR[2]_i_7\,
      I2 => Q(0),
      I3 => \AEROUT_ADDR[3]_i_6_0\,
      I4 => Q(1),
      I5 => SRAM_reg_0_i_33_0,
      O => SRAM_reg_0_i_59_n_0
    );
SRAM_reg_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^priority_reg[5]_3\,
      I1 => \AEROUT_ADDR[4]_i_13_0\,
      I2 => SRAM_reg_0_i_52_3,
      I3 => last_spk_in_burst_int1(1),
      I4 => SRAM_reg_0_i_52_4,
      I5 => last_spk_in_burst_int1(0),
      O => SRAM_reg_0_i_67_n_0
    );
SRAM_reg_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC0AFAFCFC0"
    )
        port map (
      I0 => SRAM_reg_0_i_90_n_0,
      I1 => SRAM_reg_1_i_384,
      I2 => last_spk_in_burst_int1(0),
      I3 => SRAM_reg_0_i_57_0,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_57_1,
      O => SRAM_reg_0_i_68_n_0
    );
SRAM_reg_0_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SRAM_reg_0_i_101_n_0,
      I1 => last_spk_in_burst_int1(0),
      I2 => SRAM_reg_0_i_58,
      O => \^priority_reg[5]_0\
    );
SRAM_reg_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_121_n_0,
      I1 => \AEROUT_ADDR[7]_i_21_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_69,
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_69_0,
      O => \^priority_reg[5]_3\
    );
SRAM_reg_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_127_n_0,
      I1 => \AEROUT_ADDR[7]_i_18_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_68_0,
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_68_1,
      O => SRAM_reg_0_i_90_n_0
    );
SRAM_reg_1_i_336: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => SRAM_reg_1_i_282(0),
      O => \neur_cnt_reg[6]\
    );
\empty_i_10__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0077FF0006FFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \empty_i_8__48\,
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(3),
      O => \^priority_reg[2]_rep__0_0\
    );
\empty_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \empty_i_8__34\,
      I1 => \empty_i_8__34_0\,
      I2 => \empty_i_8__34_1\,
      I3 => \empty_i_8__34_2\,
      I4 => \empty_i_8__34_3\,
      I5 => \empty_i_8__34_4\,
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0111_out,
      I2 => pop_req_n0109_out,
      I3 => empty_burst_fifo(28),
      O => \empty_i_1__27_n_0\
    );
\empty_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(28),
      I1 => Q(3),
      I2 => empty_reg_i_13(1),
      I3 => Q(4),
      I4 => empty_reg_i_13(0),
      O => empty_reg_0
    );
\empty_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \empty_i_5__21_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \^priority_reg[1]_rep__0_0\,
      I3 => \empty_i_6__50_n_0\,
      I4 => \fill_cnt_reg[4]_0\,
      I5 => \^priority_reg[1]_rep__0\,
      O => push_req_n0111_out
    );
\empty_i_4__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(28),
      O => pop_req_n0109_out
    );
\empty_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \fill_cnt[4]_i_3__45_0\,
      I2 => \fill_cnt[4]_i_3__45_1\,
      I3 => \fill_cnt[4]_i_3__45_2\,
      I4 => \fill_cnt[4]_i_3__45_3\,
      I5 => \fill_cnt[4]_i_3__45_4\,
      O => \empty_i_5__21_n_0\
    );
\empty_i_6__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_8__3_n_0\,
      I1 => \empty_i_9__43_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      O => \empty_i_6__50_n_0\
    );
\empty_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__3_n_0\
    );
\empty_i_8__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__33\,
      I1 => \fill_cnt[4]_i_3__45_5\,
      I2 => \^priority_reg[2]_rep__0\,
      O => \^priority_reg[1]_rep__0\
    );
\empty_i_9__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFF00FE0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \empty_i_5__34\,
      I3 => \empty_i_5__34_0\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      I5 => \empty_i_5__34_1\,
      O => \^priority_reg[5]\
    );
\empty_i_9__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \empty_i_6__50_0\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => \empty_i_6__50_1\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \^priority_reg[2]_rep__0_0\,
      O => \empty_i_9__43_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__27_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(28)
    );
\fill_cnt[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__27_n_0\
    );
\fill_cnt[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(28),
      I2 => pop_req_n0109_out,
      I3 => push_req_n0111_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__46_n_0\
    );
\fill_cnt[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(28),
      I2 => pop_req_n0109_out,
      I3 => push_req_n0111_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__27_n_0\
    );
\fill_cnt[3]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0111_out,
      I1 => \fill_cnt[3]_i_2__27_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__27_n_0\
    );
\fill_cnt[3]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0109_out,
      I1 => empty_burst_fifo(28),
      O => \fill_cnt[3]_i_2__27_n_0\
    );
\fill_cnt[4]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(28),
      I1 => push_req_n0111_out,
      I2 => pop_req_n0109_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__27_n_0\
    );
\fill_cnt[4]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__45_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__27_n_0\
    );
\fill_cnt[4]_i_3__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__27_n_0\,
      I1 => \^priority_reg[1]_rep__0\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_6__50_n_0\,
      I4 => \fill_cnt[4]_i_4__12_n_0\,
      I5 => \empty_i_5__21_n_0\,
      O => \fill_cnt[4]_i_3__45_n_0\
    );
\fill_cnt[4]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \^priority_reg[5]\,
      I4 => \fill_cnt[4]_i_3__45_5\,
      I5 => \fill_cnt[4]_i_3__3\,
      O => \fill_cnt[4]_i_4__12_n_0\
    );
\fill_cnt[4]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__3\,
      I1 => \fill_cnt[4]_i_3__45_5\,
      I2 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep__0_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__27_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__46_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__27_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__27_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__27_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0111_out,
      O => \genblk1[0].mem[0][8]_i_1__56_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => ADDRARDADDR(0),
      Q => \genblk1[0].mem_reg[0]_115\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => ADDRARDADDR(1),
      Q => \genblk1[0].mem_reg[0]_115\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => ADDRARDADDR(2),
      Q => \genblk1[0].mem_reg[0]_115\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => ADDRARDADDR(3),
      Q => \genblk1[0].mem_reg[0]_115\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_115\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_115\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => ADDRARDADDR(5),
      Q => \genblk1[0].mem_reg[0]_115\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => ADDRARDADDR(6),
      Q => \genblk1[0].mem_reg[0]_115\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__56_n_0\,
      D => last_spk_in_burst_fifo(28),
      Q => \genblk1[0].mem_reg[0]_115\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0111_out,
      O => \genblk1[1].mem[1][8]_i_1__55_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => ADDRARDADDR(0),
      Q => \genblk1[1].mem_reg[1]_114\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => ADDRARDADDR(1),
      Q => \genblk1[1].mem_reg[1]_114\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => ADDRARDADDR(2),
      Q => \genblk1[1].mem_reg[1]_114\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => ADDRARDADDR(3),
      Q => \genblk1[1].mem_reg[1]_114\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_114\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_114\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => ADDRARDADDR(5),
      Q => \genblk1[1].mem_reg[1]_114\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => ADDRARDADDR(6),
      Q => \genblk1[1].mem_reg[1]_114\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__55_n_0\,
      D => last_spk_in_burst_fifo(28),
      Q => \genblk1[1].mem_reg[1]_114\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0111_out,
      O => \genblk1[2].mem[2][8]_i_1__55_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => ADDRARDADDR(0),
      Q => \genblk1[2].mem_reg[2]_113\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => ADDRARDADDR(1),
      Q => \genblk1[2].mem_reg[2]_113\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => ADDRARDADDR(2),
      Q => \genblk1[2].mem_reg[2]_113\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => ADDRARDADDR(3),
      Q => \genblk1[2].mem_reg[2]_113\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_113\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_113\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => ADDRARDADDR(5),
      Q => \genblk1[2].mem_reg[2]_113\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => ADDRARDADDR(6),
      Q => \genblk1[2].mem_reg[2]_113\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__55_n_0\,
      D => last_spk_in_burst_fifo(28),
      Q => \genblk1[2].mem_reg[2]_113\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0111_out,
      O => \genblk1[3].mem[3][8]_i_1__55_n_0\
    );
\genblk1[3].mem[3][8]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[3].mem[3][8]_i_4__51_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__12_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[0].mem_reg[0][8]_8\,
      O => last_spk_in_burst_fifo(28)
    );
\genblk1[3].mem[3][8]_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004303400000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => Q(2),
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_4__51_n_0\
    );
\genblk1[3].mem[3][8]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202AAAAA202A"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      I5 => \genblk1[0].mem_reg[0][8]_13\,
      O => \genblk1[3].mem[3][8]_i_5__12_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => ADDRARDADDR(0),
      Q => \genblk1[3].mem_reg[3]_112\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => ADDRARDADDR(1),
      Q => \genblk1[3].mem_reg[3]_112\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => ADDRARDADDR(2),
      Q => \genblk1[3].mem_reg[3]_112\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => ADDRARDADDR(3),
      Q => \genblk1[3].mem_reg[3]_112\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_112\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_112\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => ADDRARDADDR(5),
      Q => \genblk1[3].mem_reg[3]_112\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => ADDRARDADDR(6),
      Q => \genblk1[3].mem_reg[3]_112\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__55_n_0\,
      D => last_spk_in_burst_fifo(28),
      Q => \genblk1[3].mem_reg[3]_112\(8),
      R => '0'
    );
\neuron_state_monitor_samp[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \neuron_state_monitor_samp[3]_i_3\(0),
      I2 => SCHED_DATA_OUT(0),
      I3 => \neuron_state_monitor_samp[3]_i_3\(1),
      O => \SPI_MONITOR_NEUR_ADDR_reg[6]\
    );
\read_ptr[0]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0109_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__27_n_0\
    );
\read_ptr[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0109_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__27_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__27_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__27_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__27_n_0\
    );
\write_ptr[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0111_out,
      O => \write_ptr[4]_i_1__27_n_0\
    );
\write_ptr[4]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__27_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__27_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_2 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__19\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_5__19_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__19_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__47_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__47_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \empty_i_3__20_0\ : in STD_LOGIC;
    \empty_i_3__20_1\ : in STD_LOGIC;
    \empty_i_3__20_2\ : in STD_LOGIC;
    \empty_i_3__20_3\ : in STD_LOGIC;
    \empty_i_3__20_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__47_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__47_3\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_2 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_2;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_2 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__11_n_0\ : STD_LOGIC;
  signal \empty_i_5__40_n_0\ : STD_LOGIC;
  signal \empty_i_6__4_n_0\ : STD_LOGIC;
  signal empty_i_7_n_0 : STD_LOGIC;
  signal \empty_i_8__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__8_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__20_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_51\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__19_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_50\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__19_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_49\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__19_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__17_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_48\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n045_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n047_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__11_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__10\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \empty_i_4__47\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of empty_i_7 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__11\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__48\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__11\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__11\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__11\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__11\ : label is "soft_lutpair181";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(1),
      I1 => \genblk1[0].mem_reg[0]_51\(1),
      I2 => \genblk1[3].mem_reg[3]_48\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(7),
      I1 => \genblk1[0].mem_reg[0]_51\(7),
      I2 => \genblk1[3].mem_reg[3]_48\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(3),
      I1 => \genblk1[0].mem_reg[0]_51\(3),
      I2 => \genblk1[3].mem_reg[3]_48\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(6),
      I1 => \genblk1[0].mem_reg[0]_51\(6),
      I2 => \genblk1[3].mem_reg[3]_48\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(2),
      I1 => \genblk1[0].mem_reg[0]_51\(2),
      I2 => \genblk1[3].mem_reg[3]_48\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_692\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(5),
      I1 => \genblk1[0].mem_reg[0]_51\(5),
      I2 => \genblk1[3].mem_reg[3]_48\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(8),
      I1 => \genblk1[0].mem_reg[0]_51\(8),
      I2 => \genblk1[3].mem_reg[3]_48\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(0),
      I1 => \genblk1[0].mem_reg[0]_51\(0),
      I2 => \genblk1[3].mem_reg[3]_48\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_50\(4),
      I1 => \genblk1[0].mem_reg[0]_51\(4),
      I2 => \genblk1[3].mem_reg[3]_48\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_49\(4),
      O => data_out_fifo(4)
    );
\empty_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n047_out,
      I2 => pop_req_n045_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__11_n_0\
    );
\empty_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__40_n_0\,
      I3 => \empty_i_6__4_n_0\,
      I4 => empty_i_7_n_0,
      I5 => \empty_i_8__26_n_0\,
      O => push_req_n047_out
    );
\empty_i_4__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_1\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n045_out
    );
\empty_i_5__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \fill_cnt[4]_i_3__47_0\,
      O => \empty_i_5__40_n_0\
    );
\empty_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \empty_i_3__20_0\,
      I2 => \empty_i_3__20_1\,
      I3 => \empty_i_3__20_2\,
      I4 => \empty_i_3__20_3\,
      I5 => \empty_i_3__20_4\,
      O => \empty_i_6__4_n_0\
    );
empty_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_7_n_0
    );
\empty_i_8__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_10\,
      I1 => \fill_cnt[4]_i_3__47_2\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \fill_cnt[4]_i_3__47_3\,
      O => \empty_i_8__26_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__11_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__11_n_0\
    );
\fill_cnt[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n045_out,
      I3 => push_req_n047_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__48_n_0\
    );
\fill_cnt[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n045_out,
      I3 => push_req_n047_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__11_n_0\
    );
\fill_cnt[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n047_out,
      I1 => \fill_cnt[3]_i_2__11_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__11_n_0\
    );
\fill_cnt[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => \read_ptr_reg[0]_1\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \read_ptr_reg[0]_0\,
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__11_n_0\
    );
\fill_cnt[4]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n047_out,
      I2 => pop_req_n045_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__11_n_0\
    );
\fill_cnt[4]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__47_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__11_n_0\
    );
\fill_cnt[4]_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => pop_req_n045_out,
      I2 => \empty_i_8__26_n_0\,
      I3 => \fill_cnt[4]_i_4__8_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__47_n_0\
    );
\fill_cnt[4]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040007"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__47_0\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \fill_cnt[4]_i_3__47_1\,
      I5 => empty_i_7_n_0,
      O => \fill_cnt[4]_i_4__8_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__11_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__48_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__11_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__11_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__11_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n047_out,
      O => \genblk1[0].mem[0][8]_i_1__20_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_51\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_51\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_51\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_51\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_51\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_51\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_51\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_51\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__20_n_0\,
      D => last_spk_in_burst_fifo(12),
      Q => \genblk1[0].mem_reg[0]_51\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n047_out,
      O => \genblk1[1].mem[1][8]_i_1__19_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_50\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_50\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_50\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_50\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_50\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_50\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_50\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_50\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__19_n_0\,
      D => last_spk_in_burst_fifo(12),
      Q => \genblk1[1].mem_reg[1]_50\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n047_out,
      O => \genblk1[2].mem[2][8]_i_1__19_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_49\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_49\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_49\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_49\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_49\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_49\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_49\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_49\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__19_n_0\,
      D => last_spk_in_burst_fifo(12),
      Q => \genblk1[2].mem_reg[2]_49\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n047_out,
      O => \genblk1[3].mem[3][8]_i_1__19_n_0\
    );
\genblk1[3].mem[3][8]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__17_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(12)
    );
\genblk1[3].mem[3][8]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      O => \^priority_reg[1]_rep__2\
    );
\genblk1[3].mem[3][8]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_11\,
      I5 => \genblk1[0].mem_reg[0][8]_1\,
      O => \genblk1[3].mem[3][8]_i_3__17_n_0\
    );
\genblk1[3].mem[3][8]_i_5__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_12\,
      I1 => \genblk1[0].mem_reg[0][8]_13\,
      I2 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_8__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFEFFFEF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__19\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \genblk1[3].mem[3][8]_i_5__19_0\,
      I5 => \genblk1[3].mem[3][8]_i_5__19_1\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_48\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_48\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_48\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_48\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_48\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_48\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_48\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_48\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__19_n_0\,
      D => last_spk_in_burst_fifo(12),
      Q => \genblk1[3].mem_reg[3]_48\(8),
      R => '0'
    );
\read_ptr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_1\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__11_n_0\
    );
\read_ptr[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n045_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__11_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__11_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__11_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__11_n_0\
    );
\write_ptr[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n047_out,
      O => \write_ptr[4]_i_1__11_n_0\
    );
\write_ptr[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__11_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__11_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_20 is
  port (
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \neur_cnt_reg[7]\ : out STD_LOGIC;
    SCHED_DATA_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[1]\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[7]_6\ : out STD_LOGIC;
    \priority_reg[7]_7\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    empty_reg_i_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \AEROUT_ADDR_reg[7]_i_285_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \AEROUT_ADDR[6]_i_24\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_23\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    SRAM_reg_1_i_282 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_i_282_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__10_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__10_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__10_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \empty_i_3__54\ : in STD_LOGIC;
    \empty_i_3__54_0\ : in STD_LOGIC;
    \empty_i_5__13\ : in STD_LOGIC;
    \empty_i_5__13_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__10_3\ : in STD_LOGIC;
    \empty_i_7__37_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__10_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__8\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__8_0\ : in STD_LOGIC;
    \empty_i_7__37_1\ : in STD_LOGIC;
    \empty_i_7__37_2\ : in STD_LOGIC;
    \empty_i_7__37_3\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_2\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_53\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_139_0\ : in STD_LOGIC;
    \AEROUT_ADDR[6]_i_13\ : in STD_LOGIC;
    \AEROUT_ADDR[6]_i_13_0\ : in STD_LOGIC;
    SRAM_reg_0_i_53 : in STD_LOGIC;
    SRAM_reg_0_i_53_0 : in STD_LOGIC;
    SRAM_reg_0_i_53_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_51\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_131_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_37\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_90_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_46\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_112_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_34\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_79_0\ : in STD_LOGIC;
    SRAM_reg_1_i_384 : in STD_LOGIC;
    SRAM_reg_1_i_384_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_22\ : in STD_LOGIC;
    SRAM_reg_0_i_67 : in STD_LOGIC;
    SRAM_reg_0_i_67_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_17_2\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_22_0\ : in STD_LOGIC;
    SRAM_reg_1_i_396_0 : in STD_LOGIC;
    SRAM_reg_1_i_396_1 : in STD_LOGIC;
    SRAM_reg_0_i_89_0 : in STD_LOGIC;
    SRAM_reg_0_i_89_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_31_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_31_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_20 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_20;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_20 is
  signal \AEROUT_ADDR[7]_i_121_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_140_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_31_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_387_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_427_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_524_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_615_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_64_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_651_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_174_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_197_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_244_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_285_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_303_n_0\ : STD_LOGIC;
  signal \^sched_data_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRAM_reg_0_i_124_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_155_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_397_n_0 : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 268 downto 261 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \empty_i_11__0_n_0\ : STD_LOGIC;
  signal \empty_i_1__28_n_0\ : STD_LOGIC;
  signal \empty_i_6__10_n_0\ : STD_LOGIC;
  signal \empty_i_7__37_n_0\ : STD_LOGIC;
  signal \empty_i_9__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__10_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__55_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_119\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__54_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_118\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__54_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_117\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__54_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__52_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__26_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_116\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 29 to 29 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0113_out : STD_LOGIC;
  signal \^priority_reg[1]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[7]_7\ : STD_LOGIC;
  signal push_req_n0115_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__28_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__28_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_121\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_140\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \AEROUT_ADDR[7]_i_213\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_155 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_160 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_161 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \empty_i_11__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \empty_i_2__27\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \empty_i_5__33\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__11\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__28\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_3__34\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__28\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__28\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__28\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__28\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__28\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__28\ : label is "soft_lutpair283";
begin
  SCHED_DATA_OUT(0) <= \^sched_data_out\(0);
  \priority_reg[1]\ <= \^priority_reg[1]\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[7]_7\ <= \^priority_reg[7]_7\;
\AEROUT_ADDR[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF0AAF0BBF0FF"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(261),
      I2 => \AEROUT_ADDR[1]_i_23\,
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(6),
      I5 => \AEROUT_ADDR_reg[7]_i_285_0\(0),
      O => \priority_reg[7]_0\
    );
\AEROUT_ADDR[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBF0AAF0BBF0FF"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(262),
      I2 => \AEROUT_ADDR[6]_i_24\,
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(6),
      I5 => \AEROUT_ADDR_reg[7]_i_285_0\(1),
      O => \priority_reg[7]\
    );
\AEROUT_ADDR[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => Q(1),
      I2 => \AEROUT_ADDR[6]_i_13\,
      I3 => last_spk_in_burst_int1(0),
      I4 => \AEROUT_ADDR[6]_i_13_0\,
      O => \^priority_reg[1]\
    );
\AEROUT_ADDR[7]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(262),
      I2 => last_spk_in_burst_int1(6),
      I3 => last_spk_in_burst_int1(5),
      I4 => \AEROUT_ADDR[6]_i_24\,
      O => \AEROUT_ADDR[7]_i_121_n_0\
    );
\AEROUT_ADDR[7]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => data_out_fifo(261),
      I2 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_140_n_0\
    );
\AEROUT_ADDR[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_31_n_0\,
      I1 => SRAM_reg_0_i_53,
      I2 => last_spk_in_burst_int1(0),
      I3 => SRAM_reg_0_i_53_0,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_53_1,
      O => \^priority_reg[5]\
    );
\AEROUT_ADDR[7]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => last_spk_in_burst_int1(7),
      I1 => data_out_fifo(263),
      O => \^priority_reg[7]_7\
    );
\AEROUT_ADDR[7]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(1),
      I1 => \genblk1[0].mem_reg[0]_119\(1),
      I2 => \genblk1[3].mem_reg[3]_116\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(1),
      O => data_out_fifo(262)
    );
\AEROUT_ADDR[7]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(0),
      I1 => \genblk1[0].mem_reg[0]_119\(0),
      I2 => \genblk1[3].mem_reg[3]_116\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(0),
      O => data_out_fifo(261)
    );
\AEROUT_ADDR[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_64_n_0\,
      I1 => \AEROUT_ADDR[7]_i_17_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_17_1\,
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_17_2\,
      O => \AEROUT_ADDR[7]_i_31_n_0\
    );
\AEROUT_ADDR[7]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(8),
      I1 => \genblk1[0].mem_reg[0]_119\(8),
      I2 => \genblk1[3].mem_reg[3]_116\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(265),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_285_0\(4),
      O => \AEROUT_ADDR[7]_i_387_n_0\
    );
\AEROUT_ADDR[7]_i_427\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(267),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_285_0\(6),
      O => \AEROUT_ADDR[7]_i_427_n_0\
    );
\AEROUT_ADDR[7]_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(2),
      I1 => \genblk1[0].mem_reg[0]_119\(2),
      I2 => \genblk1[3].mem_reg[3]_116\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(2),
      O => data_out_fifo(263)
    );
\AEROUT_ADDR[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_121_n_0\,
      I1 => last_spk_in_burst_int1(4),
      I2 => \AEROUT_ADDR[7]_i_22_0\,
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_22\,
      O => \priority_reg[7]_6\
    );
\AEROUT_ADDR[7]_i_524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(266),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_285_0\(5),
      O => \AEROUT_ADDR[7]_i_524_n_0\
    );
\AEROUT_ADDR[7]_i_615\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(268),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_285_0\(7),
      O => \AEROUT_ADDR[7]_i_615_n_0\
    );
\AEROUT_ADDR[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_140_n_0\,
      I1 => \AEROUT_ADDR[1]_i_23\,
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR[7]_i_31_0\,
      I4 => last_spk_in_burst_int1(5),
      I5 => \AEROUT_ADDR[7]_i_31_1\,
      O => \AEROUT_ADDR[7]_i_64_n_0\
    );
\AEROUT_ADDR[7]_i_651\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(264),
      I1 => last_spk_in_burst_int1(6),
      I2 => \AEROUT_ADDR_reg[7]_i_285_0\(3),
      I3 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_651_n_0\
    );
\AEROUT_ADDR[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]\,
      I1 => \^priority_reg[1]\,
      I2 => Q(0),
      I3 => \AEROUT_ADDR_reg[7]_0\,
      I4 => \AEROUT_ADDR_reg[7]_1\,
      I5 => \AEROUT_ADDR_reg[7]_2\,
      O => \^sched_data_out\(0)
    );
\AEROUT_ADDR[7]_i_727\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(4),
      I1 => \genblk1[0].mem_reg[0]_119\(4),
      I2 => \genblk1[3].mem_reg[3]_116\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(4),
      O => data_out_fifo(265)
    );
\AEROUT_ADDR[7]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(6),
      I1 => \genblk1[0].mem_reg[0]_119\(6),
      I2 => \genblk1[3].mem_reg[3]_116\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(6),
      O => data_out_fifo(267)
    );
\AEROUT_ADDR[7]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(5),
      I1 => \genblk1[0].mem_reg[0]_119\(5),
      I2 => \genblk1[3].mem_reg[3]_116\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(5),
      O => data_out_fifo(266)
    );
\AEROUT_ADDR[7]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(7),
      I1 => \genblk1[0].mem_reg[0]_119\(7),
      I2 => \genblk1[3].mem_reg[3]_116\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(7),
      O => data_out_fifo(268)
    );
\AEROUT_ADDR[7]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_118\(3),
      I1 => \genblk1[0].mem_reg[0]_119\(3),
      I2 => \genblk1[3].mem_reg[3]_116\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_117\(3),
      O => data_out_fifo(264)
    );
\AEROUT_ADDR_reg[7]_i_112\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_244_n_0\,
      I1 => \AEROUT_ADDR[7]_i_46\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_285_n_0\,
      I1 => \AEROUT_ADDR[7]_i_51\,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_303_n_0\,
      I1 => \AEROUT_ADDR[7]_i_53\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_174\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_387_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_79_0\,
      O => \AEROUT_ADDR_reg[7]_i_174_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_427_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_90_0\,
      O => \AEROUT_ADDR_reg[7]_i_197_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_524_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_112_0\,
      O => \AEROUT_ADDR_reg[7]_i_244_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_615_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_131_0\,
      O => \AEROUT_ADDR_reg[7]_i_285_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_651_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_139_0\,
      O => \AEROUT_ADDR_reg[7]_i_303_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_79\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_174_n_0\,
      I1 => \AEROUT_ADDR[7]_i_34\,
      O => \priority_reg[7]_5\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_90\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_197_n_0\,
      I1 => \AEROUT_ADDR[7]_i_37\,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(4)
    );
SRAM_reg_0_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_155_n_0,
      I1 => \AEROUT_ADDR[6]_i_24\,
      I2 => last_spk_in_burst_int1(4),
      I3 => SRAM_reg_0_i_89_0,
      I4 => last_spk_in_burst_int1(5),
      I5 => SRAM_reg_0_i_89_1,
      O => SRAM_reg_0_i_124_n_0
    );
SRAM_reg_0_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => data_out_fifo(262),
      I2 => last_spk_in_burst_int1(7),
      O => SRAM_reg_0_i_155_n_0
    );
SRAM_reg_0_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(263),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_285_0\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
SRAM_reg_0_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(262),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_285_0\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
SRAM_reg_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_124_n_0,
      I1 => \AEROUT_ADDR[7]_i_22\,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_67,
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_67_0,
      O => \priority_reg[5]_1\
    );
SRAM_reg_1_i_335: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^sched_data_out\(0),
      I1 => SRAM_reg_1_i_282(1),
      I2 => SRAM_reg_1_i_282_0(0),
      I3 => SRAM_reg_1_i_282(0),
      O => \neur_cnt_reg[7]\
    );
SRAM_reg_1_i_396: unisim.vcomponents.LUT5
    generic map(
      INIT => X"474700FF"
    )
        port map (
      I0 => SRAM_reg_1_i_397_n_0,
      I1 => last_spk_in_burst_int1(3),
      I2 => SRAM_reg_1_i_384,
      I3 => SRAM_reg_1_i_384_0,
      I4 => last_spk_in_burst_int1(2),
      O => \priority_reg[5]_0\
    );
SRAM_reg_1_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => last_spk_in_burst_int1(6),
      I1 => \^priority_reg[7]_7\,
      I2 => last_spk_in_burst_int1(5),
      I3 => SRAM_reg_1_i_396_0,
      I4 => last_spk_in_burst_int1(4),
      I5 => SRAM_reg_1_i_396_1,
      O => SRAM_reg_1_i_397_n_0
    );
\empty_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_11__0_n_0\
    );
\empty_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0115_out,
      I2 => pop_req_n0113_out,
      I3 => empty_burst_fifo(29),
      O => \empty_i_1__28_n_0\
    );
\empty_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(29),
      I1 => Q(3),
      I2 => empty_reg_i_16(1),
      I3 => Q(4),
      I4 => empty_reg_i_16(0),
      O => empty_reg_0
    );
\empty_i_3__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010203"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \^priority_reg[1]_rep__0\,
      I4 => \empty_i_6__10_n_0\,
      I5 => \empty_i_7__37_n_0\,
      O => push_req_n0115_out
    );
\empty_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(29),
      O => pop_req_n0113_out
    );
\empty_i_5__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__54\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => \empty_i_3__54_0\,
      O => \^priority_reg[1]_rep__0\
    );
\empty_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__10_0\,
      I1 => \fill_cnt[4]_i_3__10_1\,
      I2 => \^priority_reg[4]\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \fill_cnt[4]_i_3__10_2\,
      O => \empty_i_6__10_n_0\
    );
\empty_i_7__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \empty_i_9__42_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \fill_cnt[4]_i_3__10_3\,
      I3 => \empty_i_7__37_0\,
      I4 => \fill_cnt[4]_i_3__10_4\,
      I5 => \empty_i_11__0_n_0\,
      O => \empty_i_7__37_n_0\
    );
\empty_i_8__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFDC00"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \empty_i_5__13\,
      I3 => Q(2),
      I4 => \empty_i_5__13_0\,
      O => \^priority_reg[4]\
    );
\empty_i_9__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A202A2020202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \empty_i_7__37_1\,
      I2 => \empty_i_7__37_0\,
      I3 => \empty_i_7__37_2\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \empty_i_7__37_3\,
      O => \empty_i_9__42_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__28_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(29)
    );
\fill_cnt[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__28_n_0\
    );
\fill_cnt[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(29),
      I2 => pop_req_n0113_out,
      I3 => push_req_n0115_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__11_n_0\
    );
\fill_cnt[2]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(29),
      I2 => pop_req_n0113_out,
      I3 => push_req_n0115_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__28_n_0\
    );
\fill_cnt[3]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0115_out,
      I1 => \fill_cnt[3]_i_2__28_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__28_n_0\
    );
\fill_cnt[3]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0113_out,
      I1 => empty_burst_fifo(29),
      O => \fill_cnt[3]_i_2__28_n_0\
    );
\fill_cnt[4]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(29),
      I1 => push_req_n0115_out,
      I2 => pop_req_n0113_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__28_n_0\
    );
\fill_cnt[4]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__10_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__28_n_0\
    );
\fill_cnt[4]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__28_n_0\,
      I1 => \empty_i_7__37_n_0\,
      I2 => \empty_i_6__10_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[1]_rep__0\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__10_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__28_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__11_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__28_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__28_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__28_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0115_out,
      O => \genblk1[0].mem[0][8]_i_1__55_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_119\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_119\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_119\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_119\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_119\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_119\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_119\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_119\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__55_n_0\,
      D => last_spk_in_burst_fifo(29),
      Q => \genblk1[0].mem_reg[0]_119\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0115_out,
      O => \genblk1[1].mem[1][8]_i_1__54_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_118\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_118\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_118\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_118\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_118\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_118\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_118\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_118\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__54_n_0\,
      D => last_spk_in_burst_fifo(29),
      Q => \genblk1[1].mem_reg[1]_118\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0115_out,
      O => \genblk1[2].mem[2][8]_i_1__54_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_117\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_117\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_117\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_117\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_117\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_117\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_117\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_117\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__54_n_0\,
      D => last_spk_in_burst_fifo(29),
      Q => \genblk1[2].mem_reg[2]_117\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0115_out,
      O => \genblk1[3].mem[3][8]_i_1__54_n_0\
    );
\genblk1[3].mem[3][8]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \^priority_reg[1]_rep__0_0\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \genblk1[3].mem[3][8]_i_4__52_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_5__26_n_0\,
      O => last_spk_in_burst_fifo(29)
    );
\genblk1[3].mem[3][8]_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_15\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => \^priority_reg[2]_rep__1\,
      O => \^priority_reg[1]_rep__0_0\
    );
\genblk1[3].mem[3][8]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_11\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004303400000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => Q(2),
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => \genblk1[3].mem[3][8]_i_4__52_n_0\
    );
\genblk1[3].mem[3][8]_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_12\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_13\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      I5 => \genblk1[0].mem_reg[0][8]_14\,
      O => \genblk1[3].mem[3][8]_i_5__26_n_0\
    );
\genblk1[3].mem[3][8]_i_8__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__8\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[3].mem[3][8]_i_6__8_0\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_116\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_116\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_116\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_116\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_116\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_116\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_116\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_116\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__54_n_0\,
      D => last_spk_in_burst_fifo(29),
      Q => \genblk1[3].mem_reg[3]_116\(8),
      R => '0'
    );
\read_ptr[0]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0113_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__28_n_0\
    );
\read_ptr[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0113_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__28_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__28_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__28_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__28_n_0\
    );
\write_ptr[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0115_out,
      O => \write_ptr[4]_i_1__28_n_0\
    );
\write_ptr[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__28_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__28_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_21 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_0\ : in STD_LOGIC;
    \empty_i_3__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_1\ : in STD_LOGIC;
    \empty_i_3__15_0\ : in STD_LOGIC;
    \empty_i_3__15_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__3_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt[4]_i_3__41_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \read_ptr_reg[0]_3\ : in STD_LOGIC;
    \empty_i_3__15_2\ : in STD_LOGIC;
    \empty_i_3__15_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41_2\ : in STD_LOGIC;
    \empty_i_5__7\ : in STD_LOGIC;
    \empty_i_5__7_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41_4\ : in STD_LOGIC;
    \empty_i_5__24\ : in STD_LOGIC;
    \empty_i_5__24_0\ : in STD_LOGIC;
    \empty_i_5__24_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \empty_i_8__24_0\ : in STD_LOGIC;
    \empty_i_11__18\ : in STD_LOGIC;
    \empty_i_11__18_0\ : in STD_LOGIC;
    \empty_i_11__18_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \empty_i_7__4\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_21 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_21;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_21 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_16__2_n_0\ : STD_LOGIC;
  signal \empty_i_1__1_n_0\ : STD_LOGIC;
  signal empty_i_29_n_0 : STD_LOGIC;
  signal \empty_i_7__12_n_0\ : STD_LOGIC;
  signal \empty_i_8__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__41_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__16_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_11\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__15_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_10\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__15_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_9\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_11__8_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_1__15_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__33_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_8\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n05_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal push_req_n07_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_13__16\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of empty_i_29 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \empty_i_2__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \empty_i_4__41\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__42\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_38\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__1\ : label is "soft_lutpair293";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
\AEROUT_ADDR[7]_i_412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(1),
      I1 => \genblk1[0].mem_reg[0]_11\(1),
      I2 => \genblk1[3].mem_reg[3]_8\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(5),
      I1 => \genblk1[0].mem_reg[0]_11\(5),
      I2 => \genblk1[3].mem_reg[3]_8\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(0),
      I1 => \genblk1[0].mem_reg[0]_11\(0),
      I2 => \genblk1[3].mem_reg[3]_8\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(4),
      I1 => \genblk1[0].mem_reg[0]_11\(4),
      I2 => \genblk1[3].mem_reg[3]_8\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(3),
      I1 => \genblk1[0].mem_reg[0]_11\(3),
      I2 => \genblk1[3].mem_reg[3]_8\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(7),
      I1 => \genblk1[0].mem_reg[0]_11\(7),
      I2 => \genblk1[3].mem_reg[3]_8\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(8),
      I1 => \genblk1[0].mem_reg[0]_11\(8),
      I2 => \genblk1[3].mem_reg[3]_8\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(2),
      I1 => \genblk1[0].mem_reg[0]_11\(2),
      I2 => \genblk1[3].mem_reg[3]_8\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_10\(6),
      I1 => \genblk1[0].mem_reg[0]_11\(6),
      I2 => \genblk1[3].mem_reg[3]_8\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_9\(6),
      O => data_out_fifo(6)
    );
\empty_i_13__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => Q(2),
      I1 => \fill_cnt[4]_i_3__41_0\,
      I2 => \empty_i_7__4\,
      I3 => Q(1),
      O => \^priority_reg[4]\
    );
\empty_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0044C044"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => Q(0),
      I4 => \empty_i_8__24_0\,
      I5 => empty_i_29_n_0,
      O => \empty_i_16__2_n_0\
    );
\empty_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n07_out,
      I2 => pop_req_n05_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__1_n_0\
    );
\empty_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFCFCFCFDF"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__41_1\,
      I1 => \fill_cnt[4]_i_3__41_0\,
      I2 => \read_ptr_reg[0]_3\,
      I3 => \empty_i_11__18\,
      I4 => \empty_i_11__18_0\,
      I5 => \empty_i_11__18_1\,
      O => \^priority_reg[1]_rep__0\
    );
empty_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_29_n_0
    );
\empty_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \^priority_reg[2]_rep\,
      I2 => \^priority_reg[2]_rep__0\,
      I3 => \write_ptr_reg[0]_0\,
      I4 => \empty_i_7__12_n_0\,
      I5 => \empty_i_8__24_n_0\,
      O => push_req_n07_out
    );
\empty_i_4__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_3\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n05_out
    );
\empty_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400143C1"
    )
        port map (
      I0 => \empty_i_3__15_2\,
      I1 => \read_ptr_reg[0]_1\,
      I2 => \read_ptr_reg[0]_2\,
      I3 => Q(1),
      I4 => \empty_i_3__15_3\,
      O => \^priority_reg[2]_rep\
    );
\empty_i_6__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__15_0\,
      I1 => \empty_i_3__15\,
      I2 => \genblk1[3].mem[3][8]_i_3__15_1\,
      I3 => \empty_i_3__15_0\,
      I4 => \^priority_reg[4]\,
      I5 => \empty_i_3__15_1\,
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0027"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__41_0\,
      I1 => \fill_cnt[4]_i_3__41_2\,
      I2 => \^priority_reg[5]\,
      I3 => \fill_cnt[4]_i_3__41_1\,
      O => \empty_i_7__12_n_0\
    );
\empty_i_8__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__41_3\,
      I1 => \write_ptr_reg[0]_0\,
      I2 => \fill_cnt[4]_i_3__41_4\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \empty_i_16__2_n_0\,
      O => \empty_i_8__24_n_0\
    );
\empty_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F044FFFFF0440000"
    )
        port map (
      I0 => \empty_i_5__7\,
      I1 => \^priority_reg[5]_0\,
      I2 => \empty_i_5__7_0\,
      I3 => \^priority_reg[4]\,
      I4 => \genblk1[3].mem[3][8]_i_3__15_1\,
      I5 => \^priority_reg[5]_1\,
      O => \^priority_reg[5]\
    );
\empty_i_9__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008003B33FF33"
    )
        port map (
      I0 => Q(3),
      I1 => \^priority_reg[4]\,
      I2 => \empty_i_5__24\,
      I3 => \empty_i_5__24_0\,
      I4 => \empty_i_5__24_1\,
      I5 => \^priority_reg[5]_0\,
      O => \^priority_reg[5]_1\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__1_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__1_n_0\
    );
\fill_cnt[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n05_out,
      I3 => push_req_n07_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__42_n_0\
    );
\fill_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n05_out,
      I3 => push_req_n07_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__1_n_0\
    );
\fill_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n07_out,
      I1 => \fill_cnt[3]_i_2__1_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__1_n_0\
    );
\fill_cnt[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_3\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__1_n_0\
    );
\fill_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n07_out,
      I2 => pop_req_n05_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__1_n_0\
    );
\fill_cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__41_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__1_n_0\
    );
\fill_cnt[4]_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000222222222"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__1_n_0\,
      I1 => \empty_i_8__24_n_0\,
      I2 => \empty_i_7__12_n_0\,
      I3 => \write_ptr_reg[0]_0\,
      I4 => \fill_cnt_reg[4]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => \fill_cnt[4]_i_3__41_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__1_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__42_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__1_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__1_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__1_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n07_out,
      O => \genblk1[0].mem[0][8]_i_1__16_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_11\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_11\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_11\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_11\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_11\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_11\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_11\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_11\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__16_n_0\,
      D => last_spk_in_burst_fifo(2),
      Q => \genblk1[0].mem_reg[0]_11\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n07_out,
      O => \genblk1[1].mem[1][8]_i_1__15_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_10\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_10\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_10\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_10\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_10\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_10\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_10\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_10\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__15_n_0\,
      D => last_spk_in_burst_fifo(2),
      Q => \genblk1[1].mem_reg[1]_10\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n07_out,
      O => \genblk1[2].mem[2][8]_i_1__15_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_9\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_9\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_9\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_9\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_9\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_9\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_9\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_9\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__15_n_0\,
      D => last_spk_in_burst_fifo(2),
      Q => \genblk1[2].mem_reg[2]_9\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF04040404FF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__3_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \fill_cnt[4]_i_3__41_0\,
      I4 => \fill_cnt[4]_i_3__41_1\,
      I5 => Q(1),
      O => \genblk1[3].mem[3][8]_i_11__8_n_0\
    );
\genblk1[3].mem[3][8]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n07_out,
      O => \genblk1[3].mem[3][8]_i_1__15_n_0\
    );
\genblk1[3].mem[3][8]_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__33_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      O => last_spk_in_burst_fifo(2)
    );
\genblk1[3].mem[3][8]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \fill_cnt[4]_i_3__41_0\,
      I2 => \empty_i_7__4\,
      I3 => Q(1),
      I4 => Q(2),
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0CFC0CFC0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \read_ptr_reg[0]_2\,
      I3 => \genblk1[3].mem[3][8]_i_8__3_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \read_ptr_reg[0]_1\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3050000000000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \read_ptr_reg[0]_3\,
      I3 => Q(0),
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_3__33_n_0\
    );
\genblk1[3].mem[3][8]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F1FFFFF1FFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__15_2\,
      I1 => \genblk1[3].mem[3][8]_i_3__15_1\,
      I2 => \genblk1[3].mem[3][8]_i_3__15_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__15_3\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \genblk1[3].mem[3][8]_i_11__8_n_0\,
      O => \genblk1[3].mem[3][8]_i_8__3_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_8\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_8\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_8\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_8\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_8\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_8\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_8\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_8\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__15_n_0\,
      D => last_spk_in_burst_fifo(2),
      Q => \genblk1[3].mem_reg[3]_8\(8),
      R => '0'
    );
\read_ptr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_3\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__1_n_0\
    );
\read_ptr[0]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_0\,
      I2 => \read_ptr_reg[0]_1\,
      I3 => \read_ptr_reg[0]_2\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n05_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__1_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__1_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__1_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__1_n_0\
    );
\write_ptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n07_out,
      O => \write_ptr[4]_i_1__1_n_0\
    );
\write_ptr[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__1_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__1_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_22 is
  port (
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \priority_reg[7]_6\ : out STD_LOGIC;
    \priority_reg[7]_7\ : out STD_LOGIC;
    \priority_reg[7]_8\ : out STD_LOGIC;
    \priority_reg[7]_9\ : out STD_LOGIC;
    \priority_reg[7]_10\ : out STD_LOGIC;
    \priority_reg[7]_11\ : out STD_LOGIC;
    \priority_reg[7]_12\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    empty_reg_i_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \empty_i_6__51_0\ : in STD_LOGIC;
    \empty_i_9__43\ : in STD_LOGIC;
    \empty_i_9__43_0\ : in STD_LOGIC;
    \empty_i_5__30\ : in STD_LOGIC;
    \empty_i_5__30_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_5\ : in STD_LOGIC;
    \empty_i_9__43_1\ : in STD_LOGIC;
    \empty_i_9__43_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__23\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__23_0\ : in STD_LOGIC;
    \empty_i_10__28\ : in STD_LOGIC;
    \empty_i_9__44\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[7]_i_33\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_24\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_120_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \AEROUT_ADDR[7]_i_52\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_26\ : in STD_LOGIC;
    SRAM_reg_0_i_89 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_48\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_31\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_22\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_50\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_28\ : in STD_LOGIC;
    SRAM_reg_0_i_90 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_36\ : in STD_LOGIC;
    SRAM_reg_0_i_88 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_45\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_22 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_22;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_22 is
  signal \AEROUT_ADDR[7]_i_189_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_236_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_260_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_320_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_371_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_599_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_623_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 278 downto 272 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \empty_i_10__30_n_0\ : STD_LOGIC;
  signal \empty_i_1__29_n_0\ : STD_LOGIC;
  signal \empty_i_5__20_n_0\ : STD_LOGIC;
  signal \empty_i_6__51_n_0\ : STD_LOGIC;
  signal \empty_i_7__38_n_0\ : STD_LOGIC;
  signal \empty_i_9__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__30_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__54_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_123\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__53_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_122\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__53_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_121\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__53_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__53_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__27_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_120\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 30 to 30 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0117_out : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_2\ : STD_LOGIC;
  signal \^priority_reg[5]_3\ : STD_LOGIC;
  signal \^priority_reg[7]_0\ : STD_LOGIC;
  signal \^priority_reg[7]_10\ : STD_LOGIC;
  signal \^priority_reg[7]_12\ : STD_LOGIC;
  signal \^priority_reg[7]_2\ : STD_LOGIC;
  signal \^priority_reg[7]_4\ : STD_LOGIC;
  signal \^priority_reg[7]_6\ : STD_LOGIC;
  signal \^priority_reg[7]_8\ : STD_LOGIC;
  signal push_req_n0119_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__29_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__29_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__28\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \empty_i_9__5\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__53\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__29\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_28\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__45\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__29\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__29\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__29\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__29\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__29\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__29\ : label is "soft_lutpair298";
begin
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_2\ <= \^priority_reg[5]_2\;
  \priority_reg[5]_3\ <= \^priority_reg[5]_3\;
  \priority_reg[7]_0\ <= \^priority_reg[7]_0\;
  \priority_reg[7]_10\ <= \^priority_reg[7]_10\;
  \priority_reg[7]_12\ <= \^priority_reg[7]_12\;
  \priority_reg[7]_2\ <= \^priority_reg[7]_2\;
  \priority_reg[7]_4\ <= \^priority_reg[7]_4\;
  \priority_reg[7]_6\ <= \^priority_reg[7]_6\;
  \priority_reg[7]_8\ <= \^priority_reg[7]_8\;
\AEROUT_ADDR[7]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(275),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_120_0\(3),
      O => \AEROUT_ADDR[7]_i_189_n_0\
    );
\AEROUT_ADDR[7]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(274),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_120_0\(2),
      O => \AEROUT_ADDR[7]_i_236_n_0\
    );
\AEROUT_ADDR[7]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(278),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_120_0\(6),
      O => \AEROUT_ADDR[7]_i_260_n_0\
    );
\AEROUT_ADDR[7]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(277),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_120_0\(5),
      O => \AEROUT_ADDR[7]_i_320_n_0\
    );
\AEROUT_ADDR[7]_i_371\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(273),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_120_0\(1),
      O => \AEROUT_ADDR[7]_i_371_n_0\
    );
\AEROUT_ADDR[7]_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(5),
      I1 => \genblk1[0].mem_reg[0]_123\(5),
      I2 => \genblk1[3].mem_reg[3]_120\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(5),
      O => data_out_fifo(275)
    );
\AEROUT_ADDR[7]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(1),
      I1 => \genblk1[0].mem_reg[0]_123\(1),
      I2 => \genblk1[3].mem_reg[3]_120\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(1),
      O => \genblk1[1].mem_reg[1][1]_0\(1)
    );
\AEROUT_ADDR[7]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(4),
      I1 => \genblk1[0].mem_reg[0]_123\(4),
      I2 => \genblk1[3].mem_reg[3]_120\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(4),
      O => data_out_fifo(274)
    );
\AEROUT_ADDR[7]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(0),
      I1 => \genblk1[0].mem_reg[0]_123\(0),
      I2 => \genblk1[3].mem_reg[3]_120\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(0),
      O => \genblk1[1].mem_reg[1][1]_0\(0)
    );
\AEROUT_ADDR[7]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(8),
      I1 => \genblk1[0].mem_reg[0]_123\(8),
      I2 => \genblk1[3].mem_reg[3]_120\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(8),
      O => data_out_fifo(278)
    );
\AEROUT_ADDR[7]_i_599\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(276),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_120_0\(4),
      O => \AEROUT_ADDR[7]_i_599_n_0\
    );
\AEROUT_ADDR[7]_i_623\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(272),
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR_reg[7]_i_120_0\(0),
      I3 => last_spk_in_burst_int1(3),
      O => \AEROUT_ADDR[7]_i_623_n_0\
    );
\AEROUT_ADDR[7]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(7),
      I1 => \genblk1[0].mem_reg[0]_123\(7),
      I2 => \genblk1[3].mem_reg[3]_120\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(7),
      O => data_out_fifo(277)
    );
\AEROUT_ADDR[7]_i_695\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(3),
      I1 => \genblk1[0].mem_reg[0]_123\(3),
      I2 => \genblk1[3].mem_reg[3]_120\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(3),
      O => data_out_fifo(273)
    );
\AEROUT_ADDR[7]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(6),
      I1 => \genblk1[0].mem_reg[0]_123\(6),
      I2 => \genblk1[3].mem_reg[3]_120\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(6),
      O => data_out_fifo(276)
    );
\AEROUT_ADDR[7]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_122\(2),
      I1 => \genblk1[0].mem_reg[0]_123\(2),
      I2 => \genblk1[3].mem_reg[3]_120\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_121\(2),
      O => data_out_fifo(272)
    );
\AEROUT_ADDR_reg[7]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_236_n_0\,
      I1 => \AEROUT_ADDR[7]_i_45\,
      O => \^priority_reg[7]_12\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_260_n_0\,
      I1 => \AEROUT_ADDR[7]_i_48\,
      O => \^priority_reg[7]_4\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_8\,
      I1 => \AEROUT_ADDR[7]_i_50\,
      O => \priority_reg[7]_7\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_2\,
      I1 => \AEROUT_ADDR[7]_i_52\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_320_n_0\,
      I1 => \AEROUT_ADDR[1]_i_22\,
      O => \^priority_reg[7]_6\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_371_n_0\,
      I1 => \AEROUT_ADDR[1]_i_24\,
      O => \^priority_reg[7]_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_599_n_0\,
      I1 => \AEROUT_ADDR[0]_i_28\,
      O => \^priority_reg[7]_8\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_623_n_0\,
      I1 => \AEROUT_ADDR[0]_i_26\,
      O => \^priority_reg[7]_2\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_6\,
      I1 => \AEROUT_ADDR[7]_i_31\,
      O => \priority_reg[7]_5\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_0\,
      I1 => \AEROUT_ADDR[7]_i_33\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_189_n_0\,
      I1 => \AEROUT_ADDR[7]_i_36\,
      O => \^priority_reg[7]_10\,
      S => last_spk_in_burst_int1(1)
    );
SRAM_reg_0_i_123: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_12\,
      I1 => SRAM_reg_0_i_88,
      O => \priority_reg[7]_11\,
      S => last_spk_in_burst_int1(0)
    );
SRAM_reg_0_i_126: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_4\,
      I1 => SRAM_reg_0_i_89,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(0)
    );
SRAM_reg_0_i_129: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_10\,
      I1 => SRAM_reg_0_i_90,
      O => \priority_reg[7]_9\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_10__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B888B"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__51_0\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \^priority_reg[5]_2\,
      O => \empty_i_10__30_n_0\
    );
\empty_i_11__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100005555FFFF"
    )
        port map (
      I0 => \^priority_reg[5]_3\,
      I1 => \empty_i_9__43_1\,
      I2 => \empty_i_9__43\,
      I3 => \empty_i_9__43_0\,
      I4 => \empty_i_9__43_2\,
      I5 => \^priority_reg[3]\,
      O => \^priority_reg[5]_2\
    );
\empty_i_11__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A03030A0AF3F3F"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \empty_i_6__51_0\,
      I2 => \fill_cnt[4]_i_4__23\,
      I3 => Q(2),
      I4 => \empty_i_9__43_2\,
      I5 => \fill_cnt[4]_i_4__23_0\,
      O => \^priority_reg[5]_0\
    );
\empty_i_11__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00035555FFFF5555"
    )
        port map (
      I0 => \empty_i_6__51_0\,
      I1 => \empty_i_9__43\,
      I2 => \empty_i_9__43_0\,
      I3 => \empty_i_5__30\,
      I4 => \empty_i_5__30_0\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\empty_i_12__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100005555FFFF"
    )
        port map (
      I0 => \^priority_reg[5]_3\,
      I1 => \empty_i_9__43\,
      I2 => \empty_i_9__43_0\,
      I3 => \empty_i_10__28\,
      I4 => \empty_i_9__43_2\,
      I5 => \^priority_reg[3]\,
      O => \^priority_reg[5]_1\
    );
\empty_i_14__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF01FF00FF43FF"
    )
        port map (
      I0 => \empty_i_9__44\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0119_out,
      I2 => pop_req_n0117_out,
      I3 => empty_burst_fifo(30),
      O => \empty_i_1__29_n_0\
    );
\empty_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(30),
      I1 => Q(1),
      I2 => empty_reg_i_11(1),
      I3 => Q(2),
      I4 => empty_reg_i_11(0),
      O => empty_reg_0
    );
\empty_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \empty_i_5__20_n_0\,
      I1 => \fill_cnt_reg[4]_1\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_6__51_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \empty_i_7__38_n_0\,
      O => push_req_n0119_out
    );
\empty_i_4__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(30),
      O => pop_req_n0117_out
    );
\empty_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \fill_cnt[4]_i_3__52_0\,
      I2 => \fill_cnt[4]_i_3__52_1\,
      I3 => \fill_cnt[4]_i_3__52_2\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      I5 => \fill_cnt[4]_i_3__52_3\,
      O => \empty_i_5__20_n_0\
    );
\empty_i_6__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_9__5_n_0\,
      I1 => \empty_i_10__30_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      O => \empty_i_6__51_n_0\
    );
\empty_i_7__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__52_5\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \^priority_reg[5]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_12\,
      I4 => \^priority_reg[5]_0\,
      O => \empty_i_7__38_n_0\
    );
\empty_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__5_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__29_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(30)
    );
\fill_cnt[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__29_n_0\
    );
\fill_cnt[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(30),
      I2 => pop_req_n0117_out,
      I3 => push_req_n0119_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__53_n_0\
    );
\fill_cnt[2]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(30),
      I2 => pop_req_n0117_out,
      I3 => push_req_n0119_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__29_n_0\
    );
\fill_cnt[3]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0119_out,
      I1 => \fill_cnt[3]_i_2__29_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__29_n_0\
    );
\fill_cnt[3]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0117_out,
      I1 => empty_burst_fifo(30),
      O => \fill_cnt[3]_i_2__29_n_0\
    );
\fill_cnt[4]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(30),
      I1 => push_req_n0119_out,
      I2 => pop_req_n0117_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__29_n_0\
    );
\fill_cnt[4]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__52_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__29_n_0\
    );
\fill_cnt[4]_i_3__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000202"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__29_n_0\,
      I1 => \fill_cnt[4]_i_4__30_n_0\,
      I2 => \empty_i_6__51_n_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \empty_i_5__20_n_0\,
      O => \fill_cnt[4]_i_3__52_n_0\
    );
\fill_cnt[4]_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \^priority_reg[5]_0\,
      I2 => \fill_cnt[4]_i_3__52_4\,
      I3 => \^priority_reg[5]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      I5 => \fill_cnt[4]_i_3__52_5\,
      O => \fill_cnt[4]_i_4__30_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__29_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__53_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__29_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__29_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__29_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0119_out,
      O => \genblk1[0].mem[0][8]_i_1__54_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_123\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_123\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_123\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_123\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_123\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_123\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_123\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_123\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__54_n_0\,
      D => last_spk_in_burst_fifo(30),
      Q => \genblk1[0].mem_reg[0]_123\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0119_out,
      O => \genblk1[1].mem[1][8]_i_1__53_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_122\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_122\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_122\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_122\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_122\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_122\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_122\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_122\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__53_n_0\,
      D => last_spk_in_burst_fifo(30),
      Q => \genblk1[1].mem_reg[1]_122\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0119_out,
      O => \genblk1[2].mem[2][8]_i_1__53_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_121\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_121\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_121\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_121\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_121\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_121\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_121\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_121\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__53_n_0\,
      D => last_spk_in_burst_fifo(30),
      Q => \genblk1[2].mem_reg[2]_121\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0119_out,
      O => \genblk1[3].mem[3][8]_i_1__53_n_0\
    );
\genblk1[3].mem[3][8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4440222A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => Q(1),
      O => \^priority_reg[5]_3\
    );
\genblk1[3].mem[3][8]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[3].mem[3][8]_i_4__53_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_5__27_n_0\,
      O => last_spk_in_burst_fifo(30)
    );
\genblk1[3].mem[3][8]_i_4__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400C4C00000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(0),
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_4__53_n_0\
    );
\genblk1[3].mem[3][8]_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \fill_cnt_reg[4]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      I5 => \genblk1[0].mem_reg[0][8]_13\,
      O => \genblk1[3].mem[3][8]_i_5__27_n_0\
    );
\genblk1[3].mem[3][8]_i_6__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57A80000"
    )
        port map (
      I0 => Q(0),
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => Q(1),
      I4 => Q(2),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_120\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_120\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_120\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_120\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_120\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_120\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_120\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_120\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__53_n_0\,
      D => last_spk_in_burst_fifo(30),
      Q => \genblk1[3].mem_reg[3]_120\(8),
      R => '0'
    );
\read_ptr[0]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0117_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__29_n_0\
    );
\read_ptr[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0117_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__29_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__29_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__29_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__29_n_0\
    );
\write_ptr[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0119_out,
      O => \write_ptr[4]_i_1__29_n_0\
    );
\write_ptr[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__29_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__29_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_23 is
  port (
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    empty_reg_i_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__17_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__17_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__17_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__17_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__9\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__9_0\ : in STD_LOGIC;
    \empty_i_9__25\ : in STD_LOGIC;
    \empty_i_9__25_0\ : in STD_LOGIC;
    \empty_i_9__25_1\ : in STD_LOGIC;
    \empty_i_5__33\ : in STD_LOGIC;
    \empty_i_5__33_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_16\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_17\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__34\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__34_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__34_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__17_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__17_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__51\ : in STD_LOGIC;
    \empty_i_7__40_0\ : in STD_LOGIC;
    \empty_i_7__40_1\ : in STD_LOGIC;
    \empty_i_7__40_2\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[7]_i_46\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_110_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_281_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR[7]_i_34\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_77_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_53\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_137_0\ : in STD_LOGIC;
    SRAM_reg_0_i_91 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_41\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_51\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_129_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_37\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_88_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_23 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_23;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_23 is
  signal \AEROUT_ADDR[7]_i_205_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_379_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_419_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_516_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_607_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_643_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_170_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_193_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_240_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_281_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_299_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 284 downto 279 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \empty_i_11__1_n_0\ : STD_LOGIC;
  signal \empty_i_1__30_n_0\ : STD_LOGIC;
  signal \empty_i_6__9_n_0\ : STD_LOGIC;
  signal \empty_i_7__40_n_0\ : STD_LOGIC;
  signal \empty_i_9__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__17_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__53_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_127\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__52_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_126\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__52_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_125\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__52_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__54_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__30_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_124\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0121_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[7]_3\ : STD_LOGIC;
  signal push_req_n0123_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__30_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__30_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_11__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \empty_i_2__29\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__18\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__30\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__30\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__30\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__30\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__30\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__30\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__30\ : label is "soft_lutpair303";
begin
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[7]_3\ <= \^priority_reg[7]_3\;
\AEROUT_ADDR[7]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(279),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_281_0\(0),
      O => \AEROUT_ADDR[7]_i_205_n_0\
    );
\AEROUT_ADDR[7]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(6),
      I1 => \genblk1[0].mem_reg[0]_127\(6),
      I2 => \genblk1[3].mem_reg[3]_124\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_379\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(281),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_281_0\(2),
      O => \AEROUT_ADDR[7]_i_379_n_0\
    );
\AEROUT_ADDR[7]_i_419\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(283),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_281_0\(4),
      O => \AEROUT_ADDR[7]_i_419_n_0\
    );
\AEROUT_ADDR[7]_i_443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(0),
      I1 => \genblk1[0].mem_reg[0]_127\(0),
      I2 => \genblk1[3].mem_reg[3]_124\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(0),
      O => data_out_fifo(279)
    );
\AEROUT_ADDR[7]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(8),
      I1 => \genblk1[0].mem_reg[0]_127\(8),
      I2 => \genblk1[3].mem_reg[3]_124\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_516\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(282),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_281_0\(3),
      O => \AEROUT_ADDR[7]_i_516_n_0\
    );
\AEROUT_ADDR[7]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(7),
      I1 => \genblk1[0].mem_reg[0]_127\(7),
      I2 => \genblk1[3].mem_reg[3]_124\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_607\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(284),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_281_0\(5),
      O => \AEROUT_ADDR[7]_i_607_n_0\
    );
\AEROUT_ADDR[7]_i_643\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(280),
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR_reg[7]_i_281_0\(1),
      I3 => last_spk_in_burst_int1(3),
      O => \AEROUT_ADDR[7]_i_643_n_0\
    );
\AEROUT_ADDR[7]_i_711\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(2),
      I1 => \genblk1[0].mem_reg[0]_127\(2),
      I2 => \genblk1[3].mem_reg[3]_124\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(2),
      O => data_out_fifo(281)
    );
\AEROUT_ADDR[7]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(4),
      I1 => \genblk1[0].mem_reg[0]_127\(4),
      I2 => \genblk1[3].mem_reg[3]_124\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(4),
      O => data_out_fifo(283)
    );
\AEROUT_ADDR[7]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(3),
      I1 => \genblk1[0].mem_reg[0]_127\(3),
      I2 => \genblk1[3].mem_reg[3]_124\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(3),
      O => data_out_fifo(282)
    );
\AEROUT_ADDR[7]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(5),
      I1 => \genblk1[0].mem_reg[0]_127\(5),
      I2 => \genblk1[3].mem_reg[3]_124\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(5),
      O => data_out_fifo(284)
    );
\AEROUT_ADDR[7]_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_126\(1),
      I1 => \genblk1[0].mem_reg[0]_127\(1),
      I2 => \genblk1[3].mem_reg[3]_124\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_125\(1),
      O => data_out_fifo(280)
    );
\AEROUT_ADDR_reg[7]_i_110\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_240_n_0\,
      I1 => \AEROUT_ADDR[7]_i_46\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_281_n_0\,
      I1 => \AEROUT_ADDR[7]_i_51\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_299_n_0\,
      I1 => \AEROUT_ADDR[7]_i_53\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_379_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_77_0\,
      O => \AEROUT_ADDR_reg[7]_i_170_n_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_419_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_88_0\,
      O => \AEROUT_ADDR_reg[7]_i_193_n_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_240\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_516_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_110_0\,
      O => \AEROUT_ADDR_reg[7]_i_240_n_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_607_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_129_0\,
      O => \AEROUT_ADDR_reg[7]_i_281_n_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_643_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_137_0\,
      O => \AEROUT_ADDR_reg[7]_i_299_n_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_170_n_0\,
      I1 => \AEROUT_ADDR[7]_i_34\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_88\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_193_n_0\,
      I1 => \AEROUT_ADDR[7]_i_37\,
      O => \priority_reg[7]_5\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_205_n_0\,
      I1 => \AEROUT_ADDR[7]_i_41\,
      O => \^priority_reg[7]_3\,
      S => last_spk_in_burst_int1(1)
    );
SRAM_reg_0_i_131: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_3\,
      I1 => SRAM_reg_0_i_91,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_11__1_n_0\
    );
\empty_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \empty_i_9__25\,
      I4 => \empty_i_9__25_0\,
      I5 => \empty_i_9__25_1\,
      O => \^priority_reg[5]\
    );
\empty_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0123_out,
      I2 => pop_req_n0121_out,
      I3 => empty_burst_fifo(31),
      O => \empty_i_1__30_n_0\
    );
\empty_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => empty_burst_fifo(31),
      I1 => Q(2),
      I2 => empty_reg_i_14(1),
      I3 => Q(3),
      I4 => empty_reg_i_14(0),
      O => empty_reg_0
    );
\empty_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010203"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[1]_rep\,
      I4 => \empty_i_6__9_n_0\,
      I5 => \empty_i_7__40_n_0\,
      O => push_req_n0123_out
    );
\empty_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(31),
      O => pop_req_n0121_out
    );
\empty_i_5__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \fill_cnt[4]_i_3__17_2\,
      I2 => \^priority_reg[2]_rep__1_0\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__17_0\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \fill_cnt[4]_i_3__17_1\,
      I3 => \fill_cnt[4]_i_3__17_2\,
      I4 => \fill_cnt[4]_i_3__17_3\,
      O => \empty_i_6__9_n_0\
    );
\empty_i_7__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \empty_i_9__44_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \fill_cnt[4]_i_3__17_4\,
      I3 => \genblk1[0].mem_reg[0][8]_14\,
      I4 => \fill_cnt[4]_i_3__17_5\,
      I5 => \empty_i_11__1_n_0\,
      O => \empty_i_7__40_n_0\
    );
\empty_i_8__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBBB8888"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => Q(3),
      I3 => \fill_cnt[4]_i_4__9\,
      I4 => \fill_cnt[4]_i_4__9_0\,
      I5 => Q(1),
      O => \^priority_reg[2]_rep__1_0\
    );
\empty_i_8__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_5__33\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \empty_i_5__33_0\,
      I3 => Q(1),
      I4 => Q(3),
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_9__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002A20AAAA2A20"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \empty_i_7__40_0\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \empty_i_7__40_1\,
      I4 => \genblk1[0].mem_reg[0][8]_14\,
      I5 => \empty_i_7__40_2\,
      O => \empty_i_9__44_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__30_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(31)
    );
\fill_cnt[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__30_n_0\
    );
\fill_cnt[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(31),
      I2 => pop_req_n0121_out,
      I3 => push_req_n0123_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__18_n_0\
    );
\fill_cnt[2]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(31),
      I2 => pop_req_n0121_out,
      I3 => push_req_n0123_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__30_n_0\
    );
\fill_cnt[3]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0123_out,
      I1 => \fill_cnt[3]_i_2__30_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__30_n_0\
    );
\fill_cnt[3]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0121_out,
      I1 => empty_burst_fifo(31),
      O => \fill_cnt[3]_i_2__30_n_0\
    );
\fill_cnt[4]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(31),
      I1 => push_req_n0123_out,
      I2 => pop_req_n0121_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__30_n_0\
    );
\fill_cnt[4]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__17_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__30_n_0\
    );
\fill_cnt[4]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022000020222022"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__30_n_0\,
      I1 => \empty_i_7__40_n_0\,
      I2 => \empty_i_6__9_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[1]_rep\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__17_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__30_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__18_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__30_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__30_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__30_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0123_out,
      O => \genblk1[0].mem[0][8]_i_1__53_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_127\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_127\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_127\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_127\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_127\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_127\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_127\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_127\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__53_n_0\,
      D => last_spk_in_burst_fifo(31),
      Q => \genblk1[0].mem_reg[0]_127\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0123_out,
      O => \genblk1[1].mem[1][8]_i_1__52_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_126\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_126\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_126\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_126\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_126\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_126\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_126\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_126\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__52_n_0\,
      D => last_spk_in_burst_fifo(31),
      Q => \genblk1[1].mem_reg[1]_126\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0123_out,
      O => \genblk1[2].mem[2][8]_i_1__52_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_125\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_125\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_125\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_125\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_125\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_125\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_125\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_125\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__52_n_0\,
      D => last_spk_in_burst_fifo(31),
      Q => \genblk1[2].mem_reg[2]_125\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0123_out,
      O => \genblk1[3].mem[3][8]_i_1__52_n_0\
    );
\genblk1[3].mem[3][8]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__54_n_0\,
      I3 => \^priority_reg[3]\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[3].mem[3][8]_i_5__30_n_0\,
      O => last_spk_in_burst_fifo(31)
    );
\genblk1[3].mem[3][8]_i_3__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400C4C00000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => Q(1),
      I4 => \^priority_reg[2]_rep__0\,
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_3__54_n_0\
    );
\genblk1[3].mem[3][8]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFAFAFAFAFAFAFA"
    )
        port map (
      I0 => \^priority_reg[3]_0\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_14\,
      I3 => \genblk1[0].mem_reg[0][8]_15\,
      I4 => \genblk1[0].mem_reg[0][8]_16\,
      I5 => \genblk1[0].mem_reg[0][8]_17\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_11\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_12\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \genblk1[0].mem_reg[0][8]_13\,
      O => \genblk1[3].mem[3][8]_i_5__30_n_0\
    );
\genblk1[3].mem[3][8]_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFB8E20000B8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__34\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_3__34_0\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[3].mem[3][8]_i_3__34_1\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1FFFFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_15\,
      I1 => \genblk1[0].mem_reg[0][8]_14\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_4__51\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_124\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_124\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_124\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_124\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_124\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_124\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_124\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_124\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__52_n_0\,
      D => last_spk_in_burst_fifo(31),
      Q => \genblk1[3].mem_reg[3]_124\(8),
      R => '0'
    );
\read_ptr[0]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0121_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__30_n_0\
    );
\read_ptr[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0121_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__30_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__30_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__30_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__30_n_0\
    );
\write_ptr[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0123_out,
      O => \write_ptr[4]_i_1__30_n_0\
    );
\write_ptr[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__30_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__30_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_24 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[6]\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[5]_4\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[5]_5\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[5]_6\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[5]_7\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[5]_8\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \priority_reg[7]_6\ : out STD_LOGIC;
    \priority_reg[7]_7\ : out STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__26\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk1[3].mem[3][8]_i_5__26_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__21\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__21_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__26_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__26_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__15\ : in STD_LOGIC;
    \empty_i_7__40\ : in STD_LOGIC;
    \empty_i_3__52_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30_4\ : in STD_LOGIC;
    \empty_i_7__32\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36_1\ : in STD_LOGIC;
    \empty_i_7__32_0\ : in STD_LOGIC;
    \empty_i_7__32_1\ : in STD_LOGIC;
    \empty_i_7__32_2\ : in STD_LOGIC;
    \empty_i_7__40_0\ : in STD_LOGIC;
    \empty_i_7__40_1\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \AEROUT_ADDR[7]_i_20\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_20_0\ : in STD_LOGIC;
    \AEROUT_ADDR[6]_i_23\ : in STD_LOGIC;
    \AEROUT_ADDR[6]_i_23_0\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_20\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_20_0\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_16\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_16_0\ : in STD_LOGIC;
    SRAM_reg_0_i_111 : in STD_LOGIC;
    SRAM_reg_0_i_111_0 : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_14\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_14_0\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_21\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_21_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_35\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_82_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_301_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \AEROUT_ADDR[7]_i_44\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_104_0\ : in STD_LOGIC;
    SRAM_reg_0_i_134 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_73_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_52\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_134_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_53\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_138_0\ : in STD_LOGIC;
    SRAM_reg_1_i_396 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_95_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_49\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_123_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_31\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_65_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_50\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_125_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_24 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_24;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_24 is
  signal \AEROUT_ADDR[7]_i_312_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_363_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_395_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_447_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_492_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_580_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_591_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_627_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_647_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_144_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_162_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_181_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_207_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_228_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_267_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_273_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_291_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_301_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 296 downto 288 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__31_n_0\ : STD_LOGIC;
  signal empty_i_5_n_0 : STD_LOGIC;
  signal \empty_i_7__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__52_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_131\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__51_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_130\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__51_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_129\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__51_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__37_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__31_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_128\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 32 to 32 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0125_out : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[6]\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal \^priority_reg[7]_0\ : STD_LOGIC;
  signal \^priority_reg[7]_1\ : STD_LOGIC;
  signal \^priority_reg[7]_2\ : STD_LOGIC;
  signal \^priority_reg[7]_3\ : STD_LOGIC;
  signal \^priority_reg[7]_4\ : STD_LOGIC;
  signal \^priority_reg[7]_5\ : STD_LOGIC;
  signal push_req_n0127_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__31_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__31_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__30\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of empty_i_5 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__31\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__31\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \fill_cnt[4]_i_4__33\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__37\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__31\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__31\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__31\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__31\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__31\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__31\ : label is "soft_lutpair308";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[6]\ <= \^priority_reg[6]\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
  \priority_reg[7]_0\ <= \^priority_reg[7]_0\;
  \priority_reg[7]_1\ <= \^priority_reg[7]_1\;
  \priority_reg[7]_2\ <= \^priority_reg[7]_2\;
  \priority_reg[7]_3\ <= \^priority_reg[7]_3\;
  \priority_reg[7]_4\ <= \^priority_reg[7]_4\;
  \priority_reg[7]_5\ <= \^priority_reg[7]_5\;
\AEROUT_ADDR[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_4\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[0]_i_14\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[0]_i_14_0\,
      O => \priority_reg[5]_7\
    );
\AEROUT_ADDR[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_2\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[0]_i_16\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[0]_i_16_0\,
      O => \priority_reg[5]_5\
    );
\AEROUT_ADDR[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_1\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[1]_i_20\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[1]_i_20_0\,
      O => \priority_reg[5]_4\
    );
\AEROUT_ADDR[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_5\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[1]_i_21\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[1]_i_21_0\,
      O => \priority_reg[5]_8\
    );
\AEROUT_ADDR[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[6]_i_23\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[6]_i_23_0\,
      O => \priority_reg[5]_3\
    );
\AEROUT_ADDR[7]_i_312\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(293),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(5),
      O => \AEROUT_ADDR[7]_i_312_n_0\
    );
\AEROUT_ADDR[7]_i_363\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(289),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(1),
      O => \AEROUT_ADDR[7]_i_363_n_0\
    );
\AEROUT_ADDR[7]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(291),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(3),
      O => \AEROUT_ADDR[7]_i_395_n_0\
    );
\AEROUT_ADDR[7]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[7]_i_20\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[7]_i_20_0\,
      O => \priority_reg[5]_2\
    );
\AEROUT_ADDR[7]_i_447\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(295),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(7),
      O => \AEROUT_ADDR[7]_i_447_n_0\
    );
\AEROUT_ADDR[7]_i_492\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(290),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(2),
      O => \AEROUT_ADDR[7]_i_492_n_0\
    );
\AEROUT_ADDR[7]_i_580\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(294),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(6),
      O => \AEROUT_ADDR[7]_i_580_n_0\
    );
\AEROUT_ADDR[7]_i_591\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(292),
      I1 => last_spk_in_burst_int1(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR_reg[7]_i_301_0\(4),
      O => \AEROUT_ADDR[7]_i_591_n_0\
    );
\AEROUT_ADDR[7]_i_627\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(288),
      I1 => last_spk_in_burst_int1(3),
      I2 => \AEROUT_ADDR_reg[7]_i_301_0\(0),
      I3 => last_spk_in_burst_int1(4),
      O => \AEROUT_ADDR[7]_i_627_n_0\
    );
\AEROUT_ADDR[7]_i_647\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(296),
      I1 => last_spk_in_burst_int1(3),
      I2 => \AEROUT_ADDR_reg[7]_i_301_0\(8),
      I3 => last_spk_in_burst_int1(4),
      O => \AEROUT_ADDR[7]_i_647_n_0\
    );
\AEROUT_ADDR[7]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(5),
      I1 => \genblk1[0].mem_reg[0]_131\(5),
      I2 => \genblk1[3].mem_reg[3]_128\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(5),
      O => data_out_fifo(293)
    );
\AEROUT_ADDR[7]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(1),
      I1 => \genblk1[0].mem_reg[0]_131\(1),
      I2 => \genblk1[3].mem_reg[3]_128\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(1),
      O => data_out_fifo(289)
    );
\AEROUT_ADDR[7]_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(3),
      I1 => \genblk1[0].mem_reg[0]_131\(3),
      I2 => \genblk1[3].mem_reg[3]_128\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(3),
      O => data_out_fifo(291)
    );
\AEROUT_ADDR[7]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(7),
      I1 => \genblk1[0].mem_reg[0]_131\(7),
      I2 => \genblk1[3].mem_reg[3]_128\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(7),
      O => data_out_fifo(295)
    );
\AEROUT_ADDR[7]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(2),
      I1 => \genblk1[0].mem_reg[0]_131\(2),
      I2 => \genblk1[3].mem_reg[3]_128\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(2),
      O => data_out_fifo(290)
    );
\AEROUT_ADDR[7]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(6),
      I1 => \genblk1[0].mem_reg[0]_131\(6),
      I2 => \genblk1[3].mem_reg[3]_128\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(6),
      O => data_out_fifo(294)
    );
\AEROUT_ADDR[7]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(4),
      I1 => \genblk1[0].mem_reg[0]_131\(4),
      I2 => \genblk1[3].mem_reg[3]_128\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(4),
      O => data_out_fifo(292)
    );
\AEROUT_ADDR[7]_i_903\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(0),
      I1 => \genblk1[0].mem_reg[0]_131\(0),
      I2 => \genblk1[3].mem_reg[3]_128\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(0),
      O => data_out_fifo(288)
    );
\AEROUT_ADDR[7]_i_927\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_130\(8),
      I1 => \genblk1[0].mem_reg[0]_131\(8),
      I2 => \genblk1[3].mem_reg[3]_128\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_129\(8),
      O => data_out_fifo(296)
    );
\AEROUT_ADDR_reg[7]_i_104\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_228_n_0\,
      I1 => \AEROUT_ADDR[7]_i_44\,
      O => \^priority_reg[7]_4\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_267_n_0\,
      I1 => \AEROUT_ADDR[7]_i_49\,
      O => \^priority_reg[7]_0\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_273_n_0\,
      I1 => \AEROUT_ADDR[7]_i_50\,
      O => \^priority_reg[7]_2\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_134\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_291_n_0\,
      I1 => \AEROUT_ADDR[7]_i_52\,
      O => \priority_reg[7]_6\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_301_n_0\,
      I1 => \AEROUT_ADDR[7]_i_53\,
      O => \priority_reg[7]_7\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_312_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_65_0\,
      O => \AEROUT_ADDR_reg[7]_i_144_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_363_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_73_0\,
      O => \AEROUT_ADDR_reg[7]_i_162_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_181\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_395_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_82_0\,
      O => \AEROUT_ADDR_reg[7]_i_181_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_207\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_447_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_95_0\,
      O => \AEROUT_ADDR_reg[7]_i_207_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_228\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_492_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_104_0\,
      O => \AEROUT_ADDR_reg[7]_i_228_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_267\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_580_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_123_0\,
      O => \AEROUT_ADDR_reg[7]_i_267_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_591_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_125_0\,
      O => \AEROUT_ADDR_reg[7]_i_273_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_627_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_134_0\,
      O => \AEROUT_ADDR_reg[7]_i_291_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_647_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_138_0\,
      O => \AEROUT_ADDR_reg[7]_i_301_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_144_n_0\,
      I1 => \AEROUT_ADDR[7]_i_31\,
      O => \^priority_reg[7]_1\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_162_n_0\,
      I1 => SRAM_reg_0_i_134,
      O => \^priority_reg[7]_5\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_82\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_181_n_0\,
      I1 => \AEROUT_ADDR[7]_i_35\,
      O => \^priority_reg[7]_3\,
      S => last_spk_in_burst_int1(1)
    );
\AEROUT_ADDR_reg[7]_i_95\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_207_n_0\,
      I1 => SRAM_reg_1_i_396,
      O => \^priority_reg[7]\,
      S => last_spk_in_burst_int1(1)
    );
SRAM_reg_0_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[7]_3\,
      I1 => last_spk_in_burst_int1(0),
      I2 => SRAM_reg_0_i_111,
      I3 => last_spk_in_burst_int1(1),
      I4 => SRAM_reg_0_i_111_0,
      O => \priority_reg[5]_6\
    );
\empty_i_10__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF80FF02FF03FF"
    )
        port map (
      I0 => \empty_i_7__40_0\,
      I1 => \empty_i_7__40_1\,
      I2 => \empty_i_7__40\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0127_out,
      I2 => pop_req_n0125_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__31_n_0\
    );
\empty_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => empty_i_5_n_0,
      I1 => \^priority_reg[6]\,
      I2 => \write_ptr_reg[0]_0\,
      I3 => Q(0),
      I4 => \write_ptr_reg[0]_1\,
      I5 => \empty_i_7__39_n_0\,
      O => push_req_n0127_out
    );
\empty_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \^priority_reg[6]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \fill_cnt_reg[1]_0\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0125_out
    );
empty_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_5_n_0
    );
\empty_i_7__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0\,
      I1 => \empty_i_7__40\,
      I2 => \empty_i_3__52_0\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \^priority_reg[2]_rep__1\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \empty_i_7__39_n_0\
    );
\empty_i_9__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_7__32_0\,
      I1 => \empty_i_7__32\,
      I2 => \empty_i_7__32_1\,
      I3 => \empty_i_7__40\,
      I4 => \empty_i_7__32_2\,
      O => \^priority_reg[2]_rep__1\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__31_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__31_n_0\
    );
\fill_cnt[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0125_out,
      I3 => push_req_n0127_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__31_n_0\
    );
\fill_cnt[2]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0125_out,
      I3 => push_req_n0127_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__31_n_0\
    );
\fill_cnt[3]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0127_out,
      I1 => \fill_cnt[3]_i_2__31_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__31_n_0\
    );
\fill_cnt[3]_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0125_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__31_n_0\
    );
\fill_cnt[4]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0127_out,
      I2 => pop_req_n0125_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__31_n_0\
    );
\fill_cnt[4]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__30_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__31_n_0\
    );
\fill_cnt[4]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000202"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__31_n_0\,
      I1 => \fill_cnt[4]_i_4__33_n_0\,
      I2 => \fill_cnt[4]_i_5__11_n_0\,
      I3 => \fill_cnt[4]_i_6__0_n_0\,
      I4 => \^priority_reg[6]\,
      I5 => empty_i_5_n_0,
      O => \fill_cnt[4]_i_3__30_n_0\
    );
\fill_cnt[4]_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \^priority_reg[2]_rep__1\,
      O => \fill_cnt[4]_i_4__33_n_0\
    );
\fill_cnt[4]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202AAAAA202A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \fill_cnt[4]_i_3__30_4\,
      I2 => \empty_i_7__32\,
      I3 => \fill_cnt[4]_i_3__30_5\,
      I4 => \genblk1[3].mem[3][8]_i_3__36\,
      I5 => \^priority_reg[2]_rep__0\,
      O => \fill_cnt[4]_i_5__11_n_0\
    );
\fill_cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__30_0\,
      I1 => \fill_cnt[4]_i_3__30_1\,
      I2 => Q(0),
      I3 => \fill_cnt[4]_i_3__30_2\,
      I4 => Q(1),
      I5 => \fill_cnt[4]_i_3__30_3\,
      O => \fill_cnt[4]_i_6__0_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__31_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__31_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__31_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__31_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__31_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0127_out,
      O => \genblk1[0].mem[0][8]_i_1__52_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_131\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_131\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_131\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_131\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_131\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_131\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_131\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_131\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__52_n_0\,
      D => last_spk_in_burst_fifo(32),
      Q => \genblk1[0].mem_reg[0]_131\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0127_out,
      O => \genblk1[1].mem[1][8]_i_1__51_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_130\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_130\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_130\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_130\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_130\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_130\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_130\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_130\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__51_n_0\,
      D => last_spk_in_burst_fifo(32),
      Q => \genblk1[1].mem_reg[1]_130\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0127_out,
      O => \genblk1[2].mem[2][8]_i_1__51_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_129\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_129\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_129\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_129\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_129\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_129\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_129\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_129\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__51_n_0\,
      D => last_spk_in_burst_fifo(32),
      Q => \genblk1[2].mem_reg[2]_129\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEEFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__21\,
      I1 => Q(4),
      I2 => \genblk1[3].mem[3][8]_i_6__21_0\,
      I3 => Q(2),
      I4 => Q(3),
      O => \^priority_reg[5]_1\
    );
\genblk1[3].mem[3][8]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0127_out,
      O => \genblk1[3].mem[3][8]_i_1__51_n_0\
    );
\genblk1[3].mem[3][8]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_4__37_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[3].mem[3][8]_i_5__31_n_0\,
      O => last_spk_in_burst_fifo(32)
    );
\genblk1[3].mem[3][8]_i_3__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \^priority_reg[6]\
    );
\genblk1[3].mem[3][8]_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \^priority_reg[3]\,
      O => \genblk1[3].mem[3][8]_i_4__37_n_0\
    );
\genblk1[3].mem[3][8]_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \^priority_reg[4]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \^priority_reg[4]\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \^priority_reg[5]\,
      O => \genblk1[3].mem[3][8]_i_5__31_n_0\
    );
\genblk1[3].mem[3][8]_i_7__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__26\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \genblk1[3].mem[3][8]_i_5__26_0\,
      I4 => Q(2),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAAFFAA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__26_1\,
      I1 => Q(4),
      I2 => \genblk1[3].mem[3][8]_i_5__26_2\,
      I3 => Q(2),
      I4 => Q(3),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_8__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => \genblk1[3].mem[3][8]_i_6__15\,
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_8__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FFFFDD"
    )
        port map (
      I0 => Q(2),
      I1 => \genblk1[3].mem[3][8]_i_3__36_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__36_1\,
      I3 => \empty_i_7__32\,
      I4 => \genblk1[3].mem[3][8]_i_3__36\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFBF00"
    )
        port map (
      I0 => \^priority_reg[5]_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \^priority_reg[5]_1\,
      O => \^priority_reg[4]_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_128\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_128\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_128\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_128\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_128\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_128\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_128\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_128\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__51_n_0\,
      D => last_spk_in_burst_fifo(32),
      Q => \genblk1[3].mem_reg[3]_128\(8),
      R => '0'
    );
\read_ptr[0]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0125_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__31_n_0\
    );
\read_ptr[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0125_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__31_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__31_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__31_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__31_n_0\
    );
\write_ptr[1]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0127_out,
      O => \write_ptr[4]_i_1__31_n_0\
    );
\write_ptr[4]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__31_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__31_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_25 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep_0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_3__6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__6_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__6_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__24\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__24_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__25_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__25_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__25_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_0\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR[7]_i_23_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_51\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_130_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_164_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR[7]_i_37\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_89_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_46\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_111_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_34\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_78_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_33\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_24\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_52_0\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_26\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_25 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_25;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_25 is
  signal \AEROUT_ADDR[7]_i_367_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_383_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_423_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_520_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_611_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_619_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_132_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_172_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_195_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_242_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_283_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 305 downto 297 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__32_n_0\ : STD_LOGIC;
  signal \empty_i_5__0_n_0\ : STD_LOGIC;
  signal \empty_i_7__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__25_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__51_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_135\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__50_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_134\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__50_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_133\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__50_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__36_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_132\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 33 to 33 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0129_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[7]_4\ : STD_LOGIC;
  signal \^priority_reg[7]_5\ : STD_LOGIC;
  signal push_req_n0131_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__32_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__32_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__31\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \empty_i_5__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__26\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__32\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__32\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__32\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__32\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__32\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__32\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__32\ : label is "soft_lutpair314";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep_0\ <= \^priority_reg[1]_rep_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[7]_4\ <= \^priority_reg[7]_4\;
  \priority_reg[7]_5\ <= \^priority_reg[7]_5\;
\AEROUT_ADDR[7]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(4),
      I1 => \genblk1[0].mem_reg[0]_135\(4),
      I2 => \genblk1[3].mem_reg[3]_132\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(4),
      O => \genblk1[1].mem_reg[1][6]_0\(0)
    );
\AEROUT_ADDR[7]_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(305),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR_reg[7]_i_164_0\(5),
      O => \AEROUT_ADDR[7]_i_367_n_0\
    );
\AEROUT_ADDR[7]_i_383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(297),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR_reg[7]_i_164_0\(0),
      O => \AEROUT_ADDR[7]_i_383_n_0\
    );
\AEROUT_ADDR[7]_i_423\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(299),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR_reg[7]_i_164_0\(2),
      O => \AEROUT_ADDR[7]_i_423_n_0\
    );
\AEROUT_ADDR[7]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(6),
      I1 => \genblk1[0].mem_reg[0]_135\(6),
      I2 => \genblk1[3].mem_reg[3]_132\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(6),
      O => \genblk1[1].mem_reg[1][6]_0\(2)
    );
\AEROUT_ADDR[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F0AACCAACC"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_132_n_0\,
      I1 => \AEROUT_ADDR[7]_i_23\,
      I2 => \AEROUT_ADDR[7]_i_23_0\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[7]_i_23_1\,
      I5 => last_spk_in_burst_int1(0),
      O => \priority_reg[5]_1\
    );
\AEROUT_ADDR[7]_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(298),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR_reg[7]_i_164_0\(1),
      O => \AEROUT_ADDR[7]_i_520_n_0\
    );
\AEROUT_ADDR[7]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(5),
      I1 => \genblk1[0].mem_reg[0]_135\(5),
      I2 => \genblk1[3].mem_reg[3]_132\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(5),
      O => \genblk1[1].mem_reg[1][6]_0\(1)
    );
\AEROUT_ADDR[7]_i_611\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(300),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR_reg[7]_i_164_0\(3),
      O => \AEROUT_ADDR[7]_i_611_n_0\
    );
\AEROUT_ADDR[7]_i_619\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(304),
      I1 => last_spk_in_burst_int1(4),
      I2 => \AEROUT_ADDR_reg[7]_i_164_0\(4),
      I3 => last_spk_in_burst_int1(5),
      O => \AEROUT_ADDR[7]_i_619_n_0\
    );
\AEROUT_ADDR[7]_i_687\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(8),
      I1 => \genblk1[0].mem_reg[0]_135\(8),
      I2 => \genblk1[3].mem_reg[3]_132\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(8),
      O => data_out_fifo(305)
    );
\AEROUT_ADDR[7]_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(0),
      I1 => \genblk1[0].mem_reg[0]_135\(0),
      I2 => \genblk1[3].mem_reg[3]_132\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(0),
      O => data_out_fifo(297)
    );
\AEROUT_ADDR[7]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(2),
      I1 => \genblk1[0].mem_reg[0]_135\(2),
      I2 => \genblk1[3].mem_reg[3]_132\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(2),
      O => data_out_fifo(299)
    );
\AEROUT_ADDR[7]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(1),
      I1 => \genblk1[0].mem_reg[0]_135\(1),
      I2 => \genblk1[3].mem_reg[3]_132\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(1),
      O => data_out_fifo(298)
    );
\AEROUT_ADDR[7]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(3),
      I1 => \genblk1[0].mem_reg[0]_135\(3),
      I2 => \genblk1[3].mem_reg[3]_132\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(3),
      O => data_out_fifo(300)
    );
\AEROUT_ADDR[7]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_134\(7),
      I1 => \genblk1[0].mem_reg[0]_135\(7),
      I2 => \genblk1[3].mem_reg[3]_132\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_133\(7),
      O => data_out_fifo(304)
    );
\AEROUT_ADDR_reg[7]_i_111\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_242_n_0\,
      I1 => \AEROUT_ADDR[7]_i_46\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_283_n_0\,
      I1 => \AEROUT_ADDR[7]_i_51\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_5\,
      I1 => \AEROUT_ADDR[7]_i_52_0\,
      O => \AEROUT_ADDR_reg[7]_i_132_n_0\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_367_n_0\,
      I1 => \AEROUT_ADDR[1]_i_24\,
      O => \^priority_reg[7]_4\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_383_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_78_0\,
      O => \AEROUT_ADDR_reg[7]_i_172_n_0\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_423_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_89_0\,
      O => \AEROUT_ADDR_reg[7]_i_195_n_0\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_242\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_520_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_111_0\,
      O => \AEROUT_ADDR_reg[7]_i_242_n_0\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_611_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_130_0\,
      O => \AEROUT_ADDR_reg[7]_i_283_n_0\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_619_n_0\,
      I1 => \AEROUT_ADDR[0]_i_26\,
      O => \^priority_reg[7]_5\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_4\,
      I1 => \AEROUT_ADDR[7]_i_33\,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_172_n_0\,
      I1 => \AEROUT_ADDR[7]_i_34\,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(2)
    );
\AEROUT_ADDR_reg[7]_i_89\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_195_n_0\,
      I1 => \AEROUT_ADDR[7]_i_37\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(2)
    );
\empty_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0131_out,
      I2 => pop_req_n0129_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__32_n_0\
    );
\empty_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \empty_i_5__0_n_0\,
      I1 => \fill_cnt_reg[4]_1\,
      I2 => \write_ptr_reg[0]_0\,
      I3 => Q(0),
      I4 => \write_ptr_reg[0]_1\,
      I5 => \empty_i_7__32_n_0\,
      O => push_req_n0131_out
    );
\empty_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[4]_1\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \fill_cnt_reg[1]_0\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0129_out
    );
\empty_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_5__0_n_0\
    );
\empty_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__25_0\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \fill_cnt[4]_i_3__25_1\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \fill_cnt[4]_i_3__25_2\,
      I5 => \genblk1[0].mem_reg[0][8]_10\,
      O => \empty_i_7__32_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__32_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__32_n_0\
    );
\fill_cnt[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0129_out,
      I3 => push_req_n0131_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__26_n_0\
    );
\fill_cnt[2]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0129_out,
      I3 => push_req_n0131_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__32_n_0\
    );
\fill_cnt[3]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0131_out,
      I1 => \fill_cnt[3]_i_2__32_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__32_n_0\
    );
\fill_cnt[3]_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0129_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__32_n_0\
    );
\fill_cnt[4]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0131_out,
      I2 => pop_req_n0129_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__32_n_0\
    );
\fill_cnt[4]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__25_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__32_n_0\
    );
\fill_cnt[4]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000404"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => pop_req_n0129_out,
      I2 => \empty_i_7__32_n_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \empty_i_5__0_n_0\,
      O => \fill_cnt[4]_i_3__25_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__32_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__26_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__32_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__32_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__32_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0131_out,
      O => \genblk1[0].mem[0][8]_i_1__51_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_135\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_135\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_135\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_135\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_135\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_135\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_135\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_135\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__51_n_0\,
      D => last_spk_in_burst_fifo(33),
      Q => \genblk1[0].mem_reg[0]_135\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0131_out,
      O => \genblk1[1].mem[1][8]_i_1__50_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_134\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_134\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_134\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_134\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_134\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_134\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_134\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_134\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__50_n_0\,
      D => last_spk_in_burst_fifo(33),
      Q => \genblk1[1].mem_reg[1]_134\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0131_out,
      O => \genblk1[2].mem[2][8]_i_1__50_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_133\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_133\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_133\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_133\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_133\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_133\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_133\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_133\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__50_n_0\,
      D => last_spk_in_burst_fifo(33),
      Q => \genblk1[2].mem_reg[2]_133\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0131_out,
      O => \genblk1[3].mem[3][8]_i_1__50_n_0\
    );
\genblk1[3].mem[3][8]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[3].mem[3][8]_i_3__36_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^priority_reg[1]_rep_0\,
      O => last_spk_in_burst_fifo(33)
    );
\genblk1[3].mem[3][8]_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \genblk1[0].mem_reg[0][8]_12\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_13\,
      I5 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_3__36_n_0\
    );
\genblk1[3].mem[3][8]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \^priority_reg[5]\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \^priority_reg[5]_0\,
      O => \^priority_reg[1]_rep_0\
    );
\genblk1[3].mem[3][8]_i_6__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0EEF0FFF0AA"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_3__6\,
      I2 => \genblk1[3].mem[3][8]_i_3__6_0\,
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_3__6_1\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_7__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAACF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__24\,
      I1 => \genblk1[3].mem[3][8]_i_4__24_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_132\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_132\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_132\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_132\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_132\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_132\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_132\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_132\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__50_n_0\,
      D => last_spk_in_burst_fifo(33),
      Q => \genblk1[3].mem_reg[3]_132\(8),
      R => '0'
    );
\read_ptr[0]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0129_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__32_n_0\
    );
\read_ptr[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0129_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__32_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__32_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__32_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__32_n_0\
    );
\write_ptr[1]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0131_out,
      O => \write_ptr[4]_i_1__32_n_0\
    );
\write_ptr[4]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__32_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__32_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_26 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \AERIN_ADDR[11]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[5]_4\ : out STD_LOGIC;
    \priority_reg[5]_5\ : out STD_LOGIC;
    \priority_reg[5]_6\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \priority_reg[7]_6\ : out STD_LOGIC;
    \priority_reg[7]_7\ : out STD_LOGIC;
    \priority_reg[7]_8\ : out STD_LOGIC;
    \priority_reg[7]_9\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__28_0\ : in STD_LOGIC;
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0 : in STD_LOGIC;
    SRAM_reg_0_0 : in STD_LOGIC;
    SRAM_reg_0_1 : in STD_LOGIC;
    SRAM_reg_0_2 : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \empty_i_3__51\ : in STD_LOGIC;
    \empty_i_3__51_0\ : in STD_LOGIC;
    \empty_i_3__51_1\ : in STD_LOGIC;
    \empty_i_3__50_0\ : in STD_LOGIC;
    \empty_i_3__50_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__35\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__35_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__28_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__28_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__28_3\ : in STD_LOGIC;
    \empty_i_5__55\ : in STD_LOGIC;
    \empty_i_5__55_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__21\ : in STD_LOGIC;
    \empty_i_5__55_1\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \AEROUT_ADDR[0]_i_5\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_5_0\ : in STD_LOGIC;
    SRAM_reg_0_i_31_0 : in STD_LOGIC;
    SRAM_reg_0_i_31_1 : in STD_LOGIC;
    SRAM_reg_0_i_31_2 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_1\ : in STD_LOGIC;
    SRAM_reg_0_i_68 : in STD_LOGIC;
    SRAM_reg_0_i_68_0 : in STD_LOGIC;
    SRAM_reg_0_i_68_1 : in STD_LOGIC;
    SRAM_reg_0_i_53 : in STD_LOGIC;
    SRAM_reg_0_i_53_0 : in STD_LOGIC;
    SRAM_reg_0_i_69_0 : in STD_LOGIC;
    SRAM_reg_0_i_69_1 : in STD_LOGIC;
    SRAM_reg_0_i_69_2 : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_8\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_8_0\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_11\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_11_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21_1\ : in STD_LOGIC;
    SRAM_reg_0_i_101 : in STD_LOGIC;
    SRAM_reg_0_i_101_0 : in STD_LOGIC;
    SRAM_reg_0_i_101_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_31\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_22\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_238_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \AEROUT_ADDR[7]_i_50\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_28\ : in STD_LOGIC;
    SRAM_reg_0_i_90 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_36\ : in STD_LOGIC;
    SRAM_reg_0_i_88 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_45\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_46_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_109_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_34_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_76_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_53_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_136_0\ : in STD_LOGIC;
    SRAM_reg_0_i_91_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_41\ : in STD_LOGIC;
    SRAM_reg_0_i_89 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_48\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_26 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_26;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_26 is
  signal \AEROUT_ADDR[7]_i_185_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_201_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_232_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_256_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_316_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_375_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_512_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_595_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_639_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_109_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_136_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_168_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_238_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_297_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_76_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_130_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_58_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_92_n_0 : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 314 downto 306 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__33_n_0\ : STD_LOGIC;
  signal \empty_i_6__39_n_0\ : STD_LOGIC;
  signal \empty_i_7__47_n_0\ : STD_LOGIC;
  signal \empty_i_9__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__13_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__50_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_139\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__49_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_138\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__49_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_137\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__49_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__32_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_136\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 34 to 34 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0133_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_3\ : STD_LOGIC;
  signal \^priority_reg[5]_6\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal \^priority_reg[7]_1\ : STD_LOGIC;
  signal \^priority_reg[7]_3\ : STD_LOGIC;
  signal \^priority_reg[7]_5\ : STD_LOGIC;
  signal \^priority_reg[7]_7\ : STD_LOGIC;
  signal \^priority_reg[7]_8\ : STD_LOGIC;
  signal \^priority_reg[7]_9\ : STD_LOGIC;
  signal push_req_n0135_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__33_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__33_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__32\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \empty_i_9__6\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__38\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__33\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__37\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__44\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__33\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__33\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__33\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__33\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__33\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__33\ : label is "soft_lutpair319";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_3\ <= \^priority_reg[5]_3\;
  \priority_reg[5]_6\ <= \^priority_reg[5]_6\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
  \priority_reg[7]_1\ <= \^priority_reg[7]_1\;
  \priority_reg[7]_3\ <= \^priority_reg[7]_3\;
  \priority_reg[7]_5\ <= \^priority_reg[7]_5\;
  \priority_reg[7]_7\ <= \^priority_reg[7]_7\;
  \priority_reg[7]_8\ <= \^priority_reg[7]_8\;
  \priority_reg[7]_9\ <= \^priority_reg[7]_9\;
\AEROUT_ADDR[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[5]_3\,
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[0]_i_8\,
      I3 => last_spk_in_burst_int1(2),
      I4 => \AEROUT_ADDR[0]_i_8_0\,
      O => \priority_reg[5]_4\
    );
\AEROUT_ADDR[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF004747"
    )
        port map (
      I0 => \^priority_reg[5]_0\,
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[0]_i_5\,
      I3 => \AEROUT_ADDR[0]_i_5_0\,
      I4 => last_spk_in_burst_int1(0),
      O => \priority_reg[5]\
    );
\AEROUT_ADDR[1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[5]_6\,
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[1]_i_11\,
      I3 => last_spk_in_burst_int1(2),
      I4 => \AEROUT_ADDR[1]_i_11_0\,
      O => \priority_reg[5]_5\
    );
\AEROUT_ADDR[7]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(307),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(1),
      O => \AEROUT_ADDR[7]_i_185_n_0\
    );
\AEROUT_ADDR[7]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(311),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(5),
      O => \AEROUT_ADDR[7]_i_201_n_0\
    );
\AEROUT_ADDR[7]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(306),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(0),
      O => \AEROUT_ADDR[7]_i_232_n_0\
    );
\AEROUT_ADDR[7]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(310),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(4),
      O => \AEROUT_ADDR[7]_i_256_n_0\
    );
\AEROUT_ADDR[7]_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(309),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(3),
      O => \AEROUT_ADDR[7]_i_316_n_0\
    );
\AEROUT_ADDR[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_76_n_0\,
      I1 => SRAM_reg_0_i_101,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_101_0,
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_101_1,
      O => \^priority_reg[5]_6\
    );
\AEROUT_ADDR[7]_i_375\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(313),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(7),
      O => \AEROUT_ADDR[7]_i_375_n_0\
    );
\AEROUT_ADDR[7]_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(1),
      I1 => \genblk1[0].mem_reg[0]_139\(1),
      I2 => \genblk1[3].mem_reg[3]_136\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(1),
      O => data_out_fifo(307)
    );
\AEROUT_ADDR[7]_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(5),
      I1 => \genblk1[0].mem_reg[0]_139\(5),
      I2 => \genblk1[3].mem_reg[3]_136\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(5),
      O => data_out_fifo(311)
    );
\AEROUT_ADDR[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_109_n_0\,
      I1 => \AEROUT_ADDR[7]_i_21\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_21_0\,
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_21_1\,
      O => \^priority_reg[5]_3\
    );
\AEROUT_ADDR[7]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(0),
      I1 => \genblk1[0].mem_reg[0]_139\(0),
      I2 => \genblk1[3].mem_reg[3]_136\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(0),
      O => data_out_fifo(306)
    );
\AEROUT_ADDR[7]_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(314),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(8),
      O => \AEROUT_ADDR[7]_i_512_n_0\
    );
\AEROUT_ADDR[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_136_n_0\,
      I1 => \AEROUT_ADDR[7]_i_23\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_23_0\,
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_23_1\,
      O => \^priority_reg[5]_0\
    );
\AEROUT_ADDR[7]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(4),
      I1 => \genblk1[0].mem_reg[0]_139\(4),
      I2 => \genblk1[3].mem_reg[3]_136\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(4),
      O => data_out_fifo(310)
    );
\AEROUT_ADDR[7]_i_595\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(308),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_238_0\(2),
      O => \AEROUT_ADDR[7]_i_595_n_0\
    );
\AEROUT_ADDR[7]_i_639\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(312),
      I1 => last_spk_in_burst_int1(6),
      I2 => \AEROUT_ADDR_reg[7]_i_238_0\(6),
      I3 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_639_n_0\
    );
\AEROUT_ADDR[7]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(3),
      I1 => \genblk1[0].mem_reg[0]_139\(3),
      I2 => \genblk1[3].mem_reg[3]_136\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(3),
      O => data_out_fifo(309)
    );
\AEROUT_ADDR[7]_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(7),
      I1 => \genblk1[0].mem_reg[0]_139\(7),
      I2 => \genblk1[3].mem_reg[3]_136\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(7),
      O => data_out_fifo(313)
    );
\AEROUT_ADDR[7]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(8),
      I1 => \genblk1[0].mem_reg[0]_139\(8),
      I2 => \genblk1[3].mem_reg[3]_136\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(8),
      O => data_out_fifo(314)
    );
\AEROUT_ADDR[7]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(2),
      I1 => \genblk1[0].mem_reg[0]_139\(2),
      I2 => \genblk1[3].mem_reg[3]_136\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(2),
      O => data_out_fifo(308)
    );
\AEROUT_ADDR[7]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_138\(6),
      I1 => \genblk1[0].mem_reg[0]_139\(6),
      I2 => \genblk1[3].mem_reg[3]_136\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_137\(6),
      O => data_out_fifo(312)
    );
\AEROUT_ADDR_reg[7]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_232_n_0\,
      I1 => \AEROUT_ADDR[7]_i_45\,
      O => \^priority_reg[7]_7\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_109\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_238_n_0\,
      I1 => \AEROUT_ADDR[7]_i_46_0\,
      O => \AEROUT_ADDR_reg[7]_i_109_n_0\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_256_n_0\,
      I1 => \AEROUT_ADDR[7]_i_48\,
      O => \^priority_reg[7]_9\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_3\,
      I1 => \AEROUT_ADDR[7]_i_50\,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_136\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_297_n_0\,
      I1 => \AEROUT_ADDR[7]_i_53_0\,
      O => \AEROUT_ADDR_reg[7]_i_136_n_0\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_316_n_0\,
      I1 => \AEROUT_ADDR[1]_i_22\,
      O => \^priority_reg[7]_1\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_375_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_76_0\,
      O => \AEROUT_ADDR_reg[7]_i_168_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_238\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_512_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_109_0\,
      O => \AEROUT_ADDR_reg[7]_i_238_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_595_n_0\,
      I1 => \AEROUT_ADDR[0]_i_28\,
      O => \^priority_reg[7]_3\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_639_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_136_0\,
      O => \AEROUT_ADDR_reg[7]_i_297_n_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_1\,
      I1 => \AEROUT_ADDR[7]_i_31\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_168_n_0\,
      I1 => \AEROUT_ADDR[7]_i_34_0\,
      O => \AEROUT_ADDR_reg[7]_i_76_n_0\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_185_n_0\,
      I1 => \AEROUT_ADDR[7]_i_36\,
      O => \^priority_reg[7]_5\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_201_n_0\,
      I1 => \AEROUT_ADDR[7]_i_41\,
      O => \^priority_reg[7]_8\,
      S => last_spk_in_burst_int1(5)
    );
SRAM_reg_0_i_122: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_7\,
      I1 => SRAM_reg_0_i_88,
      O => \priority_reg[7]_6\,
      S => last_spk_in_burst_int1(4)
    );
SRAM_reg_0_i_125: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_9\,
      I1 => SRAM_reg_0_i_89,
      O => \^priority_reg[7]\,
      S => last_spk_in_burst_int1(4)
    );
SRAM_reg_0_i_128: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_5\,
      I1 => SRAM_reg_0_i_90,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(4)
    );
SRAM_reg_0_i_130: unisim.vcomponents.MUXF8
     port map (
      I0 => \^priority_reg[7]_8\,
      I1 => SRAM_reg_0_i_91_0,
      O => SRAM_reg_0_i_130_n_0,
      S => last_spk_in_burst_int1(4)
    );
SRAM_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => AERIN_ADDR(0),
      I1 => SRAM_reg_0,
      I2 => SRAM_reg_0_0,
      I3 => SRAM_reg_0_i_58_n_0,
      I4 => SRAM_reg_0_1,
      I5 => SRAM_reg_0_2,
      O => \AERIN_ADDR[11]\
    );
SRAM_reg_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => SRAM_reg_0_i_31_0,
      I2 => Q(0),
      I3 => SRAM_reg_0_i_31_1,
      I4 => Q(1),
      I5 => SRAM_reg_0_i_31_2,
      O => SRAM_reg_0_i_58_n_0
    );
SRAM_reg_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_53,
      I1 => \^priority_reg[5]_3\,
      I2 => last_spk_in_burst_int1(0),
      I3 => SRAM_reg_0_i_53_0,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_92_n_0,
      O => \^priority_reg[5]_1\
    );
SRAM_reg_0_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_130_n_0,
      I1 => SRAM_reg_0_i_68,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_68_0,
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_68_1,
      O => \priority_reg[5]_2\
    );
SRAM_reg_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]\,
      I1 => SRAM_reg_0_i_69_0,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_69_1,
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_69_2,
      O => SRAM_reg_0_i_92_n_0
    );
\empty_i_10__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC3DFFFFA815FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \empty_i_5__55_0\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \empty_i_5__55_1\,
      O => \^priority_reg[3]_0\
    );
\empty_i_11__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF00FF40FF03FF"
    )
        port map (
      I0 => \empty_i_5__55\,
      I1 => \empty_i_5__55_0\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0135_out,
      I2 => pop_req_n0133_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__33_n_0\
    );
\empty_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \fill_cnt_reg[4]_1\,
      I2 => \empty_i_6__39_n_0\,
      I3 => \empty_i_7__47_n_0\,
      I4 => \fill_cnt_reg[4]_0\,
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0135_out
    );
\empty_i_4__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0133_out
    );
\empty_i_6__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__51\,
      I1 => \empty_i_3__51_0\,
      I2 => \empty_i_3__51_1\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_6__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \empty_i_3__50_1\,
      I2 => \genblk1[3].mem[3][8]_i_3__36\,
      I3 => \empty_i_3__50_0\,
      O => \empty_i_6__39_n_0\
    );
\empty_i_7__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_9__6_n_0\,
      I1 => \^priority_reg[3]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \^priority_reg[2]_rep__0\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      O => \empty_i_7__47_n_0\
    );
\empty_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__6_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__33_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__33_n_0\
    );
\fill_cnt[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0133_out,
      I3 => push_req_n0135_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__38_n_0\
    );
\fill_cnt[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0133_out,
      I3 => push_req_n0135_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__33_n_0\
    );
\fill_cnt[3]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0135_out,
      I1 => \fill_cnt[3]_i_2__33_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__33_n_0\
    );
\fill_cnt[3]_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0133_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__33_n_0\
    );
\fill_cnt[4]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0135_out,
      I2 => pop_req_n0133_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__33_n_0\
    );
\fill_cnt[4]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__37_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__33_n_0\
    );
\fill_cnt[4]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__33_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \fill_cnt[4]_i_4__28_n_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__37_n_0\
    );
\fill_cnt[4]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \empty_i_3__50_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__36\,
      I2 => \empty_i_3__50_1\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \fill_cnt[4]_i_5__13_n_0\,
      I5 => \empty_i_9__6_n_0\,
      O => \fill_cnt[4]_i_4__28_n_0\
    );
\fill_cnt[4]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202AAAAA202A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \fill_cnt[4]_i_4__28_1\,
      I2 => \fill_cnt[4]_i_4__28_0\,
      I3 => \fill_cnt[4]_i_4__28_2\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \fill_cnt[4]_i_4__28_3\,
      O => \fill_cnt[4]_i_5__13_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__33_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__38_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__33_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__33_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__33_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0135_out,
      O => \genblk1[0].mem[0][8]_i_1__50_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_139\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_139\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_139\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_139\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_139\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_139\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_139\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_139\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__50_n_0\,
      D => last_spk_in_burst_fifo(34),
      Q => \genblk1[0].mem_reg[0]_139\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0135_out,
      O => \genblk1[1].mem[1][8]_i_1__49_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_138\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_138\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_138\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_138\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_138\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_138\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_138\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_138\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__49_n_0\,
      D => last_spk_in_burst_fifo(34),
      Q => \genblk1[1].mem_reg[1]_138\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0135_out,
      O => \genblk1[2].mem[2][8]_i_1__49_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_137\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_137\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_137\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_137\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_137\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_137\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_137\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_137\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__49_n_0\,
      D => last_spk_in_burst_fifo(34),
      Q => \genblk1[2].mem_reg[2]_137\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE57FFFFFFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \genblk1[3].mem[3][8]_i_3__36\,
      I2 => \fill_cnt[4]_i_4__28_0\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \genblk1[3].mem[3][8]_i_8__21\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0135_out,
      O => \genblk1[3].mem[3][8]_i_1__49_n_0\
    );
\genblk1[3].mem[3][8]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[3].mem[3][8]_i_4__32_n_0\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \genblk1[0].mem_reg[0][8]_1\,
      O => last_spk_in_burst_fifo(34)
    );
\genblk1[3].mem[3][8]_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \^priority_reg[1]_rep__2\,
      I5 => \genblk1[0].mem_reg[0][8]_2\,
      O => \genblk1[3].mem[3][8]_i_4__32_n_0\
    );
\genblk1[3].mem[3][8]_i_6__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EE"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__28_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__35\,
      I2 => \genblk1[3].mem[3][8]_i_3__35_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__36\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_6__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^priority_reg[3]\,
      I1 => \genblk1[3].mem[3][8]_i_3__36\,
      I2 => \fill_cnt[4]_i_4__28_0\,
      O => \^priority_reg[1]_rep__2\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_136\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_136\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_136\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_136\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_136\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_136\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_136\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_136\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__49_n_0\,
      D => last_spk_in_burst_fifo(34),
      Q => \genblk1[3].mem_reg[3]_136\(8),
      R => '0'
    );
\read_ptr[0]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0133_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__33_n_0\
    );
\read_ptr[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0133_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__33_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__33_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__33_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__33_n_0\
    );
\write_ptr[1]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0135_out,
      O => \write_ptr[4]_i_1__33_n_0\
    );
\write_ptr[4]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__33_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__33_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_27 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_3__4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__4_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__4_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__16\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__16_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__2_6\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SRAM_reg_0_i_80 : in STD_LOGIC;
    SRAM_reg_0_i_80_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_23_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_51_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_128_0\ : in STD_LOGIC;
    SRAM_reg_0_i_127 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR[7]_i_37_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_87_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_27 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_27;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_27 is
  signal \AEROUT_ADDR[7]_i_415_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_603_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_128_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_191_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_279_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_87_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 323 downto 315 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__34_n_0\ : STD_LOGIC;
  signal \empty_i_5__55_n_0\ : STD_LOGIC;
  signal \empty_i_6__41_n_0\ : STD_LOGIC;
  signal \empty_i_8__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__20_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__49_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_143\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__48_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_142\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__48_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_141\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__48_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__35_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_140\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 35 to 35 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0137_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal push_req_n0139_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__34_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__34_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__33\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \empty_i_8__4\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__34\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__34\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__34\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__34\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__34\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__34\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__34\ : label is "soft_lutpair325";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep_0\ <= \^priority_reg[2]_rep_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
\AEROUT_ADDR[7]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(321),
      I1 => last_spk_in_burst_int1(5),
      I2 => last_spk_in_burst_int1(6),
      I3 => SRAM_reg_0_i_127(3),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(323),
      I1 => last_spk_in_burst_int1(5),
      I2 => last_spk_in_burst_int1(6),
      I3 => SRAM_reg_0_i_127(5),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(322),
      I1 => last_spk_in_burst_int1(5),
      I2 => last_spk_in_burst_int1(6),
      I3 => SRAM_reg_0_i_127(4),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(320),
      I1 => last_spk_in_burst_int1(5),
      I2 => SRAM_reg_0_i_127(2),
      I3 => last_spk_in_burst_int1(6),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(2),
      I1 => \genblk1[0].mem_reg[0]_143\(2),
      I2 => \genblk1[3].mem_reg[3]_140\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(2),
      O => \genblk1[1].mem_reg[1][4]_0\(0)
    );
\AEROUT_ADDR[7]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(6),
      I1 => \genblk1[0].mem_reg[0]_143\(6),
      I2 => \genblk1[3].mem_reg[3]_140\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(6),
      O => data_out_fifo(321)
    );
\AEROUT_ADDR[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_87_n_0\,
      I1 => \AEROUT_ADDR[7]_i_18\,
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_18_0\,
      I4 => last_spk_in_burst_int1(2),
      I5 => \AEROUT_ADDR[7]_i_18_1\,
      O => \^priority_reg[5]_1\
    );
\AEROUT_ADDR[7]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(8),
      I1 => \genblk1[0].mem_reg[0]_143\(8),
      I2 => \genblk1[3].mem_reg[3]_140\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(8),
      O => data_out_fifo(323)
    );
\AEROUT_ADDR[7]_i_415\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(315),
      I1 => last_spk_in_burst_int1(5),
      I2 => last_spk_in_burst_int1(6),
      I3 => SRAM_reg_0_i_127(0),
      O => \AEROUT_ADDR[7]_i_415_n_0\
    );
\AEROUT_ADDR[7]_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(4),
      I1 => \genblk1[0].mem_reg[0]_143\(4),
      I2 => \genblk1[3].mem_reg[3]_140\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(4),
      O => \genblk1[1].mem_reg[1][4]_0\(2)
    );
\AEROUT_ADDR[7]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(7),
      I1 => \genblk1[0].mem_reg[0]_143\(7),
      I2 => \genblk1[3].mem_reg[3]_140\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(7),
      O => data_out_fifo(322)
    );
\AEROUT_ADDR[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_128_n_0\,
      I1 => \AEROUT_ADDR[7]_i_23\,
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_23_0\,
      I4 => last_spk_in_burst_int1(2),
      I5 => \AEROUT_ADDR[7]_i_23_1\,
      O => \priority_reg[5]_2\
    );
\AEROUT_ADDR[7]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(3),
      I1 => \genblk1[0].mem_reg[0]_143\(3),
      I2 => \genblk1[3].mem_reg[3]_140\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(3),
      O => \genblk1[1].mem_reg[1][4]_0\(1)
    );
\AEROUT_ADDR[7]_i_603\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(316),
      I1 => last_spk_in_burst_int1(5),
      I2 => last_spk_in_burst_int1(6),
      I3 => SRAM_reg_0_i_127(1),
      O => \AEROUT_ADDR[7]_i_603_n_0\
    );
\AEROUT_ADDR[7]_i_637\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(5),
      I1 => \genblk1[0].mem_reg[0]_143\(5),
      I2 => \genblk1[3].mem_reg[3]_140\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(5),
      O => data_out_fifo(320)
    );
\AEROUT_ADDR[7]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(0),
      I1 => \genblk1[0].mem_reg[0]_143\(0),
      I2 => \genblk1[3].mem_reg[3]_140\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(0),
      O => data_out_fifo(315)
    );
\AEROUT_ADDR[7]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_142\(1),
      I1 => \genblk1[0].mem_reg[0]_143\(1),
      I2 => \genblk1[3].mem_reg[3]_140\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_141\(1),
      O => data_out_fifo(316)
    );
\AEROUT_ADDR_reg[7]_i_128\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_279_n_0\,
      I1 => \AEROUT_ADDR[7]_i_51_0\,
      O => \AEROUT_ADDR_reg[7]_i_128_n_0\,
      S => last_spk_in_burst_int1(3)
    );
\AEROUT_ADDR_reg[7]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_415_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_87_0\,
      O => \AEROUT_ADDR_reg[7]_i_191_n_0\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_603_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_128_0\,
      O => \AEROUT_ADDR_reg[7]_i_279_n_0\,
      S => last_spk_in_burst_int1(4)
    );
\AEROUT_ADDR_reg[7]_i_87\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[7]_i_191_n_0\,
      I1 => \AEROUT_ADDR[7]_i_37_0\,
      O => \AEROUT_ADDR_reg[7]_i_87_n_0\,
      S => last_spk_in_burst_int1(3)
    );
SRAM_reg_0_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => last_spk_in_burst_int1(0),
      I2 => SRAM_reg_0_i_80,
      I3 => last_spk_in_burst_int1(1),
      I4 => SRAM_reg_0_i_80_0,
      O => \priority_reg[5]_0\
    );
\empty_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0139_out,
      I2 => pop_req_n0137_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__34_n_0\
    );
\empty_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \empty_i_5__55_n_0\,
      I3 => \empty_i_6__41_n_0\,
      I4 => \write_ptr_reg[0]_1\,
      I5 => \write_ptr_reg[0]_2\,
      O => push_req_n0139_out
    );
\empty_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0137_out
    );
\empty_i_5__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_14\,
      I1 => \fill_cnt[4]_i_3__2_4\,
      I2 => \fill_cnt[4]_i_3__2_5\,
      I3 => \fill_cnt[4]_i_3__2_6\,
      O => \empty_i_5__55_n_0\
    );
\empty_i_6__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_8__4_n_0\,
      I1 => \fill_cnt[4]_i_3__2_2\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \fill_cnt[4]_i_3__2_3\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      O => \empty_i_6__41_n_0\
    );
\empty_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__4_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__34_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__34_n_0\
    );
\fill_cnt[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0137_out,
      I3 => push_req_n0139_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__3_n_0\
    );
\fill_cnt[2]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0137_out,
      I3 => push_req_n0139_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__34_n_0\
    );
\fill_cnt[3]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0139_out,
      I1 => \fill_cnt[3]_i_2__34_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__34_n_0\
    );
\fill_cnt[3]_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0137_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__34_n_0\
    );
\fill_cnt[4]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0139_out,
      I2 => pop_req_n0137_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__34_n_0\
    );
\fill_cnt[4]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__2_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__34_n_0\
    );
\fill_cnt[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__34_n_0\,
      I1 => \fill_cnt[4]_i_4__20_n_0\,
      I2 => \empty_i_6__41_n_0\,
      I3 => \empty_i_5__55_n_0\,
      I4 => \fill_cnt_reg[4]_0\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__2_n_0\
    );
\fill_cnt[4]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \fill_cnt[4]_i_3__2_0\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \fill_cnt[4]_i_3__2_1\,
      O => \fill_cnt[4]_i_4__20_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__34_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__3_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__34_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__34_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__34_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0139_out,
      O => \genblk1[0].mem[0][8]_i_1__49_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[0].mem_reg[0]_143\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[0].mem_reg[0]_143\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[0].mem_reg[0]_143\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[0].mem_reg[0]_143\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[0].mem_reg[0]_143\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[0].mem_reg[0]_143\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[0].mem_reg[0]_143\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[0].mem_reg[0]_143\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__49_n_0\,
      D => last_spk_in_burst_fifo(35),
      Q => \genblk1[0].mem_reg[0]_143\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0139_out,
      O => \genblk1[1].mem[1][8]_i_1__48_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[1].mem_reg[1]_142\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[1].mem_reg[1]_142\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[1].mem_reg[1]_142\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[1].mem_reg[1]_142\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[1].mem_reg[1]_142\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[1].mem_reg[1]_142\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[1].mem_reg[1]_142\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[1].mem_reg[1]_142\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__48_n_0\,
      D => last_spk_in_burst_fifo(35),
      Q => \genblk1[1].mem_reg[1]_142\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0139_out,
      O => \genblk1[2].mem[2][8]_i_1__48_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[2].mem_reg[2]_141\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[2].mem_reg[2]_141\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[2].mem_reg[2]_141\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[2].mem_reg[2]_141\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[2].mem_reg[2]_141\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[2].mem_reg[2]_141\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[2].mem_reg[2]_141\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[2].mem_reg[2]_141\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__48_n_0\,
      D => last_spk_in_burst_fifo(35),
      Q => \genblk1[2].mem_reg[2]_141\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0139_out,
      O => \genblk1[3].mem[3][8]_i_1__48_n_0\
    );
\genblk1[3].mem[3][8]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[3].mem[3][8]_i_3__35_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^priority_reg[2]_rep\,
      O => last_spk_in_burst_fifo(35)
    );
\genblk1[3].mem[3][8]_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700FFFF57005700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_12\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_13\,
      I5 => \genblk1[0].mem_reg[0][8]_14\,
      O => \genblk1[3].mem[3][8]_i_3__35_n_0\
    );
\genblk1[3].mem[3][8]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \^priority_reg[2]_rep_0\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_5__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEEEEFFFFFF55"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_3__4\,
      I2 => \genblk1[3].mem[3][8]_i_3__4_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__4_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__16\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[3].mem[3][8]_i_5__16_0\,
      I3 => Q(2),
      I4 => Q(1),
      O => \^priority_reg[2]_rep_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[3].mem_reg[3]_140\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[3].mem_reg[3]_140\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[3].mem_reg[3]_140\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[3].mem_reg[3]_140\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[3].mem_reg[3]_140\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[3].mem_reg[3]_140\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[3].mem_reg[3]_140\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[3].mem_reg[3]_140\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__48_n_0\,
      D => last_spk_in_burst_fifo(35),
      Q => \genblk1[3].mem_reg[3]_140\(8),
      R => '0'
    );
\read_ptr[0]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0137_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__34_n_0\
    );
\read_ptr[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0137_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__34_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__34_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__34_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__34_n_0\
    );
\write_ptr[1]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0139_out,
      O => \write_ptr[4]_i_1__34_n_0\
    );
\write_ptr[4]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__34_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__34_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_28 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_1\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_2\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_3\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_4\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_5\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__35\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__35_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__35_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \empty_i_3__49\ : in STD_LOGIC;
    \empty_i_3__49_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__20\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__20_0\ : in STD_LOGIC;
    \empty_i_10__12\ : in STD_LOGIC;
    \empty_i_10__12_0\ : in STD_LOGIC;
    \empty_i_10__12_1\ : in STD_LOGIC;
    \empty_i_7__32\ : in STD_LOGIC;
    \empty_i_7__32_0\ : in STD_LOGIC;
    \empty_i_7__32_1\ : in STD_LOGIC;
    \empty_i_7__32_2\ : in STD_LOGIC;
    \empty_i_7__32_3\ : in STD_LOGIC;
    \empty_i_7__32_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__36_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__30\ : in STD_LOGIC;
    \empty_i_6__41\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__37\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__29_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_286_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \AEROUT_ADDR_reg[7]_i_131\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_90\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_112\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_79\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_139\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_28 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_28;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_28 is
  signal \AEROUT_ADDR[7]_i_389_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_429_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_526_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_617_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_653_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 332 downto 324 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__35_n_0\ : STD_LOGIC;
  signal \empty_i_6__40_n_0\ : STD_LOGIC;
  signal \empty_i_7__48_n_0\ : STD_LOGIC;
  signal \empty_i_9__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__35_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__15_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__48_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_147\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__47_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_146\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__47_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_145\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__47_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__50_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_144\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 36 to 36 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0141_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_3\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_4\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_5\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal \^priority_reg[7]_0\ : STD_LOGIC;
  signal push_req_n0143_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__35_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__35_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__34\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \empty_i_9__7\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__45\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__35\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_3__44\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__43\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__35\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__35\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__35\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__35\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__35\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__35\ : label is "soft_lutpair330";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__1\ <= \^priority_reg[1]_rep__1\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[2]_rep__0_1\ <= \^priority_reg[2]_rep__0_1\;
  \priority_reg[2]_rep__0_2\ <= \^priority_reg[2]_rep__0_2\;
  \priority_reg[2]_rep__0_3\ <= \^priority_reg[2]_rep__0_3\;
  \priority_reg[2]_rep__0_4\ <= \^priority_reg[2]_rep__0_4\;
  \priority_reg[2]_rep__0_5\ <= \^priority_reg[2]_rep__0_5\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
  \priority_reg[7]_0\ <= \^priority_reg[7]_0\;
\AEROUT_ADDR[7]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(325),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(327),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(326),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(324),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(1),
      I1 => \genblk1[0].mem_reg[0]_147\(1),
      I2 => \genblk1[3].mem_reg[3]_144\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(1),
      O => data_out_fifo(325)
    );
\AEROUT_ADDR[7]_i_389\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(329),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(5),
      O => \AEROUT_ADDR[7]_i_389_n_0\
    );
\AEROUT_ADDR[7]_i_429\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(331),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(7),
      O => \AEROUT_ADDR[7]_i_429_n_0\
    );
\AEROUT_ADDR[7]_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(3),
      I1 => \genblk1[0].mem_reg[0]_147\(3),
      I2 => \genblk1[3].mem_reg[3]_144\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(3),
      O => data_out_fifo(327)
    );
\AEROUT_ADDR[7]_i_526\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(330),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(6),
      O => \AEROUT_ADDR[7]_i_526_n_0\
    );
\AEROUT_ADDR[7]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(2),
      I1 => \genblk1[0].mem_reg[0]_147\(2),
      I2 => \genblk1[3].mem_reg[3]_144\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(2),
      O => data_out_fifo(326)
    );
\AEROUT_ADDR[7]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(0),
      I1 => \genblk1[0].mem_reg[0]_147\(0),
      I2 => \genblk1[3].mem_reg[3]_144\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(0),
      O => data_out_fifo(324)
    );
\AEROUT_ADDR[7]_i_617\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(332),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_286_0\(8),
      O => \AEROUT_ADDR[7]_i_617_n_0\
    );
\AEROUT_ADDR[7]_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(328),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR_reg[7]_i_286_0\(4),
      I3 => last_spk_in_burst_int1(2),
      O => \AEROUT_ADDR[7]_i_653_n_0\
    );
\AEROUT_ADDR[7]_i_731\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(5),
      I1 => \genblk1[0].mem_reg[0]_147\(5),
      I2 => \genblk1[3].mem_reg[3]_144\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(5),
      O => data_out_fifo(329)
    );
\AEROUT_ADDR[7]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(7),
      I1 => \genblk1[0].mem_reg[0]_147\(7),
      I2 => \genblk1[3].mem_reg[3]_144\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(7),
      O => data_out_fifo(331)
    );
\AEROUT_ADDR[7]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(6),
      I1 => \genblk1[0].mem_reg[0]_147\(6),
      I2 => \genblk1[3].mem_reg[3]_144\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(6),
      O => data_out_fifo(330)
    );
\AEROUT_ADDR[7]_i_883\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(8),
      I1 => \genblk1[0].mem_reg[0]_147\(8),
      I2 => \genblk1[3].mem_reg[3]_144\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(8),
      O => data_out_fifo(332)
    );
\AEROUT_ADDR[7]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_146\(4),
      I1 => \genblk1[0].mem_reg[0]_147\(4),
      I2 => \genblk1[3].mem_reg[3]_144\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_145\(4),
      O => data_out_fifo(328)
    );
\AEROUT_ADDR_reg[7]_i_175\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_389_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_79\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_429_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_90\,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_245\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_526_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_112\,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_617_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_131\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_653_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_139\,
      O => \priority_reg[7]_5\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFFFEEF00000"
    )
        port map (
      I0 => Q(3),
      I1 => \fill_cnt[4]_i_4__20\,
      I2 => \fill_cnt[4]_i_4__20_0\,
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_3__35_0\,
      I5 => \^priority_reg[4]\,
      O => \^priority_reg[5]\
    );
\empty_i_10__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D853FFFFC813FFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_6__37\,
      O => \^priority_reg[1]_rep__1\
    );
\empty_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BABA0050"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_i_10__12\,
      I2 => \empty_i_10__12_0\,
      I3 => \empty_i_10__12_1\,
      I4 => Q(3),
      I5 => Q(1),
      O => \^priority_reg[4]\
    );
\empty_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0143_out,
      I2 => pop_req_n0141_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__35_n_0\
    );
\empty_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \^priority_reg[7]_0\,
      I2 => \empty_i_6__40_n_0\,
      I3 => \empty_i_7__48_n_0\,
      I4 => \^priority_reg[7]\,
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0143_out
    );
\empty_i_4__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0141_out
    );
\empty_i_6__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0_2\,
      I1 => \^priority_reg[2]_rep__0_4\,
      I2 => \genblk1[3].mem[3][8]_i_3__35_1\,
      I3 => \^priority_reg[2]_rep__0_3\,
      O => \empty_i_6__40_n_0\
    );
\empty_i_7__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__49\,
      I1 => \empty_i_3__49_0\,
      I2 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_7__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_9__7_n_0\,
      I1 => \^priority_reg[1]_rep__1\,
      I2 => \^priority_reg[2]_rep__0_0\,
      O => \empty_i_7__48_n_0\
    );
\empty_i_9__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \empty_i_7__32\,
      I1 => \empty_i_7__32_0\,
      I2 => \empty_i_7__32_1\,
      I3 => \empty_i_7__32_2\,
      I4 => \empty_i_7__32_3\,
      I5 => \empty_i_7__32_4\,
      O => \^priority_reg[2]_rep__0_4\
    );
\empty_i_9__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE600077FFFFFFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__41\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[2]_rep__0_3\
    );
\empty_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__7_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__35_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__35_n_0\
    );
\fill_cnt[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0141_out,
      I3 => push_req_n0143_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__45_n_0\
    );
\fill_cnt[2]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0141_out,
      I3 => push_req_n0143_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__35_n_0\
    );
\fill_cnt[3]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0143_out,
      I1 => \fill_cnt[3]_i_2__35_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__35_n_0\
    );
\fill_cnt[3]_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0141_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__35_n_0\
    );
\fill_cnt[4]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0143_out,
      I2 => pop_req_n0141_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__35_n_0\
    );
\fill_cnt[4]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__44_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__35_n_0\
    );
\fill_cnt[4]_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__35_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \^priority_reg[7]\,
      I3 => \fill_cnt[4]_i_4__29_n_0\,
      I4 => \^priority_reg[7]_0\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__44_n_0\
    );
\fill_cnt[4]_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0_3\,
      I1 => \genblk1[3].mem[3][8]_i_3__35_1\,
      I2 => \^priority_reg[2]_rep__0_4\,
      I3 => \^priority_reg[2]_rep__0_2\,
      I4 => \fill_cnt[4]_i_5__15_n_0\,
      I5 => \empty_i_9__7_n_0\,
      O => \fill_cnt[4]_i_4__29_n_0\
    );
\fill_cnt[4]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAA0A0202020AA"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0_0\,
      I1 => \genblk1[3].mem[3][8]_i_6__37\,
      I2 => \genblk1[3].mem[3][8]_i_3__36_1\,
      I3 => \fill_cnt[4]_i_4__29_0\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => \fill_cnt[4]_i_5__15_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__35_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__45_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__35_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__35_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__35_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0143_out,
      O => \genblk1[0].mem[0][8]_i_1__48_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_147\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_147\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_147\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_147\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_147\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_147\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_147\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_147\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__48_n_0\,
      D => last_spk_in_burst_fifo(36),
      Q => \genblk1[0].mem_reg[0]_147\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0143_out,
      O => \genblk1[1].mem[1][8]_i_1__47_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_146\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_146\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_146\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_146\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_146\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_146\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_146\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_146\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__47_n_0\,
      D => last_spk_in_burst_fifo(36),
      Q => \genblk1[1].mem_reg[1]_146\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0143_out,
      O => \genblk1[2].mem[2][8]_i_1__47_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_145\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_145\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_145\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_145\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_145\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_145\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_145\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_145\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__47_n_0\,
      D => last_spk_in_burst_fifo(36),
      Q => \genblk1[2].mem_reg[2]_145\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0143_out,
      O => \genblk1[3].mem[3][8]_i_1__47_n_0\
    );
\genblk1[3].mem[3][8]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[3].mem[3][8]_i_4__50_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \genblk1[0].mem_reg[0][8]_2\,
      O => last_spk_in_burst_fifo(36)
    );
\genblk1[3].mem[3][8]_i_3__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      O => \^priority_reg[7]_0\
    );
\genblk1[3].mem[3][8]_i_4__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^priority_reg[7]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^priority_reg[2]_rep__0_0\
    );
\genblk1[3].mem[3][8]_i_4__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      O => \^priority_reg[7]\
    );
\genblk1[3].mem[3][8]_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF55FF10101010"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \^priority_reg[2]_rep__0\,
      I2 => \^priority_reg[2]_rep__0_0\,
      I3 => \^priority_reg[2]_rep__1\,
      I4 => \^priority_reg[2]_rep__0_1\,
      I5 => \^priority_reg[2]_rep__0_2\,
      O => \genblk1[3].mem[3][8]_i_4__50_n_0\
    );
\genblk1[3].mem[3][8]_i_5__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BB88BBBB"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0_5\,
      I1 => \empty_i_7__32_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__36\,
      I3 => \genblk1[3].mem[3][8]_i_3__36_0\,
      I4 => \genblk1[3].mem[3][8]_i_3__36_1\,
      I5 => \empty_i_7__32_3\,
      O => \^priority_reg[2]_rep__0_1\
    );
\genblk1[3].mem[3][8]_i_5__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^priority_reg[7]\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^priority_reg[2]_rep__0_2\
    );
\genblk1[3].mem[3][8]_i_5__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__35\,
      I1 => \genblk1[3].mem[3][8]_i_3__35_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__35_1\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_6__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD7D7FFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__37\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1FFFFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_6__30\,
      O => \^priority_reg[2]_rep__0_5\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_144\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_144\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_144\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_144\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_144\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_144\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_144\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_144\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__47_n_0\,
      D => last_spk_in_burst_fifo(36),
      Q => \genblk1[3].mem_reg[3]_144\(8),
      R => '0'
    );
\read_ptr[0]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0141_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__35_n_0\
    );
\read_ptr[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0141_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__35_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__35_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__35_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__35_n_0\
    );
\write_ptr[1]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0143_out,
      O => \write_ptr[4]_i_1__35_n_0\
    );
\write_ptr[4]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__35_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__35_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_29 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[3].mem[3][8]_i_5__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__15_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \empty_i_3__46\ : in STD_LOGIC;
    \empty_i_3__46_0\ : in STD_LOGIC;
    \empty_i_3__46_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__9_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \empty_i_3__47_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \empty_i_3__47_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__26_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__26_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__26_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__26_3\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \AEROUT_ADDR_reg[7]_i_133\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_149_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR_reg[7]_i_67\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_127\ : in STD_LOGIC;
    SRAM_reg_0_i_129 : in STD_LOGIC;
    SRAM_reg_0_i_123 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_75\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_29 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_29;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_29 is
  signal \AEROUT_ADDR[7]_i_187_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_234_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_322_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_373_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_601_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_625_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 341 downto 336 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__36_n_0\ : STD_LOGIC;
  signal \empty_i_5__44_n_0\ : STD_LOGIC;
  signal \empty_i_6__52_n_0\ : STD_LOGIC;
  signal \empty_i_9__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__26_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__14_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__47_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_151\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__46_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_150\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__46_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_149\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__46_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__52_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__31_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_148\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 37 to 37 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0145_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0147_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__36_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__36_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__35\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \empty_i_6__52\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \empty_i_9__8\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__10\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__36\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_3__52\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__36\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__36\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__36\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__36\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__36\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__36\ : label is "soft_lutpair336";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(339),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_149_0\(3),
      O => \AEROUT_ADDR[7]_i_187_n_0\
    );
\AEROUT_ADDR[7]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(338),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_149_0\(2),
      O => \AEROUT_ADDR[7]_i_234_n_0\
    );
\AEROUT_ADDR[7]_i_322\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(341),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_149_0\(5),
      O => \AEROUT_ADDR[7]_i_322_n_0\
    );
\AEROUT_ADDR[7]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(0),
      I1 => \genblk1[0].mem_reg[0]_151\(0),
      I2 => \genblk1[3].mem_reg[3]_148\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(0),
      O => \genblk1[1].mem_reg[1][2]_0\(0)
    );
\AEROUT_ADDR[7]_i_373\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(337),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_149_0\(1),
      O => \AEROUT_ADDR[7]_i_373_n_0\
    );
\AEROUT_ADDR[7]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(6),
      I1 => \genblk1[0].mem_reg[0]_151\(6),
      I2 => \genblk1[3].mem_reg[3]_148\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(6),
      O => data_out_fifo(339)
    );
\AEROUT_ADDR[7]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(2),
      I1 => \genblk1[0].mem_reg[0]_151\(2),
      I2 => \genblk1[3].mem_reg[3]_148\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(2),
      O => \genblk1[1].mem_reg[1][2]_0\(2)
    );
\AEROUT_ADDR[7]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(5),
      I1 => \genblk1[0].mem_reg[0]_151\(5),
      I2 => \genblk1[3].mem_reg[3]_148\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(5),
      O => data_out_fifo(338)
    );
\AEROUT_ADDR[7]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(1),
      I1 => \genblk1[0].mem_reg[0]_151\(1),
      I2 => \genblk1[3].mem_reg[3]_148\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(1),
      O => \genblk1[1].mem_reg[1][2]_0\(1)
    );
\AEROUT_ADDR[7]_i_601\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(340),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_149_0\(4),
      O => \AEROUT_ADDR[7]_i_601_n_0\
    );
\AEROUT_ADDR[7]_i_625\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(336),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR_reg[7]_i_149_0\(0),
      I3 => last_spk_in_burst_int1(2),
      O => \AEROUT_ADDR[7]_i_625_n_0\
    );
\AEROUT_ADDR[7]_i_675\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(8),
      I1 => \genblk1[0].mem_reg[0]_151\(8),
      I2 => \genblk1[3].mem_reg[3]_148\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(8),
      O => data_out_fifo(341)
    );
\AEROUT_ADDR[7]_i_699\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(4),
      I1 => \genblk1[0].mem_reg[0]_151\(4),
      I2 => \genblk1[3].mem_reg[3]_148\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(4),
      O => data_out_fifo(337)
    );
\AEROUT_ADDR[7]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(7),
      I1 => \genblk1[0].mem_reg[0]_151\(7),
      I2 => \genblk1[3].mem_reg[3]_148\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(7),
      O => data_out_fifo(340)
    );
\AEROUT_ADDR[7]_i_899\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_150\(3),
      I1 => \genblk1[0].mem_reg[0]_151\(3),
      I2 => \genblk1[3].mem_reg[3]_148\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_149\(3),
      O => data_out_fifo(336)
    );
\AEROUT_ADDR_reg[7]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_234_n_0\,
      I1 => SRAM_reg_0_i_123,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_322_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_67\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_373_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_75\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_601_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_127\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_625_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_133\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_187_n_0\,
      I1 => SRAM_reg_0_i_129,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0147_out,
      I2 => pop_req_n0145_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__36_n_0\
    );
\empty_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_5__44_n_0\,
      I3 => \empty_i_6__52_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0147_out
    );
\empty_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0145_out
    );
\empty_i_5__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \empty_i_3__47_0\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \fill_cnt[4]_i_3__9_0\,
      O => \empty_i_5__44_n_0\
    );
\empty_i_6__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_9__8_n_0\,
      I1 => \empty_i_3__47_1\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      O => \empty_i_6__52_n_0\
    );
\empty_i_7__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__46\,
      I1 => \empty_i_3__46_0\,
      I2 => \empty_i_3__46_1\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_9__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__8_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__36_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__36_n_0\
    );
\fill_cnt[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0145_out,
      I3 => push_req_n0147_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__10_n_0\
    );
\fill_cnt[2]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0145_out,
      I3 => push_req_n0147_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__36_n_0\
    );
\fill_cnt[3]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0147_out,
      I1 => \fill_cnt[3]_i_2__36_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__36_n_0\
    );
\fill_cnt[3]_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0145_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__36_n_0\
    );
\fill_cnt[4]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0147_out,
      I2 => pop_req_n0145_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__36_n_0\
    );
\fill_cnt[4]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__9_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__36_n_0\
    );
\fill_cnt[4]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__36_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__26_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__9_n_0\
    );
\fill_cnt[4]_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__9_0\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => \empty_i_3__47_0\,
      I3 => \genblk1[0].mem_reg[0][8]_11\,
      I4 => \fill_cnt[4]_i_5__14_n_0\,
      I5 => \empty_i_9__8_n_0\,
      O => \fill_cnt[4]_i_4__26_n_0\
    );
\fill_cnt[4]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAA0A0202020AA"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \fill_cnt[4]_i_4__26_0\,
      I2 => \fill_cnt[4]_i_4__26_1\,
      I3 => \fill_cnt[4]_i_4__26_2\,
      I4 => \fill_cnt[4]_i_4__26_3\,
      I5 => \genblk1[0].mem_reg[0][8]_10\,
      O => \fill_cnt[4]_i_5__14_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__36_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__10_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__36_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__36_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__36_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0147_out,
      O => \genblk1[0].mem[0][8]_i_1__47_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_151\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_151\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_151\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_151\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_151\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_151\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_151\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_151\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__47_n_0\,
      D => last_spk_in_burst_fifo(37),
      Q => \genblk1[0].mem_reg[0]_151\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0147_out,
      O => \genblk1[1].mem[1][8]_i_1__46_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_150\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_150\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_150\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_150\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_150\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_150\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_150\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_150\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__46_n_0\,
      D => last_spk_in_burst_fifo(37),
      Q => \genblk1[1].mem_reg[1]_150\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0147_out,
      O => \genblk1[2].mem[2][8]_i_1__46_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_149\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_149\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_149\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_149\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_149\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_149\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_149\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_149\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__46_n_0\,
      D => last_spk_in_burst_fifo(37),
      Q => \genblk1[2].mem_reg[2]_149\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0147_out,
      O => \genblk1[3].mem[3][8]_i_1__46_n_0\
    );
\genblk1[3].mem[3][8]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_3__52_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__31_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(37)
    );
\genblk1[3].mem[3][8]_i_3__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_3__52_n_0\
    );
\genblk1[3].mem[3][8]_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_12\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \genblk1[0].mem_reg[0][8]_13\,
      I4 => \genblk1[0].mem_reg[0][8]_14\,
      O => \genblk1[3].mem[3][8]_i_4__31_n_0\
    );
\genblk1[3].mem[3][8]_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_8__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEF5"
    )
        port map (
      I0 => Q(2),
      I1 => \genblk1[3].mem[3][8]_i_5__15\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_5__15_0\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_148\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_148\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_148\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_148\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_148\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_148\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_148\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_148\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__46_n_0\,
      D => last_spk_in_burst_fifo(37),
      Q => \genblk1[3].mem_reg[3]_148\(8),
      R => '0'
    );
\read_ptr[0]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0145_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__36_n_0\
    );
\read_ptr[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0145_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__36_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__36_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__36_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__36_n_0\
    );
\write_ptr[1]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0147_out,
      O => \write_ptr[4]_i_1__36_n_0\
    );
\write_ptr[4]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__36_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__36_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_3 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_i_8__31\ : in STD_LOGIC;
    \empty_i_8__31_0\ : in STD_LOGIC;
    \empty_i_8__31_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__12_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__18\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__18_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__18_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__18_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__18_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_14\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_14_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_14_1\ : in STD_LOGIC;
    \empty_i_3__31\ : in STD_LOGIC;
    \empty_i_3__31_0\ : in STD_LOGIC;
    \empty_i_3__31_1\ : in STD_LOGIC;
    \empty_i_5__10\ : in STD_LOGIC;
    \empty_i_5__10_0\ : in STD_LOGIC;
    \empty_i_3__32_0\ : in STD_LOGIC;
    \empty_i_3__32_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__7_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__7_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__7_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__7_3\ : in STD_LOGIC;
    \empty_i_3__31_2\ : in STD_LOGIC;
    \empty_i_3__31_3\ : in STD_LOGIC;
    \empty_i_3__31_4\ : in STD_LOGIC;
    \empty_i_8__30_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_3 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_3;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_3 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_i_11_n_0 : STD_LOGIC;
  signal \empty_i_12__5_n_0\ : STD_LOGIC;
  signal \empty_i_1__12_n_0\ : STD_LOGIC;
  signal \empty_i_6__17_n_0\ : STD_LOGIC;
  signal \empty_i_7__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__12_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__3_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__32_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_55\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__31_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_54\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__31_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_53\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__31_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__6_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__19_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_52\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 13 to 13 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n049_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n051_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__12_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_11 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \empty_i_2__11\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__13\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__12\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__12\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__12\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__12\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__12\ : label is "soft_lutpair185";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(8),
      I1 => \genblk1[0].mem_reg[0]_55\(8),
      I2 => \genblk1[3].mem_reg[3]_52\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(2),
      I1 => \genblk1[0].mem_reg[0]_55\(2),
      I2 => \genblk1[3].mem_reg[3]_52\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(1),
      I1 => \genblk1[0].mem_reg[0]_55\(1),
      I2 => \genblk1[3].mem_reg[3]_52\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_668\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(0),
      I1 => \genblk1[0].mem_reg[0]_55\(0),
      I2 => \genblk1[3].mem_reg[3]_52\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_708\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(4),
      I1 => \genblk1[0].mem_reg[0]_55\(4),
      I2 => \genblk1[3].mem_reg[3]_52\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(6),
      I1 => \genblk1[0].mem_reg[0]_55\(6),
      I2 => \genblk1[3].mem_reg[3]_52\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(5),
      I1 => \genblk1[0].mem_reg[0]_55\(5),
      I2 => \genblk1[3].mem_reg[3]_52\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(7),
      I1 => \genblk1[0].mem_reg[0]_55\(7),
      I2 => \genblk1[3].mem_reg[3]_52\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_54\(3),
      I1 => \genblk1[0].mem_reg[0]_55\(3),
      I2 => \genblk1[3].mem_reg[3]_52\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_53\(3),
      O => data_out_fifo(3)
    );
\empty_i_10__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0002"
    )
        port map (
      I0 => Q(1),
      I1 => \empty_i_8__31\,
      I2 => \empty_i_8__31_0\,
      I3 => \empty_i_8__31_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]\
    );
empty_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_11_n_0
    );
\empty_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_8__30_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__17_0\,
      I2 => \^priority_reg[3]\,
      O => \empty_i_12__5_n_0\
    );
\empty_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n051_out,
      I2 => pop_req_n049_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__12_n_0\
    );
\empty_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__0_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_6__17_n_0\,
      I3 => \empty_i_7__9_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__0\,
      O => push_req_n051_out
    );
\empty_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \fill_cnt_reg[1]_1\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n049_out
    );
\empty_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \empty_i_3__31\,
      I1 => \empty_i_3__31_0\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \^priority_reg[3]_1\,
      I4 => \genblk1[3].mem[3][8]_i_5__18_2\,
      I5 => \empty_i_3__31_1\,
      O => \^priority_reg[1]_rep__0_0\
    );
\empty_i_6__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \empty_i_3__32_0\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \empty_i_3__32_1\,
      O => \empty_i_6__17_n_0\
    );
\empty_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => empty_i_11_n_0,
      I1 => \fill_cnt[4]_i_3__12_0\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(0),
      O => \empty_i_7__9_n_0\
    );
\empty_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FAC00C0000FF0F"
    )
        port map (
      I0 => \empty_i_5__10\,
      I1 => \empty_i_5__10_0\,
      I2 => Q(1),
      I3 => \genblk1[3].mem[3][8]_i_14_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]_1\
    );
\empty_i_8__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \empty_i_12__5_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \empty_i_3__31_2\,
      I3 => \empty_i_3__31_3\,
      I4 => \genblk1[3].mem[3][8]_i_3__17_0\,
      I5 => \empty_i_3__31_4\,
      O => \^priority_reg[1]_rep__0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__12_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__12_n_0\
    );
\fill_cnt[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n049_out,
      I3 => push_req_n051_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__13_n_0\
    );
\fill_cnt[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n049_out,
      I3 => push_req_n051_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__12_n_0\
    );
\fill_cnt[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n051_out,
      I1 => \fill_cnt[3]_i_2__12_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__12_n_0\
    );
\fill_cnt[3]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n049_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__12_n_0\
    );
\fill_cnt[4]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n051_out,
      I2 => pop_req_n049_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__12_n_0\
    );
\fill_cnt[4]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__12_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__12_n_0\
    );
\fill_cnt[4]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__12_n_0\,
      I1 => \^priority_reg[1]_rep__0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__7_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \^priority_reg[1]_rep__0_0\,
      O => \fill_cnt[4]_i_3__12_n_0\
    );
\fill_cnt[4]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__3_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \fill_cnt[4]_i_3__12_0\,
      I4 => empty_i_11_n_0,
      O => \fill_cnt[4]_i_4__7_n_0\
    );
\fill_cnt[4]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__7_0\,
      I1 => \fill_cnt[4]_i_4__7_1\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \fill_cnt[4]_i_4__7_2\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \fill_cnt[4]_i_4__7_3\,
      O => \fill_cnt[4]_i_5__3_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__12_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__13_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__12_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__12_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__12_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n051_out,
      O => \genblk1[0].mem[0][8]_i_1__32_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_55\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_55\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_55\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_55\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_55\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_55\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_55\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_55\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__32_n_0\,
      D => last_spk_in_burst_fifo(13),
      Q => \genblk1[0].mem_reg[0]_55\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n051_out,
      O => \genblk1[1].mem[1][8]_i_1__31_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_54\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_54\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_54\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_54\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_54\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_54\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_54\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_54\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__31_n_0\,
      D => last_spk_in_burst_fifo(13),
      Q => \genblk1[1].mem_reg[1]_54\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n051_out,
      O => \genblk1[2].mem[2][8]_i_1__31_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_53\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_53\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_53\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_53\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_53\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_53\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_53\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_53\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__31_n_0\,
      D => last_spk_in_burst_fifo(13),
      Q => \genblk1[2].mem_reg[2]_53\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n051_out,
      O => \genblk1[3].mem[3][8]_i_1__31_n_0\
    );
\genblk1[3].mem[3][8]_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_4__6_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[3].mem[3][8]_i_5__19_n_0\,
      O => last_spk_in_burst_fifo(13)
    );
\genblk1[3].mem[3][8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFCAFCFCFAFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_14\,
      I1 => \genblk1[3].mem[3][8]_i_14_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_14_1\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \^priority_reg[3]_0\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \^priority_reg[2]_rep\,
      I5 => \genblk1[0].mem_reg[0][8]_3\,
      O => \genblk1[3].mem[3][8]_i_4__6_n_0\
    );
\genblk1[3].mem[3][8]_i_5__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \^priority_reg[2]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_5__19_n_0\
    );
\genblk1[3].mem[3][8]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__17\,
      I1 => \genblk1[3].mem[3][8]_i_3__17_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__17_1\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \genblk1[3].mem[3][8]_i_3__17_2\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFBE00B"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_5__18_2\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \genblk1[3].mem[3][8]_i_3__12\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD000DDFFDDFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__18\,
      I1 => \genblk1[3].mem[3][8]_i_5__18_0\,
      I2 => \genblk1[3].mem[3][8]_i_5__18_1\,
      I3 => \genblk1[3].mem[3][8]_i_5__18_2\,
      I4 => \genblk1[3].mem[3][8]_i_5__18_3\,
      I5 => \fill_cnt_reg[1]_0\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_52\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_52\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_52\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_52\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_52\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_52\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_52\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_52\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__31_n_0\,
      D => last_spk_in_burst_fifo(13),
      Q => \genblk1[3].mem_reg[3]_52\(8),
      R => '0'
    );
\read_ptr[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n049_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__12_n_0\
    );
\read_ptr[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n049_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__12_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__12_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__12_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__12_n_0\
    );
\write_ptr[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n051_out,
      O => \write_ptr[4]_i_1__12_n_0\
    );
\write_ptr[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__12_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__12_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_30 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \empty_i_6__53\ : in STD_LOGIC;
    \empty_i_6__53_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__51_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \empty_i_3__46_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__31\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__31_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__31_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__25_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \AEROUT_ADDR_reg[7]_i_77\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_282_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \AEROUT_ADDR_reg[7]_i_137\ : in STD_LOGIC;
    SRAM_reg_0_i_131 : in STD_LOGIC;
    SRAM_reg_0_i_126 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_129\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_88\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_110\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_30 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_30;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_30 is
  signal \AEROUT_ADDR[7]_i_203_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_258_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_381_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_421_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_518_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_609_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_645_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 348 downto 342 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__37_n_0\ : STD_LOGIC;
  signal \empty_i_6__37_n_0\ : STD_LOGIC;
  signal \empty_i_7__49_n_0\ : STD_LOGIC;
  signal \empty_i_9__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__25_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__17_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__46_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_155\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__45_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_154\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__45_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_153\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__45_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__38_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__39_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_152\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 38 to 38 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0149_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0151_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__37_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__37_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__36\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \empty_i_7__49\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \empty_i_9__9\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__52\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__37\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__38\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__37\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__37\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__37\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__37\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__37\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__37\ : label is "soft_lutpair342";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__1\ <= \^priority_reg[1]_rep__1\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(343),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_282_0\(1),
      O => \AEROUT_ADDR[7]_i_203_n_0\
    );
\AEROUT_ADDR[7]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(342),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_282_0\(0),
      O => \AEROUT_ADDR[7]_i_258_n_0\
    );
\AEROUT_ADDR[7]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(7),
      I1 => \genblk1[0].mem_reg[0]_155\(7),
      I2 => \genblk1[3].mem_reg[3]_152\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_381\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(345),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_282_0\(3),
      O => \AEROUT_ADDR[7]_i_381_n_0\
    );
\AEROUT_ADDR[7]_i_421\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(347),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_282_0\(5),
      O => \AEROUT_ADDR[7]_i_421_n_0\
    );
\AEROUT_ADDR[7]_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(1),
      I1 => \genblk1[0].mem_reg[0]_155\(1),
      I2 => \genblk1[3].mem_reg[3]_152\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(1),
      O => data_out_fifo(343)
    );
\AEROUT_ADDR[7]_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(346),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_282_0\(4),
      O => \AEROUT_ADDR[7]_i_518_n_0\
    );
\AEROUT_ADDR[7]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(8),
      I1 => \genblk1[0].mem_reg[0]_155\(8),
      I2 => \genblk1[3].mem_reg[3]_152\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(0),
      I1 => \genblk1[0].mem_reg[0]_155\(0),
      I2 => \genblk1[3].mem_reg[3]_152\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(0),
      O => data_out_fifo(342)
    );
\AEROUT_ADDR[7]_i_609\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(348),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_282_0\(6),
      O => \AEROUT_ADDR[7]_i_609_n_0\
    );
\AEROUT_ADDR[7]_i_645\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(344),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR_reg[7]_i_282_0\(2),
      I3 => last_spk_in_burst_int1(2),
      O => \AEROUT_ADDR[7]_i_645_n_0\
    );
\AEROUT_ADDR[7]_i_715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(3),
      I1 => \genblk1[0].mem_reg[0]_155\(3),
      I2 => \genblk1[3].mem_reg[3]_152\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(3),
      O => data_out_fifo(345)
    );
\AEROUT_ADDR[7]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(5),
      I1 => \genblk1[0].mem_reg[0]_155\(5),
      I2 => \genblk1[3].mem_reg[3]_152\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(5),
      O => data_out_fifo(347)
    );
\AEROUT_ADDR[7]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(4),
      I1 => \genblk1[0].mem_reg[0]_155\(4),
      I2 => \genblk1[3].mem_reg[3]_152\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(4),
      O => data_out_fifo(346)
    );
\AEROUT_ADDR[7]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(6),
      I1 => \genblk1[0].mem_reg[0]_155\(6),
      I2 => \genblk1[3].mem_reg[3]_152\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(6),
      O => data_out_fifo(348)
    );
\AEROUT_ADDR[7]_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_154\(2),
      I1 => \genblk1[0].mem_reg[0]_155\(2),
      I2 => \genblk1[3].mem_reg[3]_152\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_153\(2),
      O => data_out_fifo(344)
    );
\AEROUT_ADDR_reg[7]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_258_n_0\,
      I1 => SRAM_reg_0_i_126,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_381_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_77\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_421_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_88\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_241\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_518_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_110\,
      O => \priority_reg[7]_5\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_609_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_129\,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_645_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_137\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_203_n_0\,
      I1 => SRAM_reg_0_i_131,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_10__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC8080FFFFFFFFFF"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__25_0\,
      I1 => \empty_i_6__53_0\,
      I2 => \empty_i_6__53\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^priority_reg[1]_rep__1\
    );
\empty_i_10__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD55557"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \empty_i_6__53\,
      I3 => \empty_i_6__53_0\,
      I4 => Q(0),
      O => \^priority_reg[5]\
    );
\empty_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0151_out,
      I2 => pop_req_n0149_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__37_n_0\
    );
\empty_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_6__37_n_0\,
      I3 => \empty_i_7__49_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n0151_out
    );
\empty_i_4__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0149_out
    );
\empty_i_6__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \empty_i_3__46_0\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \fill_cnt[4]_i_3__51_0\,
      O => \empty_i_6__37_n_0\
    );
\empty_i_7__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_9__9_n_0\,
      I1 => \^priority_reg[1]_rep__1\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      O => \empty_i_7__49_n_0\
    );
\empty_i_9__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__9_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__37_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__37_n_0\
    );
\fill_cnt[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0149_out,
      I3 => push_req_n0151_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__52_n_0\
    );
\fill_cnt[2]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0149_out,
      I3 => push_req_n0151_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__37_n_0\
    );
\fill_cnt[3]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0151_out,
      I1 => \fill_cnt[3]_i_2__37_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__37_n_0\
    );
\fill_cnt[3]_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0149_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__37_n_0\
    );
\fill_cnt[4]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0151_out,
      I2 => pop_req_n0149_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__37_n_0\
    );
\fill_cnt[4]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__51_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__37_n_0\
    );
\fill_cnt[4]_i_3__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__37_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__25_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__51_n_0\
    );
\fill_cnt[4]_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__51_0\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \empty_i_3__46_0\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \fill_cnt[4]_i_5__17_n_0\,
      I5 => \empty_i_9__9_n_0\,
      O => \fill_cnt[4]_i_4__25_n_0\
    );
\fill_cnt[4]_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808808A8888808A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[3].mem[3][8]_i_4__31_1\,
      I2 => \empty_i_6__53\,
      I3 => \^priority_reg[5]\,
      I4 => \empty_i_6__53_0\,
      I5 => \fill_cnt[4]_i_4__25_0\,
      O => \fill_cnt[4]_i_5__17_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__37_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__52_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__37_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__37_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__37_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0151_out,
      O => \genblk1[0].mem[0][8]_i_1__46_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_155\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_155\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_155\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_155\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_155\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_155\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_155\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_155\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__46_n_0\,
      D => last_spk_in_burst_fifo(38),
      Q => \genblk1[0].mem_reg[0]_155\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0151_out,
      O => \genblk1[1].mem[1][8]_i_1__45_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_154\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_154\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_154\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_154\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_154\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_154\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_154\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_154\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__45_n_0\,
      D => last_spk_in_burst_fifo(38),
      Q => \genblk1[1].mem_reg[1]_154\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0151_out,
      O => \genblk1[2].mem[2][8]_i_1__45_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_153\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_153\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_153\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_153\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_153\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_153\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_153\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_153\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__45_n_0\,
      D => last_spk_in_burst_fifo(38),
      Q => \genblk1[2].mem_reg[2]_153\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0151_out,
      O => \genblk1[3].mem[3][8]_i_1__45_n_0\
    );
\genblk1[3].mem[3][8]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_4__38_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__39_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_3\,
      O => last_spk_in_burst_fifo(38)
    );
\genblk1[3].mem[3][8]_i_4__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      O => \genblk1[3].mem[3][8]_i_4__38_n_0\
    );
\genblk1[3].mem[3][8]_i_5__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \^priority_reg[2]_rep__0\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_5__39_n_0\
    );
\genblk1[3].mem[3][8]_i_6__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFAAAAAAAACF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__31\,
      I1 => \genblk1[3].mem[3][8]_i_4__31_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__31_1\,
      I3 => \empty_i_6__53\,
      I4 => \empty_i_6__53_0\,
      I5 => Q(0),
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_152\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_152\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_152\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_152\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_152\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_152\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_152\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_152\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__45_n_0\,
      D => last_spk_in_burst_fifo(38),
      Q => \genblk1[3].mem_reg[3]_152\(8),
      R => '0'
    );
\read_ptr[0]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0149_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__37_n_0\
    );
\read_ptr[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0149_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__37_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__37_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__37_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__37_n_0\
    );
\write_ptr[1]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0151_out,
      O => \write_ptr[4]_i_1__37_n_0\
    );
\write_ptr[4]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__37_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__37_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_31 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \priority_reg[7]_6\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__14\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__14_0\ : in STD_LOGIC;
    \empty_i_3__44\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__19\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__19_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__19_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__18\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__16_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \empty_i_6__38\ : in STD_LOGIC;
    \priority_reg[7]_7\ : in STD_LOGIC;
    \empty_i_3__45_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__27_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__27_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__27_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \AEROUT_ADDR_reg[7]_i_104\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_208_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \AEROUT_ADDR_reg[7]_i_73\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_134\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_95\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_123\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_65\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_125\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_82\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_31 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_31;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_31 is
  signal \AEROUT_ADDR[7]_i_314_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_365_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_397_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_449_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_494_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_582_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_593_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_629_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 359 downto 352 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__38_n_0\ : STD_LOGIC;
  signal \empty_i_5__45_n_0\ : STD_LOGIC;
  signal \empty_i_6__53_n_0\ : STD_LOGIC;
  signal \empty_i_9__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__38_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__16_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__45_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_159\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__44_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_158\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__44_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_157\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__44_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__42_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__30_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_156\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 39 to 39 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0153_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0155_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__38_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__38_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__37\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \empty_i_6__53\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \empty_i_9__10\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__17\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__38\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_17\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_3__42\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \priority[7]_i_8\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__38\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__38\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__38\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__38\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__38\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__38\ : label is "soft_lutpair349";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep_0\ <= \^priority_reg[2]_rep_0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(357),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(5),
      O => \AEROUT_ADDR[7]_i_314_n_0\
    );
\AEROUT_ADDR[7]_i_365\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(353),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(1),
      O => \AEROUT_ADDR[7]_i_365_n_0\
    );
\AEROUT_ADDR[7]_i_397\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(355),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(3),
      O => \AEROUT_ADDR[7]_i_397_n_0\
    );
\AEROUT_ADDR[7]_i_449\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(359),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(7),
      O => \AEROUT_ADDR[7]_i_449_n_0\
    );
\AEROUT_ADDR[7]_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(0),
      I1 => \genblk1[0].mem_reg[0]_159\(0),
      I2 => \genblk1[3].mem_reg[3]_156\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(0),
      O => \genblk1[1].mem_reg[1][0]_0\(0)
    );
\AEROUT_ADDR[7]_i_494\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(354),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(2),
      O => \AEROUT_ADDR[7]_i_494_n_0\
    );
\AEROUT_ADDR[7]_i_582\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(358),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(6),
      O => \AEROUT_ADDR[7]_i_582_n_0\
    );
\AEROUT_ADDR[7]_i_593\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(356),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_208_0\(4),
      O => \AEROUT_ADDR[7]_i_593_n_0\
    );
\AEROUT_ADDR[7]_i_629\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(352),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR_reg[7]_i_208_0\(0),
      I3 => last_spk_in_burst_int1(2),
      O => \AEROUT_ADDR[7]_i_629_n_0\
    );
\AEROUT_ADDR[7]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(6),
      I1 => \genblk1[0].mem_reg[0]_159\(6),
      I2 => \genblk1[3].mem_reg[3]_156\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(6),
      O => data_out_fifo(357)
    );
\AEROUT_ADDR[7]_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(2),
      I1 => \genblk1[0].mem_reg[0]_159\(2),
      I2 => \genblk1[3].mem_reg[3]_156\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(2),
      O => data_out_fifo(353)
    );
\AEROUT_ADDR[7]_i_739\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(4),
      I1 => \genblk1[0].mem_reg[0]_159\(4),
      I2 => \genblk1[3].mem_reg[3]_156\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(4),
      O => data_out_fifo(355)
    );
\AEROUT_ADDR[7]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(8),
      I1 => \genblk1[0].mem_reg[0]_159\(8),
      I2 => \genblk1[3].mem_reg[3]_156\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(8),
      O => data_out_fifo(359)
    );
\AEROUT_ADDR[7]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(3),
      I1 => \genblk1[0].mem_reg[0]_159\(3),
      I2 => \genblk1[3].mem_reg[3]_156\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(3),
      O => data_out_fifo(354)
    );
\AEROUT_ADDR[7]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(7),
      I1 => \genblk1[0].mem_reg[0]_159\(7),
      I2 => \genblk1[3].mem_reg[3]_156\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(7),
      O => data_out_fifo(358)
    );
\AEROUT_ADDR[7]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(5),
      I1 => \genblk1[0].mem_reg[0]_159\(5),
      I2 => \genblk1[3].mem_reg[3]_156\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(5),
      O => data_out_fifo(356)
    );
\AEROUT_ADDR[7]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_158\(1),
      I1 => \genblk1[0].mem_reg[0]_159\(1),
      I2 => \genblk1[3].mem_reg[3]_156\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_157\(1),
      O => data_out_fifo(352)
    );
\AEROUT_ADDR_reg[7]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_314_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_65\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_365_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_73\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_182\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_397_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_82\,
      O => \priority_reg[7]_6\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_449_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_95\,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_229\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_494_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_104\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_268\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_582_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_123\,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_593_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_125\,
      O => \priority_reg[7]_5\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_629_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_134\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB888B888"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__19\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => Q(0),
      I3 => \fill_cnt[4]_i_4__19_0\,
      I4 => \fill_cnt[4]_i_4__19_1\,
      I5 => Q(2),
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0155_out,
      I2 => pop_req_n0153_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__38_n_0\
    );
\empty_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_5__45_n_0\,
      I3 => \empty_i_6__53_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0155_out
    );
\empty_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0153_out
    );
\empty_i_5__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_9\,
      I1 => \fill_cnt[4]_i_3__16_0\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \^priority_reg[2]_rep__0\,
      O => \empty_i_5__45_n_0\
    );
\empty_i_6__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_9__10_n_0\,
      I1 => \empty_i_3__45_0\,
      I2 => \genblk1[0].mem_reg[0][8]_12\,
      O => \empty_i_6__53_n_0\
    );
\empty_i_7__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__44\,
      I1 => \genblk1[0].mem_reg[0][8]_6\,
      I2 => \^priority_reg[2]_rep__1\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_8__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF03FF80FFFFFF"
    )
        port map (
      I0 => \empty_i_6__38\,
      I1 => \priority_reg[7]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_9__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__10_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__38_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__38_n_0\
    );
\fill_cnt[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0153_out,
      I3 => push_req_n0155_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__17_n_0\
    );
\fill_cnt[2]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0153_out,
      I3 => push_req_n0155_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__38_n_0\
    );
\fill_cnt[3]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0155_out,
      I1 => \fill_cnt[3]_i_2__38_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__38_n_0\
    );
\fill_cnt[3]_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0153_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__38_n_0\
    );
\fill_cnt[4]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0155_out,
      I2 => pop_req_n0153_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__38_n_0\
    );
\fill_cnt[4]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__16_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__38_n_0\
    );
\fill_cnt[4]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__38_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__27_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__16_n_0\
    );
\fill_cnt[4]_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \fill_cnt[4]_i_3__16_0\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \fill_cnt[4]_i_5__16_n_0\,
      I5 => \empty_i_9__10_n_0\,
      O => \fill_cnt[4]_i_4__27_n_0\
    );
\fill_cnt[4]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808808A8888808A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_12\,
      I1 => \fill_cnt[4]_i_4__27_0\,
      I2 => \priority_reg[7]_7\,
      I3 => \fill_cnt[4]_i_4__27_1\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      I5 => \fill_cnt[4]_i_4__27_2\,
      O => \fill_cnt[4]_i_5__16_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__38_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__17_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__38_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__38_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__38_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0155_out,
      O => \genblk1[0].mem[0][8]_i_1__45_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_159\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_159\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_159\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_159\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_159\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_159\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_159\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_159\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__45_n_0\,
      D => last_spk_in_burst_fifo(39),
      Q => \genblk1[0].mem_reg[0]_159\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0155_out,
      O => \genblk1[1].mem[1][8]_i_1__44_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_158\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_158\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_158\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_158\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_158\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_158\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_158\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_158\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__44_n_0\,
      D => last_spk_in_burst_fifo(39),
      Q => \genblk1[1].mem_reg[1]_158\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0155_out,
      O => \genblk1[2].mem[2][8]_i_1__44_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_157\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_157\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_157\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_157\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_157\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_157\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_157\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_157\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__44_n_0\,
      D => last_spk_in_burst_fifo(39),
      Q => \genblk1[2].mem_reg[2]_157\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200008"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \priority_reg[7]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => Q(0),
      O => \priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0155_out,
      O => \genblk1[3].mem[3][8]_i_1__44_n_0\
    );
\genblk1[3].mem[3][8]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_3__42_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__30_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[2]_rep\,
      O => last_spk_in_burst_fifo(39)
    );
\genblk1[3].mem[3][8]_i_3__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_12\,
      I1 => \genblk1[0].mem_reg[0][8]_13\,
      O => \genblk1[3].mem[3][8]_i_3__42_n_0\
    );
\genblk1[3].mem[3][8]_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800282"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_9\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_11\,
      O => \genblk1[3].mem[3][8]_i_4__30_n_0\
    );
\genblk1[3].mem[3][8]_i_5__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \^priority_reg[2]_rep_0\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFFFFFFFFBB88"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__14\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \^priority_reg[5]\,
      I3 => \genblk1[3].mem[3][8]_i_5__14_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \^priority_reg[2]_rep_0\
    );
\genblk1[3].mem[3][8]_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => \genblk1[3].mem[3][8]_i_6__18\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_156\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_156\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_156\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_156\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_156\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_156\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_156\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_156\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__44_n_0\,
      D => last_spk_in_burst_fifo(39),
      Q => \genblk1[3].mem_reg[3]_156\(8),
      R => '0'
    );
\priority[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \priority_reg[7]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      O => \priority_reg[2]_rep__0_0\
    );
\read_ptr[0]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0153_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__38_n_0\
    );
\read_ptr[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0153_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__38_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__38_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__38_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__38_n_0\
    );
\write_ptr[1]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0155_out,
      O => \write_ptr[4]_i_1__38_n_0\
    );
\write_ptr[4]_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__38_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__38_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_32 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__35\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__9_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_2\ : in STD_LOGIC;
    \empty_i_3__14\ : in STD_LOGIC;
    \empty_i_3__14_0\ : in STD_LOGIC;
    \empty_i_3__14_1\ : in STD_LOGIC;
    \empty_i_3__14_2\ : in STD_LOGIC;
    \empty_i_3__14_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__6_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__6_1\ : in STD_LOGIC;
    \empty_i_6__14_0\ : in STD_LOGIC;
    \empty_i_6__14_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__9_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__9_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__9_3\ : in STD_LOGIC;
    \empty_i_6__14_2\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_32 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_32;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_32 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_11__18_n_0\ : STD_LOGIC;
  signal \empty_i_12__4_n_0\ : STD_LOGIC;
  signal \empty_i_1__2_n_0\ : STD_LOGIC;
  signal empty_i_20_n_0 : STD_LOGIC;
  signal \empty_i_6__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__6_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__15_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_15\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__14_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_14\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__14_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_13\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_15_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_1__14_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_20_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__28_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__52_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_12\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n09_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n011_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_20 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \empty_i_2__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \empty_i_4__7\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__7\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__2\ : label is "soft_lutpair356";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(2),
      I1 => \genblk1[0].mem_reg[0]_15\(2),
      I2 => \genblk1[3].mem_reg[3]_12\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(4),
      I1 => \genblk1[0].mem_reg[0]_15\(4),
      I2 => \genblk1[3].mem_reg[3]_12\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(3),
      I1 => \genblk1[0].mem_reg[0]_15\(3),
      I2 => \genblk1[3].mem_reg[3]_12\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(6),
      I1 => \genblk1[0].mem_reg[0]_15\(6),
      I2 => \genblk1[3].mem_reg[3]_12\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(8),
      I1 => \genblk1[0].mem_reg[0]_15\(8),
      I2 => \genblk1[3].mem_reg[3]_12\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(0),
      I1 => \genblk1[0].mem_reg[0]_15\(0),
      I2 => \genblk1[3].mem_reg[3]_12\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(7),
      I1 => \genblk1[0].mem_reg[0]_15\(7),
      I2 => \genblk1[3].mem_reg[3]_12\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(1),
      I1 => \genblk1[0].mem_reg[0]_15\(1),
      I2 => \genblk1[3].mem_reg[3]_12\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_14\(5),
      I1 => \genblk1[0].mem_reg[0]_15\(5),
      I2 => \genblk1[3].mem_reg[3]_12\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_13\(5),
      O => data_out_fifo(5)
    );
\empty_i_11__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => empty_i_20_n_0,
      I1 => \empty_i_6__14_2\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(0),
      O => \empty_i_11__18_n_0\
    );
\empty_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020A02"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \empty_i_6__14_0\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \empty_i_6__14_1\,
      O => \empty_i_12__4_n_0\
    );
\empty_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n011_out,
      I2 => pop_req_n09_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__2_n_0\
    );
empty_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_20_n_0
    );
\empty_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77740000"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \write_ptr_reg[0]_0\,
      I3 => \write_ptr_reg[0]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_6__14_n_0\,
      O => push_req_n011_out
    );
\empty_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \read_ptr_reg[0]_1\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n09_out
    );
\empty_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_3__14\,
      I1 => \empty_i_3__14_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__28\,
      I3 => \empty_i_3__14_1\,
      I4 => \empty_i_3__14_2\,
      I5 => \empty_i_3__14_3\,
      O => \^priority_reg[5]\
    );
\empty_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__6_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \fill_cnt[4]_i_3__6_1\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \empty_i_11__18_n_0\,
      I5 => \empty_i_12__4_n_0\,
      O => \empty_i_6__14_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__2_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__2_n_0\
    );
\fill_cnt[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n09_out,
      I3 => push_req_n011_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__7_n_0\
    );
\fill_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n09_out,
      I3 => push_req_n011_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__2_n_0\
    );
\fill_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n011_out,
      I1 => \fill_cnt[3]_i_2__2_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__2_n_0\
    );
\fill_cnt[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_1\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__2_n_0\
    );
\fill_cnt[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n011_out,
      I2 => pop_req_n09_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__2_n_0\
    );
\fill_cnt[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__6_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__2_n_0\
    );
\fill_cnt[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220202022202"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__2_n_0\,
      I1 => \empty_i_6__14_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \^priority_reg[5]\,
      O => \fill_cnt[4]_i_3__6_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__2_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__7_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__2_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__2_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__2_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n011_out,
      O => \genblk1[0].mem[0][8]_i_1__15_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_15\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_15\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_15\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_15\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_15\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_15\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_15\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_15\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__15_n_0\,
      D => last_spk_in_burst_fifo(3),
      Q => \genblk1[0].mem_reg[0]_15\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n011_out,
      O => \genblk1[1].mem[1][8]_i_1__14_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_14\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_14\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_14\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_14\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_14\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_14\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_14\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_14\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__14_n_0\,
      D => last_spk_in_burst_fifo(3),
      Q => \genblk1[1].mem_reg[1]_14\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n011_out,
      O => \genblk1[2].mem[2][8]_i_1__14_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_13\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_13\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_13\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_13\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_13\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_13\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_13\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_13\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__14_n_0\,
      D => last_spk_in_burst_fifo(3),
      Q => \genblk1[2].mem_reg[2]_13\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFF3F"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__9_1\,
      I1 => \empty_i_3__14_2\,
      I2 => Q(3),
      I3 => \genblk1[3].mem[3][8]_i_7__9_2\,
      I4 => \genblk1[3].mem[3][8]_i_7__9_3\,
      O => \genblk1[3].mem[3][8]_i_15_n_0\
    );
\genblk1[3].mem[3][8]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n011_out,
      O => \genblk1[3].mem[3][8]_i_1__14_n_0\
    );
\genblk1[3].mem[3][8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E00"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[3].mem[3][8]_i_7__9_0\,
      I2 => Q(2),
      I3 => Q(3),
      O => \genblk1[3].mem[3][8]_i_20_n_0\
    );
\genblk1[3].mem[3][8]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__28_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__52_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      I5 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(3)
    );
\genblk1[3].mem[3][8]_i_4__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \^priority_reg[4]\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \^priority_reg[3]\,
      O => \genblk1[3].mem[3][8]_i_4__28_n_0\
    );
\genblk1[3].mem[3][8]_i_5__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001050100010"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \read_ptr_reg[0]_1\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => \genblk1[3].mem[3][8]_i_5__52_n_0\
    );
\genblk1[3].mem[3][8]_i_7__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__35\,
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(3),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8888BB8BBB8B"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_15_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__28\,
      I2 => \genblk1[3].mem[3][8]_i_3__28_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__28_1\,
      I4 => \genblk1[3].mem[3][8]_i_3__28_2\,
      I5 => \genblk1[3].mem[3][8]_i_20_n_0\,
      O => \^priority_reg[4]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_12\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_12\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_12\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_12\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_12\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_12\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_12\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_12\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__14_n_0\,
      D => last_spk_in_burst_fifo(3),
      Q => \genblk1[3].mem_reg[3]_12\(8),
      R => '0'
    );
\read_ptr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \read_ptr_reg[0]_1\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__2_n_0\
    );
\read_ptr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_2\,
      I2 => \read_ptr_reg[0]_0\,
      I3 => Q(1),
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n09_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__2_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__2_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__2_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__2_n_0\
    );
\write_ptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n011_out,
      O => \write_ptr[4]_i_1__2_n_0\
    );
\write_ptr[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__2_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__2_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_33 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[1]\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \empty_i_5__48\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_i_5__48_0\ : in STD_LOGIC;
    \empty_i_5__48_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \empty_i_3__43\ : in STD_LOGIC;
    \empty_i_3__43_0\ : in STD_LOGIC;
    \empty_i_3__43_1\ : in STD_LOGIC;
    \empty_i_3__43_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__29_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__29_1\ : in STD_LOGIC;
    \empty_i_5__15\ : in STD_LOGIC;
    \empty_i_5__15_0\ : in STD_LOGIC;
    \empty_i_5__15_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__29_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__29_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \AEROUT_ADDR_reg[2]_i_3\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_6\ : in STD_LOGIC;
    \AEROUT_ADDR[4]_i_13\ : in STD_LOGIC;
    SRAM_reg_0_i_79_0 : in STD_LOGIC;
    SRAM_reg_0_i_79_1 : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_9\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_9_0\ : in STD_LOGIC;
    SRAM_reg_0_i_110_0 : in STD_LOGIC;
    SRAM_reg_0_i_110_1 : in STD_LOGIC;
    SRAM_reg_0_i_110_2 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_89\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_288_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR_reg[7]_i_111\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_78\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_138\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_132\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_130\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_33 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_33;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_33 is
  signal \AEROUT_ADDR[0]_i_26_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_385_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_425_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_522_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_613_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_621_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_649_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_110_n_0 : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 368 downto 360 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__39_n_0\ : STD_LOGIC;
  signal \empty_i_6__38_n_0\ : STD_LOGIC;
  signal \empty_i_7__52_n_0\ : STD_LOGIC;
  signal \empty_i_9__11_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__19_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__44_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_163\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__43_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_162\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__43_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_161\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__43_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__39_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__38_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_160\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 40 to 40 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0157_out : STD_LOGIC;
  signal \^priority_reg[1]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal push_req_n0159_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__39_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__39_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__38\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \empty_i_7__52\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \empty_i_9__11\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__30\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__39\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__39\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__39\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__39\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__39\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__39\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__39\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__39\ : label is "soft_lutpair360";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]\ <= \^priority_reg[1]\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
\AEROUT_ADDR[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[0]_i_26_n_0\,
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[0]_i_9\,
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[0]_i_9_0\,
      O => \priority_reg[5]_2\
    );
\AEROUT_ADDR[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]\,
      I1 => SRAM_reg_0_i_110_0,
      I2 => last_spk_in_burst_int1(3),
      I3 => SRAM_reg_0_i_110_1,
      I4 => last_spk_in_burst_int1(4),
      I5 => SRAM_reg_0_i_110_2,
      O => \AEROUT_ADDR[0]_i_26_n_0\
    );
\AEROUT_ADDR[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[5]_1\,
      I1 => Q(1),
      I2 => \AEROUT_ADDR[1]_i_6\,
      O => \^priority_reg[1]\
    );
\AEROUT_ADDR[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => last_spk_in_burst_int1(9),
      I1 => last_spk_in_burst_int1(8),
      I2 => \^priority_reg[1]\,
      I3 => Q(0),
      I4 => \AEROUT_ADDR_reg[2]_i_3\,
      O => \priority_reg[0]\
    );
\AEROUT_ADDR[7]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(5),
      I1 => \genblk1[0].mem_reg[0]_163\(5),
      I2 => \genblk1[3].mem_reg[3]_160\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(5),
      O => \genblk1[1].mem_reg[1][7]_0\(0)
    );
\AEROUT_ADDR[7]_i_385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(361),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_288_0\(1),
      O => \AEROUT_ADDR[7]_i_385_n_0\
    );
\AEROUT_ADDR[7]_i_425\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(363),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_288_0\(3),
      O => \AEROUT_ADDR[7]_i_425_n_0\
    );
\AEROUT_ADDR[7]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(7),
      I1 => \genblk1[0].mem_reg[0]_163\(7),
      I2 => \genblk1[3].mem_reg[3]_160\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(7),
      O => \genblk1[1].mem_reg[1][7]_0\(2)
    );
\AEROUT_ADDR[7]_i_522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(362),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_288_0\(2),
      O => \AEROUT_ADDR[7]_i_522_n_0\
    );
\AEROUT_ADDR[7]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(6),
      I1 => \genblk1[0].mem_reg[0]_163\(6),
      I2 => \genblk1[3].mem_reg[3]_160\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(6),
      O => \genblk1[1].mem_reg[1][7]_0\(1)
    );
\AEROUT_ADDR[7]_i_613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(364),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_288_0\(4),
      O => \AEROUT_ADDR[7]_i_613_n_0\
    );
\AEROUT_ADDR[7]_i_621\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(368),
      I1 => last_spk_in_burst_int1(6),
      I2 => \AEROUT_ADDR_reg[7]_i_288_0\(5),
      I3 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_621_n_0\
    );
\AEROUT_ADDR[7]_i_649\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(360),
      I1 => last_spk_in_burst_int1(6),
      I2 => \AEROUT_ADDR_reg[7]_i_288_0\(0),
      I3 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_649_n_0\
    );
\AEROUT_ADDR[7]_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(1),
      I1 => \genblk1[0].mem_reg[0]_163\(1),
      I2 => \genblk1[3].mem_reg[3]_160\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(1),
      O => data_out_fifo(361)
    );
\AEROUT_ADDR[7]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(3),
      I1 => \genblk1[0].mem_reg[0]_163\(3),
      I2 => \genblk1[3].mem_reg[3]_160\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(3),
      O => data_out_fifo(363)
    );
\AEROUT_ADDR[7]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(2),
      I1 => \genblk1[0].mem_reg[0]_163\(2),
      I2 => \genblk1[3].mem_reg[3]_160\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(2),
      O => data_out_fifo(362)
    );
\AEROUT_ADDR[7]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(4),
      I1 => \genblk1[0].mem_reg[0]_163\(4),
      I2 => \genblk1[3].mem_reg[3]_160\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(4),
      O => data_out_fifo(364)
    );
\AEROUT_ADDR[7]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(8),
      I1 => \genblk1[0].mem_reg[0]_163\(8),
      I2 => \genblk1[3].mem_reg[3]_160\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(8),
      O => data_out_fifo(368)
    );
\AEROUT_ADDR[7]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_162\(0),
      I1 => \genblk1[0].mem_reg[0]_163\(0),
      I2 => \genblk1[3].mem_reg[3]_160\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_161\(0),
      O => data_out_fifo(360)
    );
\AEROUT_ADDR_reg[7]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_385_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_78\,
      O => \priority_reg[7]_2\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_425_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_89\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_522_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_111\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_613_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_130\,
      O => \priority_reg[7]_4\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_621_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_132\,
      O => \^priority_reg[7]\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_649_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_138\,
      O => \priority_reg[7]_3\,
      S => last_spk_in_burst_int1(5)
    );
SRAM_reg_0_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000BFF"
    )
        port map (
      I0 => last_spk_in_burst_int1(2),
      I1 => \AEROUT_ADDR[0]_i_26_n_0\,
      I2 => SRAM_reg_0_i_79_0,
      I3 => last_spk_in_burst_int1(1),
      I4 => SRAM_reg_0_i_79_1,
      O => SRAM_reg_0_i_110_n_0
    );
SRAM_reg_0_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SRAM_reg_0_i_110_n_0,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[4]_i_13\,
      O => \^priority_reg[5]_1\
    );
\empty_i_10__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBBFBFBFBFBF"
    )
        port map (
      I0 => \empty_i_5__48\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => \empty_i_5__48_0\,
      I4 => \empty_i_5__48_1\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\empty_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0159_out,
      I2 => pop_req_n0157_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__39_n_0\
    );
\empty_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__38_n_0\,
      I3 => \empty_i_7__52_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \write_ptr_reg[0]_0\,
      O => push_req_n0159_out
    );
\empty_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n0157_out
    );
\empty_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_3__43\,
      I1 => \empty_i_3__43_0\,
      I2 => \empty_i_3__43_1\,
      I3 => \empty_i_3__43_2\,
      I4 => \^priority_reg[5]_0\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_6__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \fill_cnt[4]_i_3__29_2\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \fill_cnt[4]_i_3__29_3\,
      O => \empty_i_6__38_n_0\
    );
\empty_i_7__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_i_9__11_n_0\,
      I1 => \^priority_reg[5]\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      O => \empty_i_7__52_n_0\
    );
\empty_i_8__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => Q(4),
      I1 => \empty_i_5__15\,
      I2 => Q(3),
      I3 => \empty_i_5__15_0\,
      I4 => Q(2),
      I5 => \empty_i_5__15_1\,
      O => \^priority_reg[5]_0\
    );
\empty_i_9__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__11_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__39_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__39_n_0\
    );
\fill_cnt[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0157_out,
      I3 => push_req_n0159_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__30_n_0\
    );
\fill_cnt[2]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n0157_out,
      I3 => push_req_n0159_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__39_n_0\
    );
\fill_cnt[3]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0159_out,
      I1 => \fill_cnt[3]_i_2__39_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__39_n_0\
    );
\fill_cnt[3]_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0157_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__39_n_0\
    );
\fill_cnt[4]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n0159_out,
      I2 => pop_req_n0157_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__39_n_0\
    );
\fill_cnt[4]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__29_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__39_n_0\
    );
\fill_cnt[4]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__39_n_0\,
      I1 => \fill_cnt[4]_i_4__19_n_0\,
      I2 => \empty_i_7__52_n_0\,
      I3 => \empty_i_6__38_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep\,
      O => \fill_cnt[4]_i_3__29_n_0\
    );
\fill_cnt[4]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \fill_cnt[4]_i_3__29_0\,
      I4 => \empty_i_3__43_0\,
      I5 => \fill_cnt[4]_i_3__29_1\,
      O => \fill_cnt[4]_i_4__19_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__39_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__30_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__39_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__39_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__39_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0159_out,
      O => \genblk1[0].mem[0][8]_i_1__44_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_163\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_163\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_163\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_163\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_163\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_163\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_163\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_163\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__44_n_0\,
      D => last_spk_in_burst_fifo(40),
      Q => \genblk1[0].mem_reg[0]_163\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0159_out,
      O => \genblk1[1].mem[1][8]_i_1__43_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_162\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_162\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_162\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_162\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_162\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_162\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_162\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_162\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__43_n_0\,
      D => last_spk_in_burst_fifo(40),
      Q => \genblk1[1].mem_reg[1]_162\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0159_out,
      O => \genblk1[2].mem[2][8]_i_1__43_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_161\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_161\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_161\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_161\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_161\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_161\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_161\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_161\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__43_n_0\,
      D => last_spk_in_burst_fifo(40),
      Q => \genblk1[2].mem_reg[2]_161\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0159_out,
      O => \genblk1[3].mem[3][8]_i_1__43_n_0\
    );
\genblk1[3].mem[3][8]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__39_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__38_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \genblk1[0].mem_reg[0][8]_3\,
      O => last_spk_in_burst_fifo(40)
    );
\genblk1[3].mem[3][8]_i_4__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_9\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      O => \genblk1[3].mem[3][8]_i_4__39_n_0\
    );
\genblk1[3].mem[3][8]_i_5__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800282"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_5__38_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_160\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_160\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_160\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_160\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_160\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_160\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_160\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_160\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__43_n_0\,
      D => last_spk_in_burst_fifo(40),
      Q => \genblk1[3].mem_reg[3]_160\(8),
      R => '0'
    );
\read_ptr[0]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0157_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__39_n_0\
    );
\read_ptr[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0157_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__39_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__39_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__39_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__39_n_0\
    );
\write_ptr[1]_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0159_out,
      O => \write_ptr[4]_i_1__39_n_0\
    );
\write_ptr[4]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__39_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__39_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_34 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep_0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[0]_0\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    \priority_reg[5]_4\ : out STD_LOGIC;
    \priority_reg[5]_5\ : out STD_LOGIC;
    \priority_reg[5]_6\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[5]_7\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \priority_reg[5]_8\ : out STD_LOGIC;
    \priority_reg[7]_2\ : out STD_LOGIC;
    \priority_reg[7]_3\ : out STD_LOGIC;
    \priority_reg[5]_9\ : out STD_LOGIC;
    \priority_reg[7]_4\ : out STD_LOGIC;
    \priority_reg[5]_10\ : out STD_LOGIC;
    \priority_reg[7]_5\ : out STD_LOGIC;
    \priority_reg[7]_6\ : out STD_LOGIC;
    \priority_reg[7]_7\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \empty_i_3__42\ : in STD_LOGIC;
    \empty_i_6__25\ : in STD_LOGIC;
    \empty_i_6__25_0\ : in STD_LOGIC;
    \empty_i_6__25_1\ : in STD_LOGIC;
    \empty_i_6__25_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__15_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__26_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__26_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__46\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__39\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_3\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_3_0\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \AEROUT_ADDR_reg[1]_i_3\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_5_0\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_5_1\ : in STD_LOGIC;
    \AEROUT_ADDR[3]_i_11\ : in STD_LOGIC;
    \AEROUT_ADDR[5]_i_12\ : in STD_LOGIC;
    \AEROUT_ADDR[5]_i_12_0\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_9\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_9_0\ : in STD_LOGIC;
    SRAM_reg_0_i_101 : in STD_LOGIC;
    SRAM_reg_0_i_101_0 : in STD_LOGIC;
    SRAM_reg_0_i_101_1 : in STD_LOGIC;
    SRAM_reg_1_i_396 : in STD_LOGIC;
    SRAM_reg_1_i_396_0 : in STD_LOGIC;
    SRAM_reg_1_i_396_1 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_22\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_22_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_22_1\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_20\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_20_0\ : in STD_LOGIC;
    \AEROUT_ADDR[1]_i_20_1\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_16_0\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_16_1\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_16_2\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_18_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_21_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_126\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_169_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SRAM_reg_0_i_128 : in STD_LOGIC;
    SRAM_reg_0_i_122 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_74\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_76\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_136\ : in STD_LOGIC;
    SRAM_reg_0_i_130 : in STD_LOGIC;
    SRAM_reg_0_i_125 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_66\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_34 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_34;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_34 is
  signal \AEROUT_ADDR[0]_i_28_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_183_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_199_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_230_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_254_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_318_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_369_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_377_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_597_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_641_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 377 downto 369 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__40_n_0\ : STD_LOGIC;
  signal \empty_i_5__48_n_0\ : STD_LOGIC;
  signal \empty_i_8__5_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__26_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__43_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_167\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__42_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_166\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__42_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_165\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__42_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__43_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__49_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_164\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 41 to 41 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0161_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_2\ : STD_LOGIC;
  signal \^priority_reg[5]_3\ : STD_LOGIC;
  signal \^priority_reg[5]_4\ : STD_LOGIC;
  signal \^priority_reg[7]\ : STD_LOGIC;
  signal \^priority_reg[7]_0\ : STD_LOGIC;
  signal \^priority_reg[7]_1\ : STD_LOGIC;
  signal \^priority_reg[7]_2\ : STD_LOGIC;
  signal \^priority_reg[7]_3\ : STD_LOGIC;
  signal \^priority_reg[7]_4\ : STD_LOGIC;
  signal \^priority_reg[7]_5\ : STD_LOGIC;
  signal push_req_n0163_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__40_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__40_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__39\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \empty_i_8__5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__27\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__40\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__40\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__40\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__40\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__40\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__40\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__40\ : label is "soft_lutpair366";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep_0\ <= \^priority_reg[1]_rep_0\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_2\ <= \^priority_reg[5]_2\;
  \priority_reg[5]_3\ <= \^priority_reg[5]_3\;
  \priority_reg[5]_4\ <= \^priority_reg[5]_4\;
  \priority_reg[7]\ <= \^priority_reg[7]\;
  \priority_reg[7]_0\ <= \^priority_reg[7]_0\;
  \priority_reg[7]_1\ <= \^priority_reg[7]_1\;
  \priority_reg[7]_2\ <= \^priority_reg[7]_2\;
  \priority_reg[7]_3\ <= \^priority_reg[7]_3\;
  \priority_reg[7]_4\ <= \^priority_reg[7]_4\;
  \priority_reg[7]_5\ <= \^priority_reg[7]_5\;
\AEROUT_ADDR[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \AEROUT_ADDR[0]_i_28_n_0\,
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[0]_i_9\,
      I3 => \AEROUT_ADDR[0]_i_9_0\,
      I4 => last_spk_in_burst_int1(1),
      O => \priority_reg[5]_5\
    );
\AEROUT_ADDR[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]_3\,
      I1 => \AEROUT_ADDR[0]_i_16_0\,
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[0]_i_16_1\,
      I4 => last_spk_in_burst_int1(4),
      I5 => \AEROUT_ADDR[0]_i_16_2\,
      O => \AEROUT_ADDR[0]_i_28_n_0\
    );
\AEROUT_ADDR[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[1]_i_11_n_0\,
      I1 => Q(0),
      I2 => \AEROUT_ADDR[0]_i_3\,
      I3 => Q(1),
      I4 => \AEROUT_ADDR[0]_i_3_0\,
      O => \priority_reg[0]\
    );
\AEROUT_ADDR[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[5]_2\,
      I1 => Q(1),
      I2 => \AEROUT_ADDR[0]_i_5_0\,
      I3 => last_spk_in_burst_int1(0),
      I4 => \AEROUT_ADDR[0]_i_5_1\,
      O => \AEROUT_ADDR[1]_i_11_n_0\
    );
\AEROUT_ADDR[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]_2\,
      I1 => \AEROUT_ADDR[1]_i_20\,
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[1]_i_20_0\,
      I4 => last_spk_in_burst_int1(4),
      I5 => \AEROUT_ADDR[1]_i_20_1\,
      O => \priority_reg[5]_8\
    );
\AEROUT_ADDR[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]\,
      I1 => SRAM_reg_0_i_101,
      I2 => last_spk_in_burst_int1(3),
      I3 => SRAM_reg_0_i_101_0,
      I4 => last_spk_in_burst_int1(4),
      I5 => SRAM_reg_0_i_101_1,
      O => \priority_reg[5]_6\
    );
\AEROUT_ADDR[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => last_spk_in_burst_int1(9),
      I1 => last_spk_in_burst_int1(8),
      I2 => \AEROUT_ADDR[1]_i_11_n_0\,
      I3 => Q(0),
      I4 => \AEROUT_ADDR_reg[1]_i_3\,
      O => \priority_reg[0]_0\
    );
\AEROUT_ADDR[7]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(371),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(2),
      O => \AEROUT_ADDR[7]_i_183_n_0\
    );
\AEROUT_ADDR[7]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(375),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(6),
      O => \AEROUT_ADDR[7]_i_199_n_0\
    );
\AEROUT_ADDR[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B8FFB8"
    )
        port map (
      I0 => \^priority_reg[5]_4\,
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[5]_i_12\,
      I3 => last_spk_in_burst_int1(1),
      I4 => \AEROUT_ADDR[5]_i_12_0\,
      O => \^priority_reg[5]_3\
    );
\AEROUT_ADDR[7]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(370),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(1),
      O => \AEROUT_ADDR[7]_i_230_n_0\
    );
\AEROUT_ADDR[7]_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(374),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(5),
      O => \AEROUT_ADDR[7]_i_254_n_0\
    );
\AEROUT_ADDR[7]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(373),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(4),
      O => \AEROUT_ADDR[7]_i_318_n_0\
    );
\AEROUT_ADDR[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]_4\,
      I1 => \AEROUT_ADDR[7]_i_18\,
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_18_0\,
      I4 => last_spk_in_burst_int1(4),
      I5 => \AEROUT_ADDR[7]_i_18_1\,
      O => \priority_reg[5]_9\
    );
\AEROUT_ADDR[7]_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(369),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(0),
      O => \AEROUT_ADDR[7]_i_369_n_0\
    );
\AEROUT_ADDR[7]_i_377\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(377),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(8),
      O => \AEROUT_ADDR[7]_i_377_n_0\
    );
\AEROUT_ADDR[7]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(2),
      I1 => \genblk1[0].mem_reg[0]_167\(2),
      I2 => \genblk1[3].mem_reg[3]_164\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(2),
      O => data_out_fifo(371)
    );
\AEROUT_ADDR[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]_0\,
      I1 => SRAM_reg_1_i_396,
      I2 => last_spk_in_burst_int1(3),
      I3 => SRAM_reg_1_i_396_0,
      I4 => last_spk_in_burst_int1(4),
      I5 => SRAM_reg_1_i_396_1,
      O => \^priority_reg[5]_4\
    );
\AEROUT_ADDR[7]_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(6),
      I1 => \genblk1[0].mem_reg[0]_167\(6),
      I2 => \genblk1[3].mem_reg[3]_164\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(6),
      O => data_out_fifo(375)
    );
\AEROUT_ADDR[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]_5\,
      I1 => \AEROUT_ADDR[7]_i_21\,
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_21_0\,
      I4 => last_spk_in_burst_int1(4),
      I5 => \AEROUT_ADDR[7]_i_21_1\,
      O => \priority_reg[5]_10\
    );
\AEROUT_ADDR[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^priority_reg[7]_1\,
      I1 => \AEROUT_ADDR[7]_i_22\,
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_22_0\,
      I4 => last_spk_in_burst_int1(4),
      I5 => \AEROUT_ADDR[7]_i_22_1\,
      O => \priority_reg[5]_7\
    );
\AEROUT_ADDR[7]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(1),
      I1 => \genblk1[0].mem_reg[0]_167\(1),
      I2 => \genblk1[3].mem_reg[3]_164\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(1),
      O => data_out_fifo(370)
    );
\AEROUT_ADDR[7]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(5),
      I1 => \genblk1[0].mem_reg[0]_167\(5),
      I2 => \genblk1[3].mem_reg[3]_164\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(5),
      O => data_out_fifo(374)
    );
\AEROUT_ADDR[7]_i_597\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(372),
      I1 => last_spk_in_burst_int1(6),
      I2 => last_spk_in_burst_int1(7),
      I3 => \AEROUT_ADDR_reg[7]_i_169_0\(3),
      O => \AEROUT_ADDR[7]_i_597_n_0\
    );
\AEROUT_ADDR[7]_i_641\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(376),
      I1 => last_spk_in_burst_int1(6),
      I2 => \AEROUT_ADDR_reg[7]_i_169_0\(7),
      I3 => last_spk_in_burst_int1(7),
      O => \AEROUT_ADDR[7]_i_641_n_0\
    );
\AEROUT_ADDR[7]_i_667\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(4),
      I1 => \genblk1[0].mem_reg[0]_167\(4),
      I2 => \genblk1[3].mem_reg[3]_164\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(4),
      O => data_out_fifo(373)
    );
\AEROUT_ADDR[7]_i_691\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(0),
      I1 => \genblk1[0].mem_reg[0]_167\(0),
      I2 => \genblk1[3].mem_reg[3]_164\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(0),
      O => data_out_fifo(369)
    );
\AEROUT_ADDR[7]_i_707\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(8),
      I1 => \genblk1[0].mem_reg[0]_167\(8),
      I2 => \genblk1[3].mem_reg[3]_164\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(8),
      O => data_out_fifo(377)
    );
\AEROUT_ADDR[7]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(3),
      I1 => \genblk1[0].mem_reg[0]_167\(3),
      I2 => \genblk1[3].mem_reg[3]_164\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(3),
      O => data_out_fifo(372)
    );
\AEROUT_ADDR[7]_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_166\(7),
      I1 => \genblk1[0].mem_reg[0]_167\(7),
      I2 => \genblk1[3].mem_reg[3]_164\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_165\(7),
      O => data_out_fifo(376)
    );
\AEROUT_ADDR_reg[7]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_230_n_0\,
      I1 => SRAM_reg_0_i_122,
      O => \^priority_reg[7]_5\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_254_n_0\,
      I1 => SRAM_reg_0_i_125,
      O => \^priority_reg[7]_1\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_318_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_66\,
      O => \^priority_reg[7]_2\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_369_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_74\,
      O => \^priority_reg[7]\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_377_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_76\,
      O => \priority_reg[7]_6\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_597_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_126\,
      O => \^priority_reg[7]_3\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_641_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_136\,
      O => \priority_reg[7]_7\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_183_n_0\,
      I1 => SRAM_reg_0_i_128,
      O => \^priority_reg[7]_4\,
      S => last_spk_in_burst_int1(5)
    );
\AEROUT_ADDR_reg[7]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_199_n_0\,
      I1 => SRAM_reg_0_i_130,
      O => \^priority_reg[7]_0\,
      S => last_spk_in_burst_int1(5)
    );
SRAM_reg_0_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[5]_3\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[3]_i_11\,
      O => \^priority_reg[5]_2\
    );
\empty_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0163_out,
      I2 => pop_req_n0161_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__40_n_0\
    );
\empty_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \empty_i_5__48_n_0\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0163_out
    );
\empty_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0161_out
    );
\empty_i_5__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__26_0\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_15\,
      I3 => \fill_cnt[4]_i_3__26_1\,
      I4 => \empty_i_8__5_n_0\,
      O => \empty_i_5__48_n_0\
    );
\empty_i_6__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__42\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \^priority_reg[5]_0\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__5_n_0\
    );
\empty_i_9__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(4),
      I1 => \empty_i_6__25\,
      I2 => \empty_i_6__25_0\,
      I3 => \empty_i_6__25_1\,
      I4 => Q(2),
      I5 => \empty_i_6__25_2\,
      O => \^priority_reg[5]_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__40_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__40_n_0\
    );
\fill_cnt[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0161_out,
      I3 => push_req_n0163_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__27_n_0\
    );
\fill_cnt[2]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0161_out,
      I3 => push_req_n0163_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__40_n_0\
    );
\fill_cnt[3]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0163_out,
      I1 => \fill_cnt[3]_i_2__40_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__40_n_0\
    );
\fill_cnt[3]_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0161_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__40_n_0\
    );
\fill_cnt[4]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0163_out,
      I2 => pop_req_n0161_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__40_n_0\
    );
\fill_cnt[4]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__26_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__40_n_0\
    );
\fill_cnt[4]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__40_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_5__48_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__26_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__40_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__27_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__40_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__40_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__40_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0163_out,
      O => \genblk1[0].mem[0][8]_i_1__43_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_167\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_167\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_167\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_167\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_167\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_167\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_167\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_167\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__43_n_0\,
      D => last_spk_in_burst_fifo(41),
      Q => \genblk1[0].mem_reg[0]_167\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0163_out,
      O => \genblk1[1].mem[1][8]_i_1__42_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_166\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_166\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_166\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_166\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_166\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_166\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_166\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_166\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__42_n_0\,
      D => last_spk_in_burst_fifo(41),
      Q => \genblk1[1].mem_reg[1]_166\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0163_out,
      O => \genblk1[2].mem[2][8]_i_1__42_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_165\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_165\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_165\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_165\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_165\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_165\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_165\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_165\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__42_n_0\,
      D => last_spk_in_burst_fifo(41),
      Q => \genblk1[2].mem_reg[2]_165\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0163_out,
      O => \genblk1[3].mem[3][8]_i_1__42_n_0\
    );
\genblk1[3].mem[3][8]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_3__43_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__49_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(41)
    );
\genblk1[3].mem[3][8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_10\,
      O => \^priority_reg[1]_rep_0\
    );
\genblk1[3].mem[3][8]_i_3__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_15\,
      I1 => \^priority_reg[5]_1\,
      O => \genblk1[3].mem[3][8]_i_3__43_n_0\
    );
\genblk1[3].mem[3][8]_i_4__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02001300"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \^priority_reg[2]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_4__49_n_0\
    );
\genblk1[3].mem[3][8]_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_12\,
      I2 => \genblk1[0].mem_reg[0][8]_13\,
      I3 => \genblk1[0].mem_reg[0][8]_14\,
      I4 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_7__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAACFAA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__15\,
      I1 => \genblk1[3].mem[3][8]_i_4__15_0\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(3),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \genblk1[3].mem[3][8]_i_5__46\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD77777FFFFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => Q(2),
      I5 => \genblk1[3].mem[3][8]_i_4__39\,
      O => \^priority_reg[5]_1\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_164\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_164\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_164\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_164\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_164\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_164\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_164\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_164\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__42_n_0\,
      D => last_spk_in_burst_fifo(41),
      Q => \genblk1[3].mem_reg[3]_164\(8),
      R => '0'
    );
\read_ptr[0]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0161_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__40_n_0\
    );
\read_ptr[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0161_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__40_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__40_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__40_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__40_n_0\
    );
\write_ptr[1]_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0163_out,
      O => \write_ptr[4]_i_1__40_n_0\
    );
\write_ptr[4]_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__40_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__40_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_35 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \priority_reg[7]_0\ : out STD_LOGIC;
    \priority_reg[7]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \empty_i_3__41\ : in STD_LOGIC;
    \empty_i_3__41_0\ : in STD_LOGIC;
    \empty_i_3__41_1\ : in STD_LOGIC;
    \empty_i_3__41_2\ : in STD_LOGIC;
    \empty_i_3__41_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__36_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__36_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__36_2\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \AEROUT_ADDR_reg[7]_i_128\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_30\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR_reg[7]_i_87\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_109\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_35 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_35;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_35 is
  signal \AEROUT_ADDR[7]_i_417_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_514_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_605_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 386 downto 378 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__41_n_0\ : STD_LOGIC;
  signal \empty_i_6__43_n_0\ : STD_LOGIC;
  signal \empty_i_9__12_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__36_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__42_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_171\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__41_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_170\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__41_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_169\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__41_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__48_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_168\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 42 to 42 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0165_out : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal push_req_n0167_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__41_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__41_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__40\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \empty_i_9__12\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__37\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__41\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__41\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__41\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__41\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__41\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__41\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__41\ : label is "soft_lutpair371";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
\AEROUT_ADDR[7]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(385),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[0]_i_30\(4),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(386),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[0]_i_30\(5),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(384),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[0]_i_30\(3),
      I3 => last_spk_in_burst_int1(2),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(3),
      I1 => \genblk1[0].mem_reg[0]_171\(3),
      I2 => \genblk1[3].mem_reg[3]_168\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(3),
      O => \genblk1[1].mem_reg[1][5]_0\(0)
    );
\AEROUT_ADDR[7]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(7),
      I1 => \genblk1[0].mem_reg[0]_171\(7),
      I2 => \genblk1[3].mem_reg[3]_168\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(7),
      O => data_out_fifo(385)
    );
\AEROUT_ADDR[7]_i_417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(379),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[0]_i_30\(1),
      O => \AEROUT_ADDR[7]_i_417_n_0\
    );
\AEROUT_ADDR[7]_i_463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(5),
      I1 => \genblk1[0].mem_reg[0]_171\(5),
      I2 => \genblk1[3].mem_reg[3]_168\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(5),
      O => \genblk1[1].mem_reg[1][5]_0\(2)
    );
\AEROUT_ADDR[7]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(8),
      I1 => \genblk1[0].mem_reg[0]_171\(8),
      I2 => \genblk1[3].mem_reg[3]_168\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(8),
      O => data_out_fifo(386)
    );
\AEROUT_ADDR[7]_i_514\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(378),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[0]_i_30\(0),
      O => \AEROUT_ADDR[7]_i_514_n_0\
    );
\AEROUT_ADDR[7]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(4),
      I1 => \genblk1[0].mem_reg[0]_171\(4),
      I2 => \genblk1[3].mem_reg[3]_168\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(4),
      O => \genblk1[1].mem_reg[1][5]_0\(1)
    );
\AEROUT_ADDR[7]_i_605\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(380),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[0]_i_30\(2),
      O => \AEROUT_ADDR[7]_i_605_n_0\
    );
\AEROUT_ADDR[7]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(6),
      I1 => \genblk1[0].mem_reg[0]_171\(6),
      I2 => \genblk1[3].mem_reg[3]_168\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(6),
      O => data_out_fifo(384)
    );
\AEROUT_ADDR[7]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(1),
      I1 => \genblk1[0].mem_reg[0]_171\(1),
      I2 => \genblk1[3].mem_reg[3]_168\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(1),
      O => data_out_fifo(379)
    );
\AEROUT_ADDR[7]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(0),
      I1 => \genblk1[0].mem_reg[0]_171\(0),
      I2 => \genblk1[3].mem_reg[3]_168\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(0),
      O => data_out_fifo(378)
    );
\AEROUT_ADDR[7]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_170\(2),
      I1 => \genblk1[0].mem_reg[0]_171\(2),
      I2 => \genblk1[3].mem_reg[3]_168\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_169\(2),
      O => data_out_fifo(380)
    );
\AEROUT_ADDR_reg[7]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_417_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_87\,
      O => \priority_reg[7]_0\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_239\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_514_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_109\,
      O => \priority_reg[7]_1\,
      S => last_spk_in_burst_int1(0)
    );
\AEROUT_ADDR_reg[7]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_605_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_128\,
      O => \priority_reg[7]\,
      S => last_spk_in_burst_int1(0)
    );
\empty_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0167_out,
      I2 => pop_req_n0165_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__41_n_0\
    );
\empty_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \empty_i_6__43_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n0167_out
    );
\empty_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0165_out
    );
\empty_i_5__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_3__41\,
      I1 => \empty_i_3__41_0\,
      I2 => \empty_i_3__41_1\,
      I3 => \empty_i_3__41_2\,
      I4 => \empty_i_3__41_3\,
      O => \^priority_reg[2]_rep\
    );
\empty_i_6__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__36_0\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \fill_cnt[4]_i_3__36_1\,
      I3 => \fill_cnt[4]_i_3__36_2\,
      I4 => \empty_i_9__12_n_0\,
      O => \empty_i_6__43_n_0\
    );
\empty_i_9__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__12_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__41_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__41_n_0\
    );
\fill_cnt[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0165_out,
      I3 => push_req_n0167_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__37_n_0\
    );
\fill_cnt[2]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0165_out,
      I3 => push_req_n0167_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__41_n_0\
    );
\fill_cnt[3]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0167_out,
      I1 => \fill_cnt[3]_i_2__41_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__41_n_0\
    );
\fill_cnt[3]_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0165_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__41_n_0\
    );
\fill_cnt[4]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0167_out,
      I2 => pop_req_n0165_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__41_n_0\
    );
\fill_cnt[4]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__36_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__41_n_0\
    );
\fill_cnt[4]_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__41_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \empty_i_6__43_n_0\,
      I4 => \fill_cnt_reg[4]_2\,
      I5 => \^priority_reg[2]_rep\,
      O => \fill_cnt[4]_i_3__36_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__41_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__37_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__41_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__41_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__41_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0167_out,
      O => \genblk1[0].mem[0][8]_i_1__42_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_171\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_171\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_171\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_171\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_171\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_171\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_171\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_171\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__42_n_0\,
      D => last_spk_in_burst_fifo(42),
      Q => \genblk1[0].mem_reg[0]_171\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0167_out,
      O => \genblk1[1].mem[1][8]_i_1__41_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_170\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_170\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_170\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_170\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_170\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_170\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_170\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_170\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__41_n_0\,
      D => last_spk_in_burst_fifo(42),
      Q => \genblk1[1].mem_reg[1]_170\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0167_out,
      O => \genblk1[2].mem[2][8]_i_1__41_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_169\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_169\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_169\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_169\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_169\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_169\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_169\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_169\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__41_n_0\,
      D => last_spk_in_burst_fifo(42),
      Q => \genblk1[2].mem_reg[2]_169\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0167_out,
      O => \genblk1[3].mem[3][8]_i_1__41_n_0\
    );
\genblk1[3].mem[3][8]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[3].mem[3][8]_i_4__48_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => last_spk_in_burst_fifo(42)
    );
\genblk1[3].mem[3][8]_i_4__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0213000022332222"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => \genblk1[3].mem[3][8]_i_4__48_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_168\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_168\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_168\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_168\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_168\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_168\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_168\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_168\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__41_n_0\,
      D => last_spk_in_burst_fifo(42),
      Q => \genblk1[3].mem_reg[3]_168\(8),
      R => '0'
    );
\read_ptr[0]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0165_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__41_n_0\
    );
\read_ptr[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0165_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__41_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__41_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__41_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__41_n_0\
    );
\write_ptr[1]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0167_out,
      O => \write_ptr[4]_i_1__41_n_0\
    );
\write_ptr[4]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__41_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__41_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_36 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_4__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__1_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__1_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__25_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__25_1\ : in STD_LOGIC;
    \empty_i_3__8\ : in STD_LOGIC;
    \empty_i_3__8_0\ : in STD_LOGIC;
    \empty_i_6__24\ : in STD_LOGIC;
    \empty_i_6__24_0\ : in STD_LOGIC;
    \empty_i_6__24_1\ : in STD_LOGIC;
    \empty_i_6__24_2\ : in STD_LOGIC;
    \empty_i_6__44\ : in STD_LOGIC;
    \empty_i_6__44_0\ : in STD_LOGIC;
    \empty_i_6__44_1\ : in STD_LOGIC;
    \empty_i_6__43\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \AEROUT_ADDR[7]_i_42\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_197\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_36 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_36;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_36 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 395 downto 387 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__42_n_0\ : STD_LOGIC;
  signal \empty_i_5__49_n_0\ : STD_LOGIC;
  signal \empty_i_8__6_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__42_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__41_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_175\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__40_n_0\ : STD_LOGIC;
  signal \^genblk1[1].mem_reg[1][4]_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_174\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__40_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_173\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__40_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__51_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_172\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 43 to 43 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0169_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal push_req_n0171_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__42_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__42_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__41\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \empty_i_8__6\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__42\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__42\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__42\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__42\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__42\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__42\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__42\ : label is "soft_lutpair376";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \genblk1[1].mem_reg[1][4]_0\ <= \^genblk1[1].mem_reg[1][4]_0\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep_0\ <= \^priority_reg[2]_rep_0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
\AEROUT_ADDR[7]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(389),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(3),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(387),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(1),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(391),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(5),
      O => \^genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(390),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(4),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(388),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(2),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(2),
      I1 => \genblk1[0].mem_reg[0]_175\(2),
      I2 => \genblk1[3].mem_reg[3]_172\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(2),
      O => data_out_fifo(389)
    );
\AEROUT_ADDR[7]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(393),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(7),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(0),
      I1 => \genblk1[0].mem_reg[0]_175\(0),
      I2 => \genblk1[3].mem_reg[3]_172\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(0),
      O => data_out_fifo(387)
    );
\AEROUT_ADDR[7]_i_428\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(395),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(9),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(4),
      I1 => \genblk1[0].mem_reg[0]_175\(4),
      I2 => \genblk1[3].mem_reg[3]_172\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(4),
      O => data_out_fifo(391)
    );
\AEROUT_ADDR[7]_i_525\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(394),
      I1 => last_spk_in_burst_int1(1),
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR_reg[7]_i_197\(8),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(3),
      I1 => \genblk1[0].mem_reg[0]_175\(3),
      I2 => \genblk1[3].mem_reg[3]_172\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(3),
      O => data_out_fifo(390)
    );
\AEROUT_ADDR[7]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(1),
      I1 => \genblk1[0].mem_reg[0]_175\(1),
      I2 => \genblk1[3].mem_reg[3]_172\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(1),
      O => data_out_fifo(388)
    );
\AEROUT_ADDR[7]_i_652\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(392),
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR_reg[7]_i_197\(6),
      I3 => last_spk_in_burst_int1(2),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_729\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(6),
      I1 => \genblk1[0].mem_reg[0]_175\(6),
      I2 => \genblk1[3].mem_reg[3]_172\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(6),
      O => data_out_fifo(393)
    );
\AEROUT_ADDR[7]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(8),
      I1 => \genblk1[0].mem_reg[0]_175\(8),
      I2 => \genblk1[3].mem_reg[3]_172\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(8),
      O => data_out_fifo(395)
    );
\AEROUT_ADDR[7]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(7),
      I1 => \genblk1[0].mem_reg[0]_175\(7),
      I2 => \genblk1[3].mem_reg[3]_172\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(7),
      O => data_out_fifo(394)
    );
\AEROUT_ADDR[7]_i_937\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_174\(5),
      I1 => \genblk1[0].mem_reg[0]_175\(5),
      I2 => \genblk1[3].mem_reg[3]_172\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_173\(5),
      O => data_out_fifo(392)
    );
\AEROUT_ADDR[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => \^genblk1[1].mem_reg[1][4]_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR[7]_i_42\,
      I3 => last_spk_in_burst_int1(1),
      I4 => last_spk_in_burst_int1(2),
      I5 => \AEROUT_ADDR_reg[7]_i_197\(0),
      O => \priority_reg[7]\
    );
\empty_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0171_out,
      I2 => pop_req_n0169_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__42_n_0\
    );
\empty_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \fill_cnt_reg[4]_2\,
      I1 => \empty_i_5__49_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0171_out
    );
\empty_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0169_out
    );
\empty_i_5__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \^priority_reg[2]_rep__0\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \^priority_reg[3]_0\,
      I4 => \empty_i_8__6_n_0\,
      O => \empty_i_5__49_n_0\
    );
\empty_i_6__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__8\,
      I1 => \empty_i_3__8_0\,
      I2 => \^priority_reg[3]\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_7__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000FFDDDDF0F0"
    )
        port map (
      I0 => \empty_i_6__44\,
      I1 => \empty_i_6__44_0\,
      I2 => \empty_i_6__44_1\,
      I3 => \^priority_reg[5]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_8__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7FF000087FF87FF"
    )
        port map (
      I0 => Q(1),
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \empty_i_6__43\,
      I5 => \genblk1[0].mem_reg[0][8]_0\,
      O => \^priority_reg[3]_0\
    );
\empty_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__6_n_0\
    );
\empty_i_9__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => Q(1),
      I1 => \empty_i_6__24\,
      I2 => \empty_i_6__24_0\,
      I3 => Q(3),
      I4 => \empty_i_6__24_1\,
      I5 => \empty_i_6__24_2\,
      O => \^priority_reg[3]\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__42_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__42_n_0\
    );
\fill_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0169_out,
      I3 => push_req_n0171_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__2_n_0\
    );
\fill_cnt[2]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0169_out,
      I3 => push_req_n0171_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__42_n_0\
    );
\fill_cnt[3]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0171_out,
      I1 => \fill_cnt[3]_i_2__42_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__42_n_0\
    );
\fill_cnt[3]_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0169_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__42_n_0\
    );
\fill_cnt[4]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0171_out,
      I2 => pop_req_n0169_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__42_n_0\
    );
\fill_cnt[4]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__1_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__42_n_0\
    );
\fill_cnt[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__42_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_5__49_n_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \fill_cnt_reg[4]_2\,
      O => \fill_cnt[4]_i_3__1_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__42_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__2_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__42_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__42_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__42_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0171_out,
      O => \genblk1[0].mem[0][8]_i_1__41_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[0].mem_reg[0]_175\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[0].mem_reg[0]_175\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[0].mem_reg[0]_175\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[0].mem_reg[0]_175\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[0].mem_reg[0]_175\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[0].mem_reg[0]_175\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[0].mem_reg[0]_175\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[0].mem_reg[0]_175\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__41_n_0\,
      D => last_spk_in_burst_fifo(43),
      Q => \genblk1[0].mem_reg[0]_175\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0171_out,
      O => \genblk1[1].mem[1][8]_i_1__40_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[1].mem_reg[1]_174\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[1].mem_reg[1]_174\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[1].mem_reg[1]_174\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[1].mem_reg[1]_174\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[1].mem_reg[1]_174\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[1].mem_reg[1]_174\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[1].mem_reg[1]_174\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[1].mem_reg[1]_174\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__40_n_0\,
      D => last_spk_in_burst_fifo(43),
      Q => \genblk1[1].mem_reg[1]_174\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0171_out,
      O => \genblk1[2].mem[2][8]_i_1__40_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[2].mem_reg[2]_173\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[2].mem_reg[2]_173\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[2].mem_reg[2]_173\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[2].mem_reg[2]_173\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[2].mem_reg[2]_173\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[2].mem_reg[2]_173\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[2].mem_reg[2]_173\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[2].mem_reg[2]_173\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__40_n_0\,
      D => last_spk_in_burst_fifo(43),
      Q => \genblk1[2].mem_reg[2]_173\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0171_out,
      O => \genblk1[3].mem[3][8]_i_1__40_n_0\
    );
\genblk1[3].mem[3][8]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[3].mem[3][8]_i_3__51_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^priority_reg[2]_rep\,
      O => last_spk_in_burst_fifo(43)
    );
\genblk1[3].mem[3][8]_i_3__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2622040004000400"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => \genblk1[3].mem[3][8]_i_3__51_n_0\
    );
\genblk1[3].mem[3][8]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \^priority_reg[2]_rep_0\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_5__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF5FFFFEEF50000"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[3].mem[3][8]_i_4__1\,
      I2 => \genblk1[3].mem[3][8]_i_4__1_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \genblk1[3].mem[3][8]_i_4__1_1\,
      O => \priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFFF0FFFFCFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__25\,
      I1 => \genblk1[3].mem[3][8]_i_3__25_0\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[3].mem[3][8]_i_3__25_1\,
      I4 => Q(2),
      I5 => Q(1),
      O => \^priority_reg[2]_rep_0\
    );
\genblk1[3].mem[3][8]_i_7__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F77F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[3].mem_reg[3]_172\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[3].mem_reg[3]_172\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[3].mem_reg[3]_172\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[3].mem_reg[3]_172\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[3].mem_reg[3]_172\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[3].mem_reg[3]_172\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[3].mem_reg[3]_172\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[3].mem_reg[3]_172\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__40_n_0\,
      D => last_spk_in_burst_fifo(43),
      Q => \genblk1[3].mem_reg[3]_172\(8),
      R => '0'
    );
\read_ptr[0]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0169_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__42_n_0\
    );
\read_ptr[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0169_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__42_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__42_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__42_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__42_n_0\
    );
\write_ptr[1]_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0171_out,
      O => \write_ptr[4]_i_1__42_n_0\
    );
\write_ptr[4]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__42_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__42_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_37 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \empty_i_3__7\ : in STD_LOGIC;
    \empty_i_3__7_0\ : in STD_LOGIC;
    \empty_i_3__7_1\ : in STD_LOGIC;
    \empty_i_3__7_2\ : in STD_LOGIC;
    \empty_i_3__7_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__49\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__49_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__49_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__43_0\ : in STD_LOGIC;
    \empty_i_5__46\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_277\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_37 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_37;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_37 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 404 downto 396 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__43_n_0\ : STD_LOGIC;
  signal \empty_i_6__44_n_0\ : STD_LOGIC;
  signal \empty_i_9__13_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__43_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__7_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_179\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__6_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_178\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__6_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_177\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__6_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__55_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_176\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 44 to 44 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0173_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0175_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__43_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__43_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__42\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \empty_i_9__13\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__44\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__43\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__43\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__43\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__43\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__43\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__43\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__43\ : label is "soft_lutpair381";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(403),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_277\(4),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(402),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_277\(3),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(1),
      I1 => \genblk1[0].mem_reg[0]_179\(1),
      I2 => \genblk1[3].mem_reg[3]_176\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(1),
      O => \genblk1[1].mem_reg[1][3]_0\(0)
    );
\AEROUT_ADDR[7]_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(401),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_277\(2),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(7),
      I1 => \genblk1[0].mem_reg[0]_179\(7),
      I2 => \genblk1[3].mem_reg[3]_176\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(7),
      O => data_out_fifo(403)
    );
\AEROUT_ADDR[7]_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(3),
      I1 => \genblk1[0].mem_reg[0]_179\(3),
      I2 => \genblk1[3].mem_reg[3]_176\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(3),
      O => \genblk1[1].mem_reg[1][3]_0\(2)
    );
\AEROUT_ADDR[7]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(6),
      I1 => \genblk1[0].mem_reg[0]_179\(6),
      I2 => \genblk1[3].mem_reg[3]_176\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(6),
      O => data_out_fifo(402)
    );
\AEROUT_ADDR[7]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(2),
      I1 => \genblk1[0].mem_reg[0]_179\(2),
      I2 => \genblk1[3].mem_reg[3]_176\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(2),
      O => \genblk1[1].mem_reg[1][3]_0\(1)
    );
\AEROUT_ADDR[7]_i_600\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(404),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_277\(5),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_616\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(396),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_277\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_624\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(400),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_277\(1),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(5),
      I1 => \genblk1[0].mem_reg[0]_179\(5),
      I2 => \genblk1[3].mem_reg[3]_176\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(5),
      O => data_out_fifo(401)
    );
\AEROUT_ADDR[7]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(8),
      I1 => \genblk1[0].mem_reg[0]_179\(8),
      I2 => \genblk1[3].mem_reg[3]_176\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(8),
      O => data_out_fifo(404)
    );
\AEROUT_ADDR[7]_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(0),
      I1 => \genblk1[0].mem_reg[0]_179\(0),
      I2 => \genblk1[3].mem_reg[3]_176\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(0),
      O => data_out_fifo(396)
    );
\AEROUT_ADDR[7]_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_178\(4),
      I1 => \genblk1[0].mem_reg[0]_179\(4),
      I2 => \genblk1[3].mem_reg[3]_176\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_177\(4),
      O => data_out_fifo(400)
    );
\empty_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0175_out,
      I2 => pop_req_n0173_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__43_n_0\
    );
\empty_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \empty_i_6__44_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n0175_out
    );
\empty_i_4__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0173_out
    );
\empty_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_i_3__7\,
      I1 => \empty_i_3__7_0\,
      I2 => \empty_i_3__7_1\,
      I3 => \empty_i_3__7_2\,
      I4 => \empty_i_3__7_3\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_6__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \fill_cnt[4]_i_3__43_0\,
      I2 => \^priority_reg[2]_rep__0\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \empty_i_9__13_n_0\,
      O => \empty_i_6__44_n_0\
    );
\empty_i_8__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D800000FFFFFFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \empty_i_5__46\,
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_9__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__13_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__43_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__43_n_0\
    );
\fill_cnt[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0173_out,
      I3 => push_req_n0175_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__44_n_0\
    );
\fill_cnt[2]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0173_out,
      I3 => push_req_n0175_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__43_n_0\
    );
\fill_cnt[3]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0175_out,
      I1 => \fill_cnt[3]_i_2__43_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__43_n_0\
    );
\fill_cnt[3]_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0173_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__43_n_0\
    );
\fill_cnt[4]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0175_out,
      I2 => pop_req_n0173_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__43_n_0\
    );
\fill_cnt[4]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__43_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__43_n_0\
    );
\fill_cnt[4]_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__43_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \empty_i_6__44_n_0\,
      I4 => \fill_cnt_reg[4]_2\,
      I5 => \^priority_reg[1]_rep\,
      O => \fill_cnt[4]_i_3__43_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__43_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__44_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__43_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__43_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__43_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0175_out,
      O => \genblk1[0].mem[0][8]_i_1__7_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_179\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_179\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_179\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_179\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_179\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_179\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_179\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_179\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__7_n_0\,
      D => last_spk_in_burst_fifo(44),
      Q => \genblk1[0].mem_reg[0]_179\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0175_out,
      O => \genblk1[1].mem[1][8]_i_1__6_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_178\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_178\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_178\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_178\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_178\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_178\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_178\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_178\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__6_n_0\,
      D => last_spk_in_burst_fifo(44),
      Q => \genblk1[1].mem_reg[1]_178\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0175_out,
      O => \genblk1[2].mem[2][8]_i_1__6_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_177\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_177\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_177\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_177\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_177\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_177\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_177\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_177\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__6_n_0\,
      D => last_spk_in_burst_fifo(44),
      Q => \genblk1[2].mem_reg[2]_177\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0175_out,
      O => \genblk1[3].mem[3][8]_i_1__6_n_0\
    );
\genblk1[3].mem[3][8]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[3].mem[3][8]_i_4__55_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \genblk1[0].mem_reg[0][8]_6\,
      O => last_spk_in_burst_fifo(44)
    );
\genblk1[3].mem[3][8]_i_4__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030202000300000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \^priority_reg[5]\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_4__55_n_0\
    );
\genblk1[3].mem[3][8]_i_6__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__49\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_4__49_0\,
      I4 => \genblk1[3].mem[3][8]_i_4__49_1\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_176\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_176\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_176\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_176\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_176\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_176\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_176\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_176\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__6_n_0\,
      D => last_spk_in_burst_fifo(44),
      Q => \genblk1[3].mem_reg[3]_176\(8),
      R => '0'
    );
\read_ptr[0]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0173_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__43_n_0\
    );
\read_ptr[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0173_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__43_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__43_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__43_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__43_n_0\
    );
\write_ptr[1]_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0175_out,
      O => \write_ptr[4]_i_1__43_n_0\
    );
\write_ptr[4]_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__43_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__43_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_38 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \empty_i_3__6\ : in STD_LOGIC;
    \empty_i_3__6_0\ : in STD_LOGIC;
    \empty_i_3__6_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__8_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__8_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__8_2\ : in STD_LOGIC;
    \empty_i_6__42\ : in STD_LOGIC;
    \empty_i_6__42_0\ : in STD_LOGIC;
    \empty_i_6__42_1\ : in STD_LOGIC;
    \empty_i_6__42_2\ : in STD_LOGIC;
    \empty_i_6__42_3\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_281\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_38 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_38;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_38 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 412 downto 405 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__44_n_0\ : STD_LOGIC;
  signal \empty_i_5__46_n_0\ : STD_LOGIC;
  signal \empty_i_8__7_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__44_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__8_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__6_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_183\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__5_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_182\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__5_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_181\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__5_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__54_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_180\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 45 to 45 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0177_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__1\ : STD_LOGIC;
  signal push_req_n0179_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__44_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__44_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__43\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \empty_i_8__7\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__9\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__44\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__44\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__44\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__44\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__44\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__44\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__44\ : label is "soft_lutpair386";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__1\ <= \^priority_reg[1]_rep__1\;
\AEROUT_ADDR[7]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(407),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(406),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(405),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(8),
      I1 => \genblk1[0].mem_reg[0]_183\(8),
      I2 => \genblk1[3].mem_reg[3]_180\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(409),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_420\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(411),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(6),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(2),
      I1 => \genblk1[0].mem_reg[0]_183\(2),
      I2 => \genblk1[3].mem_reg[3]_180\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(2),
      O => data_out_fifo(407)
    );
\AEROUT_ADDR[7]_i_517\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(410),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(1),
      I1 => \genblk1[0].mem_reg[0]_183\(1),
      I2 => \genblk1[3].mem_reg[3]_180\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(1),
      O => data_out_fifo(406)
    );
\AEROUT_ADDR[7]_i_608\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(412),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_281\(7),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_644\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(408),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_281\(3),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(0),
      I1 => \genblk1[0].mem_reg[0]_183\(0),
      I2 => \genblk1[3].mem_reg[3]_180\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(0),
      O => data_out_fifo(405)
    );
\AEROUT_ADDR[7]_i_713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(4),
      I1 => \genblk1[0].mem_reg[0]_183\(4),
      I2 => \genblk1[3].mem_reg[3]_180\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(4),
      O => data_out_fifo(409)
    );
\AEROUT_ADDR[7]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(6),
      I1 => \genblk1[0].mem_reg[0]_183\(6),
      I2 => \genblk1[3].mem_reg[3]_180\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(6),
      O => data_out_fifo(411)
    );
\AEROUT_ADDR[7]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(5),
      I1 => \genblk1[0].mem_reg[0]_183\(5),
      I2 => \genblk1[3].mem_reg[3]_180\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(5),
      O => data_out_fifo(410)
    );
\AEROUT_ADDR[7]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(7),
      I1 => \genblk1[0].mem_reg[0]_183\(7),
      I2 => \genblk1[3].mem_reg[3]_180\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(7),
      O => data_out_fifo(412)
    );
\AEROUT_ADDR[7]_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_182\(3),
      I1 => \genblk1[0].mem_reg[0]_183\(3),
      I2 => \genblk1[3].mem_reg[3]_180\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_181\(3),
      O => data_out_fifo(408)
    );
\empty_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0179_out,
      I2 => pop_req_n0177_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__44_n_0\
    );
\empty_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \fill_cnt_reg[4]_2\,
      I1 => \empty_i_5__46_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0179_out
    );
\empty_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0177_out
    );
\empty_i_5__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \^priority_reg[1]_rep__1\,
      I1 => \fill_cnt[4]_i_3__8_0\,
      I2 => \fill_cnt[4]_i_3__8_1\,
      I3 => \fill_cnt[4]_i_3__8_2\,
      I4 => \empty_i_8__7_n_0\,
      O => \empty_i_5__46_n_0\
    );
\empty_i_6__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__6\,
      I1 => \empty_i_3__6_0\,
      I2 => \empty_i_3__6_1\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_7__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2020F0FF000F"
    )
        port map (
      I0 => \empty_i_6__42\,
      I1 => \empty_i_6__42_0\,
      I2 => \empty_i_6__42_1\,
      I3 => \empty_i_6__42_2\,
      I4 => \empty_i_6__42_3\,
      I5 => \genblk1[0].mem_reg[0][8]_2\,
      O => \^priority_reg[1]_rep__1\
    );
\empty_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__7_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__44_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__44_n_0\
    );
\fill_cnt[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0177_out,
      I3 => push_req_n0179_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__9_n_0\
    );
\fill_cnt[2]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0177_out,
      I3 => push_req_n0179_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__44_n_0\
    );
\fill_cnt[3]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0179_out,
      I1 => \fill_cnt[3]_i_2__44_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__44_n_0\
    );
\fill_cnt[3]_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0177_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__44_n_0\
    );
\fill_cnt[4]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0179_out,
      I2 => pop_req_n0177_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__44_n_0\
    );
\fill_cnt[4]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__8_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__44_n_0\
    );
\fill_cnt[4]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__44_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_5__46_n_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \fill_cnt_reg[4]_2\,
      O => \fill_cnt[4]_i_3__8_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__44_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__9_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__44_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__44_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__44_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0179_out,
      O => \genblk1[0].mem[0][8]_i_1__6_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_183\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_183\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_183\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_183\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_183\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_183\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_183\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_183\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__6_n_0\,
      D => last_spk_in_burst_fifo(45),
      Q => \genblk1[0].mem_reg[0]_183\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0179_out,
      O => \genblk1[1].mem[1][8]_i_1__5_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_182\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_182\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_182\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_182\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_182\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_182\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_182\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_182\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__5_n_0\,
      D => last_spk_in_burst_fifo(45),
      Q => \genblk1[1].mem_reg[1]_182\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0179_out,
      O => \genblk1[2].mem[2][8]_i_1__5_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_181\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_181\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_181\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_181\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_181\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_181\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_181\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_181\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__5_n_0\,
      D => last_spk_in_burst_fifo(45),
      Q => \genblk1[2].mem_reg[2]_181\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0179_out,
      O => \genblk1[3].mem[3][8]_i_1__5_n_0\
    );
\genblk1[3].mem[3][8]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040007"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \^priority_reg[1]_rep__0\,
      I5 => \genblk1[3].mem[3][8]_i_4__54_n_0\,
      O => last_spk_in_burst_fifo(45)
    );
\genblk1[3].mem[3][8]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_4__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202000C000000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => Q(0),
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_4__54_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_180\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_180\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_180\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_180\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_180\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_180\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_180\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_180\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__5_n_0\,
      D => last_spk_in_burst_fifo(45),
      Q => \genblk1[3].mem_reg[3]_180\(8),
      R => '0'
    );
\read_ptr[0]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0177_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__44_n_0\
    );
\read_ptr[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0177_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__44_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__44_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__44_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__44_n_0\
    );
\write_ptr[1]_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0179_out,
      O => \write_ptr[4]_i_1__44_n_0\
    );
\write_ptr[4]_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__44_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__44_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_39 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \empty_i_3__5\ : in STD_LOGIC;
    \empty_i_3__5_0\ : in STD_LOGIC;
    \empty_i_3__5_1\ : in STD_LOGIC;
    \empty_i_3__5_2\ : in STD_LOGIC;
    \empty_i_3__5_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__50_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__48\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__50_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__48_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_267\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_39 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_39;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_39 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 422 downto 416 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__45_n_0\ : STD_LOGIC;
  signal \empty_i_6__42_n_0\ : STD_LOGIC;
  signal \empty_i_8__8_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__45_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__50_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__5_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_187\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__4_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_186\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__4_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_185\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__53_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_184\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 46 to 46 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0181_out : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal push_req_n0183_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__45_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__45_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__44\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \empty_i_8__8\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__51\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__45\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__45\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__45\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__45\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__45\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__45\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__45\ : label is "soft_lutpair391";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
\AEROUT_ADDR[7]_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(421),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_267\(5),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(417),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_267\(1),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_396\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(419),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_267\(3),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(1),
      I1 => \genblk1[0].mem_reg[0]_187\(1),
      I2 => \genblk1[3].mem_reg[3]_184\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(1),
      O => \genblk1[1].mem_reg[1][1]_0\(1)
    );
\AEROUT_ADDR[7]_i_493\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(418),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_267\(2),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(0),
      I1 => \genblk1[0].mem_reg[0]_187\(0),
      I2 => \genblk1[3].mem_reg[3]_184\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(0),
      O => \genblk1[1].mem_reg[1][1]_0\(0)
    );
\AEROUT_ADDR[7]_i_581\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(422),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_267\(6),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_592\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(420),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_267\(4),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_628\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(416),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_267\(0),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(7),
      I1 => \genblk1[0].mem_reg[0]_187\(7),
      I2 => \genblk1[3].mem_reg[3]_184\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(7),
      O => data_out_fifo(421)
    );
\AEROUT_ADDR[7]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(3),
      I1 => \genblk1[0].mem_reg[0]_187\(3),
      I2 => \genblk1[3].mem_reg[3]_184\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(3),
      O => data_out_fifo(417)
    );
\AEROUT_ADDR[7]_i_737\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(5),
      I1 => \genblk1[0].mem_reg[0]_187\(5),
      I2 => \genblk1[3].mem_reg[3]_184\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(5),
      O => data_out_fifo(419)
    );
\AEROUT_ADDR[7]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(4),
      I1 => \genblk1[0].mem_reg[0]_187\(4),
      I2 => \genblk1[3].mem_reg[3]_184\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(4),
      O => data_out_fifo(418)
    );
\AEROUT_ADDR[7]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(8),
      I1 => \genblk1[0].mem_reg[0]_187\(8),
      I2 => \genblk1[3].mem_reg[3]_184\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(8),
      O => data_out_fifo(422)
    );
\AEROUT_ADDR[7]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(6),
      I1 => \genblk1[0].mem_reg[0]_187\(6),
      I2 => \genblk1[3].mem_reg[3]_184\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(6),
      O => data_out_fifo(420)
    );
\AEROUT_ADDR[7]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_186\(2),
      I1 => \genblk1[0].mem_reg[0]_187\(2),
      I2 => \genblk1[3].mem_reg[3]_184\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_185\(2),
      O => data_out_fifo(416)
    );
\empty_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0183_out,
      I2 => pop_req_n0181_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__45_n_0\
    );
\empty_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \empty_i_6__42_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n0183_out
    );
\empty_i_4__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0181_out
    );
\empty_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \empty_i_3__5\,
      I1 => \empty_i_3__5_0\,
      I2 => \empty_i_3__5_1\,
      I3 => \empty_i_3__5_2\,
      I4 => \empty_i_3__5_3\,
      O => \^priority_reg[2]_rep\
    );
\empty_i_6__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__50_0\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[3].mem[3][8]_i_4__48\,
      I3 => \fill_cnt[4]_i_3__50_1\,
      I4 => \empty_i_8__8_n_0\,
      O => \empty_i_6__42_n_0\
    );
\empty_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__8_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__45_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__45_n_0\
    );
\fill_cnt[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0181_out,
      I3 => push_req_n0183_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__51_n_0\
    );
\fill_cnt[2]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0181_out,
      I3 => push_req_n0183_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__45_n_0\
    );
\fill_cnt[3]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0183_out,
      I1 => \fill_cnt[3]_i_2__45_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__45_n_0\
    );
\fill_cnt[3]_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0181_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__45_n_0\
    );
\fill_cnt[4]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0183_out,
      I2 => pop_req_n0181_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__45_n_0\
    );
\fill_cnt[4]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__50_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__45_n_0\
    );
\fill_cnt[4]_i_3__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__45_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \empty_i_6__42_n_0\,
      I4 => \fill_cnt_reg[4]_2\,
      I5 => \^priority_reg[2]_rep\,
      O => \fill_cnt[4]_i_3__50_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__45_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__51_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__45_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__45_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__45_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0183_out,
      O => \genblk1[0].mem[0][8]_i_1__5_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_187\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_187\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_187\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_187\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_187\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_187\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_187\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_187\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__5_n_0\,
      D => last_spk_in_burst_fifo(46),
      Q => \genblk1[0].mem_reg[0]_187\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0183_out,
      O => \genblk1[1].mem[1][8]_i_1__4_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_186\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_186\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_186\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_186\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_186\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_186\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_186\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_186\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__4_n_0\,
      D => last_spk_in_burst_fifo(46),
      Q => \genblk1[1].mem_reg[1]_186\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0183_out,
      O => \genblk1[2].mem[2][8]_i_1__4_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_185\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_185\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_185\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_185\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_185\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_185\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_185\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_185\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__4_n_0\,
      D => last_spk_in_burst_fifo(46),
      Q => \genblk1[2].mem_reg[2]_185\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0183_out,
      O => \genblk1[3].mem[3][8]_i_1__4_n_0\
    );
\genblk1[3].mem[3][8]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \genblk1[3].mem[3][8]_i_3__53_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => last_spk_in_burst_fifo(46)
    );
\genblk1[3].mem[3][8]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000C0C0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \^priority_reg[2]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_3__53_n_0\
    );
\genblk1[3].mem[3][8]_i_6__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__48\,
      I1 => \genblk1[3].mem[3][8]_i_4__48_0\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_184\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_184\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_184\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_184\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_184\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_184\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_184\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_184\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__4_n_0\,
      D => last_spk_in_burst_fifo(46),
      Q => \genblk1[3].mem_reg[3]_184\(8),
      R => '0'
    );
\read_ptr[0]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0181_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__45_n_0\
    );
\read_ptr[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0181_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__45_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__45_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__45_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__45_n_0\
    );
\write_ptr[1]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0183_out,
      O => \write_ptr[4]_i_1__45_n_0\
    );
\write_ptr[4]_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__45_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__45_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_4 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__54_0\ : in STD_LOGIC;
    \empty_i_3__31_0\ : in STD_LOGIC;
    \empty_i_3__31_1\ : in STD_LOGIC;
    \empty_i_3__31_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \empty_i_7__8\ : in STD_LOGIC;
    \empty_i_3__31_3\ : in STD_LOGIC;
    \empty_i_7__8_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17\ : in STD_LOGIC;
    \empty_i_7__8_1\ : in STD_LOGIC;
    \empty_i_8__26\ : in STD_LOGIC;
    \empty_i_8__26_0\ : in STD_LOGIC;
    \empty_i_8__26_1\ : in STD_LOGIC;
    \empty_i_8__26_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__46\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__17_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__24\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__24_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__24_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3_2\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_4 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_4;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_4 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_14__13_n_0\ : STD_LOGIC;
  signal \empty_i_16__7_n_0\ : STD_LOGIC;
  signal \empty_i_1__13_n_0\ : STD_LOGIC;
  signal \empty_i_5__32_n_0\ : STD_LOGIC;
  signal \empty_i_6__3_n_0\ : STD_LOGIC;
  signal \empty_i_8__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__6_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__31_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_59\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__30_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_58\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__30_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_57\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__30_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__47_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__18_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_56\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n053_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal push_req_n055_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__13_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_14__13\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \empty_i_16__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \empty_i_2__12\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \empty_i_4__54\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \empty_i_8__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__13\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__55\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__13\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__13\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__13\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__13\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__13\ : label is "soft_lutpair192";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
\AEROUT_ADDR[7]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(7),
      I1 => \genblk1[0].mem_reg[0]_59\(7),
      I2 => \genblk1[3].mem_reg[3]_56\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(3),
      I1 => \genblk1[0].mem_reg[0]_59\(3),
      I2 => \genblk1[3].mem_reg[3]_56\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(5),
      I1 => \genblk1[0].mem_reg[0]_59\(5),
      I2 => \genblk1[3].mem_reg[3]_56\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(1),
      I1 => \genblk1[0].mem_reg[0]_59\(1),
      I2 => \genblk1[3].mem_reg[3]_56\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(4),
      I1 => \genblk1[0].mem_reg[0]_59\(4),
      I2 => \genblk1[3].mem_reg[3]_56\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(0),
      I1 => \genblk1[0].mem_reg[0]_59\(0),
      I2 => \genblk1[3].mem_reg[3]_56\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(8),
      I1 => \genblk1[0].mem_reg[0]_59\(8),
      I2 => \genblk1[3].mem_reg[3]_56\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(6),
      I1 => \genblk1[0].mem_reg[0]_59\(6),
      I2 => \genblk1[3].mem_reg[3]_56\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_58\(2),
      I1 => \genblk1[0].mem_reg[0]_59\(2),
      I2 => \genblk1[3].mem_reg[3]_56\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_57\(2),
      O => data_out_fifo(2)
    );
\empty_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010101F1F1F"
    )
        port map (
      I0 => \empty_i_14__13_n_0\,
      I1 => \empty_i_8__26\,
      I2 => \empty_i_8__26_0\,
      I3 => \empty_i_8__26_1\,
      I4 => \empty_i_8__26_2\,
      I5 => \empty_i_16__7_n_0\,
      O => \^priority_reg[5]\
    );
\empty_i_14__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5403FC02"
    )
        port map (
      I0 => Q(3),
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => Q(1),
      I4 => Q(2),
      O => \empty_i_14__13_n_0\
    );
\empty_i_16__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FEA900"
    )
        port map (
      I0 => Q(1),
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => Q(3),
      I4 => Q(2),
      O => \empty_i_16__7_n_0\
    );
\empty_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n055_out,
      I2 => pop_req_n053_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__13_n_0\
    );
\empty_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__32_n_0\,
      I3 => \empty_i_6__3_n_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n055_out
    );
\empty_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_0\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n053_out
    );
\empty_i_5__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \^priority_reg[5]\,
      I2 => \empty_i_7__8\,
      I3 => \empty_i_3__31_3\,
      O => \empty_i_5__32_n_0\
    );
\empty_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_8__1_n_0\,
      I1 => \empty_i_3__31_0\,
      I2 => \empty_i_3__31_1\,
      I3 => \empty_i_3__31_2\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      O => \empty_i_6__3_n_0\
    );
\empty_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__1_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__13_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__13_n_0\
    );
\fill_cnt[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n053_out,
      I3 => push_req_n055_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__55_n_0\
    );
\fill_cnt[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n053_out,
      I3 => push_req_n055_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__13_n_0\
    );
\fill_cnt[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n055_out,
      I1 => \fill_cnt[3]_i_2__13_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__13_n_0\
    );
\fill_cnt[3]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \^priority_reg[4]\,
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__13_n_0\
    );
\fill_cnt[4]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n055_out,
      I2 => pop_req_n053_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__13_n_0\
    );
\fill_cnt[4]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__54_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__13_n_0\
    );
\fill_cnt[4]_i_3__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__13_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \fill_cnt[4]_i_4__6_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_2\,
      O => \fill_cnt[4]_i_3__54_n_0\
    );
\fill_cnt[4]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__2\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \fill_cnt[4]_i_3__54_0\,
      I4 => \empty_i_8__1_n_0\,
      O => \fill_cnt[4]_i_4__6_n_0\
    );
\fill_cnt[4]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \^priority_reg[3]\,
      I1 => \empty_i_7__8_0\,
      I2 => \empty_i_7__8\,
      I3 => \^priority_reg[5]_0\,
      I4 => \genblk1[3].mem[3][8]_i_3__17\,
      I5 => \empty_i_7__8_1\,
      O => \^priority_reg[1]_rep__2\
    );
\fill_cnt[4]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8889999188811111"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_3__17\,
      I3 => \empty_i_7__8\,
      I4 => Q(1),
      I5 => \fill_cnt[4]_i_5__3\,
      O => \^priority_reg[5]_0\
    );
\fill_cnt[4]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0C0C007171FFFF"
    )
        port map (
      I0 => \fill_cnt[4]_i_5__3_0\,
      I1 => Q(1),
      I2 => \fill_cnt[4]_i_5__3_1\,
      I3 => \fill_cnt[4]_i_5__3_2\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__13_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__55_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__13_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__13_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__13_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n055_out,
      O => \genblk1[0].mem[0][8]_i_1__31_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_59\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_59\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_59\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_59\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_59\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_59\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_59\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_59\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__31_n_0\,
      D => last_spk_in_burst_fifo(14),
      Q => \genblk1[0].mem_reg[0]_59\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n055_out,
      O => \genblk1[1].mem[1][8]_i_1__30_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_58\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_58\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_58\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_58\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_58\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_58\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_58\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_58\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__30_n_0\,
      D => last_spk_in_burst_fifo(14),
      Q => \genblk1[1].mem_reg[1]_58\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n055_out,
      O => \genblk1[2].mem[2][8]_i_1__30_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_57\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_57\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_57\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_57\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_57\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_57\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_57\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_57\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__30_n_0\,
      D => last_spk_in_burst_fifo(14),
      Q => \genblk1[2].mem_reg[2]_57\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n055_out,
      O => \genblk1[3].mem[3][8]_i_1__30_n_0\
    );
\genblk1[3].mem[3][8]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__47_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[3].mem[3][8]_i_5__18_n_0\,
      O => last_spk_in_burst_fifo(14)
    );
\genblk1[3].mem[3][8]_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"407000004F7F0000"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \^priority_reg[2]_rep__0_0\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \^priority_reg[2]_rep__1\,
      O => \genblk1[3].mem[3][8]_i_3__47_n_0\
    );
\genblk1[3].mem[3][8]_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBEBE82"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__17_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__17\,
      I2 => \empty_i_7__8\,
      I3 => \genblk1[3].mem[3][8]_i_3__17_1\,
      I4 => Q(1),
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      I5 => \genblk1[0].mem_reg[0][8]_9\,
      O => \genblk1[3].mem[3][8]_i_5__18_n_0\
    );
\genblk1[3].mem[3][8]_i_6__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFAAAAAAAACF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__24\,
      I1 => \genblk1[3].mem[3][8]_i_6__24_0\,
      I2 => \genblk1[3].mem[3][8]_i_6__24_1\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => Q(1),
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1FFFFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_4__46\,
      O => \^priority_reg[2]_rep__0_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_56\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_56\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_56\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_56\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_56\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_56\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_56\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_56\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__30_n_0\,
      D => last_spk_in_burst_fifo(14),
      Q => \genblk1[3].mem_reg[3]_56\(8),
      R => '0'
    );
\read_ptr[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_0\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__13_n_0\
    );
\read_ptr[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => \^priority_reg[4]\
    );
\read_ptr[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n053_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__13_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__13_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__13_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__13_n_0\
    );
\write_ptr[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n055_out,
      O => \write_ptr[4]_i_1__13_n_0\
    );
\write_ptr[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__13_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__13_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_40 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__15_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__15_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__15_2\ : in STD_LOGIC;
    \empty_i_5__47_0\ : in STD_LOGIC;
    \empty_i_5__47_1\ : in STD_LOGIC;
    \empty_i_5__47_2\ : in STD_LOGIC;
    \empty_i_5__47_3\ : in STD_LOGIC;
    \empty_i_5__47_4\ : in STD_LOGIC;
    \empty_i_6__42\ : in STD_LOGIC;
    \empty_i_6__42_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_283\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_40 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_40;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_40 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 428 downto 423 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__46_n_0\ : STD_LOGIC;
  signal \empty_i_5__47_n_0\ : STD_LOGIC;
  signal \empty_i_6__31_n_0\ : STD_LOGIC;
  signal \empty_i_7__34_n_0\ : STD_LOGIC;
  signal \empty_i_8__9_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__15_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__4_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_191\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__3_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_190\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__3_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_189\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__3_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__37_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_188\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 47 to 47 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0185_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal push_req_n0187_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__46_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__46_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__45\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \empty_i_8__9\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__16\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__46\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__46\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__46\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__46\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__46\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__46\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__46\ : label is "soft_lutpair396";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[1]_rep__1\ <= \^priority_reg[1]_rep__1\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
\AEROUT_ADDR[7]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(6),
      I1 => \genblk1[0].mem_reg[0]_191\(6),
      I2 => \genblk1[3].mem_reg[3]_188\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(425),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_283\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_424\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(427),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_283\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_448\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(423),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_283\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(8),
      I1 => \genblk1[0].mem_reg[0]_191\(8),
      I2 => \genblk1[3].mem_reg[3]_188\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(426),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_283\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(7),
      I1 => \genblk1[0].mem_reg[0]_191\(7),
      I2 => \genblk1[3].mem_reg[3]_188\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_612\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(428),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_283\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_648\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(424),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_283\(1),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(2),
      I1 => \genblk1[0].mem_reg[0]_191\(2),
      I2 => \genblk1[3].mem_reg[3]_188\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(2),
      O => data_out_fifo(425)
    );
\AEROUT_ADDR[7]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(4),
      I1 => \genblk1[0].mem_reg[0]_191\(4),
      I2 => \genblk1[3].mem_reg[3]_188\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(4),
      O => data_out_fifo(427)
    );
\AEROUT_ADDR[7]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(0),
      I1 => \genblk1[0].mem_reg[0]_191\(0),
      I2 => \genblk1[3].mem_reg[3]_188\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(0),
      O => data_out_fifo(423)
    );
\AEROUT_ADDR[7]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(3),
      I1 => \genblk1[0].mem_reg[0]_191\(3),
      I2 => \genblk1[3].mem_reg[3]_188\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(3),
      O => data_out_fifo(426)
    );
\AEROUT_ADDR[7]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(5),
      I1 => \genblk1[0].mem_reg[0]_191\(5),
      I2 => \genblk1[3].mem_reg[3]_188\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(5),
      O => data_out_fifo(428)
    );
\AEROUT_ADDR[7]_i_929\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_190\(1),
      I1 => \genblk1[0].mem_reg[0]_191\(1),
      I2 => \genblk1[3].mem_reg[3]_188\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_189\(1),
      O => data_out_fifo(424)
    );
\empty_i_10__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      O => \priority_reg[3]\
    );
\empty_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0187_out,
      I2 => pop_req_n0185_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__46_n_0\
    );
\empty_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \fill_cnt_reg[4]_2\,
      I1 => \empty_i_5__47_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \empty_i_6__31_n_0\,
      O => push_req_n0187_out
    );
\empty_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_reg_0\(0),
      O => pop_req_n0185_out
    );
\empty_i_5__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \empty_i_7__34_n_0\,
      I1 => \fill_cnt[4]_i_3__15_2\,
      I2 => \^priority_reg[1]_rep__1\,
      I3 => \empty_i_8__9_n_0\,
      O => \empty_i_5__47_n_0\
    );
\empty_i_6__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__15_0\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \fill_cnt[4]_i_3__15_1\,
      O => \empty_i_6__31_n_0\
    );
\empty_i_7__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222A202A2A"
    )
        port map (
      I0 => \empty_i_5__47_0\,
      I1 => \empty_i_5__47_1\,
      I2 => \empty_i_5__47_2\,
      I3 => \empty_i_5__47_3\,
      I4 => \empty_i_5__47_4\,
      I5 => \empty_i_6__42\,
      O => \empty_i_7__34_n_0\
    );
\empty_i_7__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8BBB8BBB8BBB"
    )
        port map (
      I0 => \empty_i_6__42_0\,
      I1 => \empty_i_6__42\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \^priority_reg[1]_rep__1\
    );
\empty_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__9_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__46_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__46_n_0\
    );
\fill_cnt[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0185_out,
      I3 => push_req_n0187_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__16_n_0\
    );
\fill_cnt[2]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n0185_out,
      I3 => push_req_n0187_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__46_n_0\
    );
\fill_cnt[3]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0187_out,
      I1 => \fill_cnt[3]_i_2__46_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__46_n_0\
    );
\fill_cnt[3]_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0185_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__46_n_0\
    );
\fill_cnt[4]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n0187_out,
      I2 => pop_req_n0185_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__46_n_0\
    );
\fill_cnt[4]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__15_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__46_n_0\
    );
\fill_cnt[4]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__46_n_0\,
      I1 => \empty_i_6__31_n_0\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_5__47_n_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \fill_cnt_reg[4]_2\,
      O => \fill_cnt[4]_i_3__15_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__46_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__16_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__46_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__46_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__46_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0187_out,
      O => \genblk1[0].mem[0][8]_i_1__4_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_191\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_191\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_191\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_191\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_191\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_191\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_191\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_191\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__4_n_0\,
      D => last_spk_in_burst_fifo(47),
      Q => \genblk1[0].mem_reg[0]_191\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0187_out,
      O => \genblk1[1].mem[1][8]_i_1__3_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_190\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_190\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_190\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_190\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_190\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_190\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_190\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_190\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__3_n_0\,
      D => last_spk_in_burst_fifo(47),
      Q => \genblk1[1].mem_reg[1]_190\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0187_out,
      O => \genblk1[2].mem[2][8]_i_1__3_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_189\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_189\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_189\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_189\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_189\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_189\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_189\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_189\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__3_n_0\,
      D => last_spk_in_burst_fifo(47),
      Q => \genblk1[2].mem_reg[2]_189\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0187_out,
      O => \genblk1[3].mem[3][8]_i_1__3_n_0\
    );
\genblk1[3].mem[3][8]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__37_n_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^priority_reg[2]_rep\,
      O => last_spk_in_burst_fifo(47)
    );
\genblk1[3].mem[3][8]_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800200000002"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => Q(0),
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      I5 => \genblk1[0].mem_reg[0][8]_9\,
      O => \genblk1[3].mem[3][8]_i_3__37_n_0\
    );
\genblk1[3].mem[3][8]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_188\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_188\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_188\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_188\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_188\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_188\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_188\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_188\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__3_n_0\,
      D => last_spk_in_burst_fifo(47),
      Q => \genblk1[3].mem_reg[3]_188\(8),
      R => '0'
    );
\read_ptr[0]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0185_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__46_n_0\
    );
\read_ptr[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0185_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__46_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__46_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__46_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__46_n_0\
    );
\write_ptr[1]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0187_out,
      O => \write_ptr[4]_i_1__46_n_0\
    );
\write_ptr[4]_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__46_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__46_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_41 is
  port (
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \priority_reg[2]\ : out STD_LOGIC;
    empty_reg_i_12_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__28_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__28_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__28_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \empty_i_7__27_0\ : in STD_LOGIC;
    \empty_i_7__27_1\ : in STD_LOGIC;
    \empty_i_7__27_2\ : in STD_LOGIC;
    \empty_i_7__27_3\ : in STD_LOGIC;
    \empty_i_7__27_4\ : in STD_LOGIC;
    \empty_i_7__27_5\ : in STD_LOGIC;
    \empty_i_7__27_6\ : in STD_LOGIC;
    \empty_i_7__27_7\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_297\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_i_2__55\ : in STD_LOGIC;
    empty_reg_i_7_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_41 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_41;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_41 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 440 downto 432 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \empty_i_14__9_n_0\ : STD_LOGIC;
  signal \empty_i_15__5_n_0\ : STD_LOGIC;
  signal empty_i_16_n_0 : STD_LOGIC;
  signal \empty_i_1__47_n_0\ : STD_LOGIC;
  signal \empty_i_23__3_n_0\ : STD_LOGIC;
  signal \empty_i_7__27_n_0\ : STD_LOGIC;
  signal empty_reg_i_12_n_0 : STD_LOGIC;
  signal \fill_cnt[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__47_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__28_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__3_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_195\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__2_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_194\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__2_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_193\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__2_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__38_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_192\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 48 to 48 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0189_out : STD_LOGIC;
  signal push_req_n0191_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__47_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__47_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_16 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \empty_i_2__46\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__29\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__47\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__47\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__47\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__47\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__47\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__47\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__47\ : label is "soft_lutpair401";
begin
\AEROUT_ADDR[7]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(435),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(439),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(7),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(434),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(438),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(6),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(437),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(433),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(3),
      I1 => \genblk1[0].mem_reg[0]_195\(3),
      I2 => \genblk1[3].mem_reg[3]_192\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(3),
      O => data_out_fifo(435)
    );
\AEROUT_ADDR[7]_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(7),
      I1 => \genblk1[0].mem_reg[0]_195\(7),
      I2 => \genblk1[3].mem_reg[3]_192\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(7),
      O => data_out_fifo(439)
    );
\AEROUT_ADDR[7]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(2),
      I1 => \genblk1[0].mem_reg[0]_195\(2),
      I2 => \genblk1[3].mem_reg[3]_192\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(2),
      O => data_out_fifo(434)
    );
\AEROUT_ADDR[7]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(6),
      I1 => \genblk1[0].mem_reg[0]_195\(6),
      I2 => \genblk1[3].mem_reg[3]_192\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(6),
      O => data_out_fifo(438)
    );
\AEROUT_ADDR[7]_i_596\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(436),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_297\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_620\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(432),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_297\(0),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_640\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(440),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_297\(8),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(5),
      I1 => \genblk1[0].mem_reg[0]_195\(5),
      I2 => \genblk1[3].mem_reg[3]_192\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(5),
      O => data_out_fifo(437)
    );
\AEROUT_ADDR[7]_i_689\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(1),
      I1 => \genblk1[0].mem_reg[0]_195\(1),
      I2 => \genblk1[3].mem_reg[3]_192\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(1),
      O => data_out_fifo(433)
    );
\AEROUT_ADDR[7]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(4),
      I1 => \genblk1[0].mem_reg[0]_195\(4),
      I2 => \genblk1[3].mem_reg[3]_192\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(4),
      O => data_out_fifo(436)
    );
\AEROUT_ADDR[7]_i_889\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(0),
      I1 => \genblk1[0].mem_reg[0]_195\(0),
      I2 => \genblk1[3].mem_reg[3]_192\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(0),
      O => data_out_fifo(432)
    );
\AEROUT_ADDR[7]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_194\(8),
      I1 => \genblk1[0].mem_reg[0]_195\(8),
      I2 => \genblk1[3].mem_reg[3]_192\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_193\(8),
      O => data_out_fifo(440)
    );
\empty_i_14__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => empty_i_16_n_0,
      I1 => \empty_i_7__27_1\,
      I2 => \empty_i_7__27_5\,
      I3 => \empty_i_7__27_6\,
      I4 => \empty_i_7__27_7\,
      O => \empty_i_14__9_n_0\
    );
\empty_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222A202A2A"
    )
        port map (
      I0 => \empty_i_7__27_0\,
      I1 => \empty_i_7__27_1\,
      I2 => \empty_i_7__27_2\,
      I3 => \empty_i_7__27_3\,
      I4 => \empty_i_7__27_4\,
      I5 => \empty_i_7__27_5\,
      O => \empty_i_15__5_n_0\
    );
empty_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_16_n_0
    );
\empty_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0191_out,
      I2 => pop_req_n0189_out,
      I3 => empty_burst_fifo(48),
      O => \empty_i_1__47_n_0\
    );
\empty_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(48),
      I1 => empty_reg_i_12_0(1),
      I2 => Q(3),
      I3 => empty_reg_i_12_0(2),
      I4 => Q(4),
      I5 => empty_reg_i_12_0(0),
      O => \empty_i_23__3_n_0\
    );
\empty_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_1\,
      I1 => \fill_cnt_reg[4]_1\,
      I2 => \write_ptr_reg[0]_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \empty_i_7__27_n_0\,
      O => push_req_n0191_out
    );
\empty_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(48),
      O => pop_req_n0189_out
    );
\empty_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__28_0\,
      I1 => \fill_cnt_reg[4]_1\,
      I2 => \fill_cnt[4]_i_3__28_1\,
      I3 => \fill_cnt[4]_i_3__28_2\,
      I4 => \empty_i_14__9_n_0\,
      I5 => \empty_i_15__5_n_0\,
      O => \empty_i_7__27_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__47_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(48)
    );
empty_reg_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_23__3_n_0\,
      I1 => empty_reg_i_7_0,
      O => empty_reg_i_12_n_0,
      S => Q(2)
    );
empty_reg_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => empty_reg_i_12_n_0,
      I1 => \empty_i_2__55\,
      O => \priority_reg[2]\,
      S => Q(1)
    );
\fill_cnt[0]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__47_n_0\
    );
\fill_cnt[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(48),
      I2 => pop_req_n0189_out,
      I3 => push_req_n0191_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__29_n_0\
    );
\fill_cnt[2]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(48),
      I2 => pop_req_n0189_out,
      I3 => push_req_n0191_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__47_n_0\
    );
\fill_cnt[3]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0191_out,
      I1 => \fill_cnt[3]_i_2__47_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__47_n_0\
    );
\fill_cnt[3]_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0189_out,
      I1 => empty_burst_fifo(48),
      O => \fill_cnt[3]_i_2__47_n_0\
    );
\fill_cnt[4]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(48),
      I1 => push_req_n0191_out,
      I2 => pop_req_n0189_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__47_n_0\
    );
\fill_cnt[4]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__28_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__47_n_0\
    );
\fill_cnt[4]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220202022202"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__47_n_0\,
      I1 => \empty_i_7__27_n_0\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \write_ptr_reg[0]_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \write_ptr_reg[0]_1\,
      O => \fill_cnt[4]_i_3__28_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__47_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__29_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__47_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__47_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__47_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0191_out,
      O => \genblk1[0].mem[0][8]_i_1__3_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_195\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_195\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_195\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_195\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_195\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_195\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_195\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_195\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__3_n_0\,
      D => last_spk_in_burst_fifo(48),
      Q => \genblk1[0].mem_reg[0]_195\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0191_out,
      O => \genblk1[1].mem[1][8]_i_1__2_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_194\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_194\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_194\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_194\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_194\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_194\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_194\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_194\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__2_n_0\,
      D => last_spk_in_burst_fifo(48),
      Q => \genblk1[1].mem_reg[1]_194\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0191_out,
      O => \genblk1[2].mem[2][8]_i_1__2_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_193\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_193\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_193\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_193\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_193\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_193\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_193\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_193\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__2_n_0\,
      D => last_spk_in_burst_fifo(48),
      Q => \genblk1[2].mem_reg[2]_193\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0191_out,
      O => \genblk1[3].mem[3][8]_i_1__2_n_0\
    );
\genblk1[3].mem[3][8]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDDCCCCCCCF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__38_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(0),
      O => last_spk_in_burst_fifo(48)
    );
\genblk1[3].mem[3][8]_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005C00000000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => \genblk1[3].mem[3][8]_i_3__38_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_192\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_192\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_192\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_192\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_192\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_192\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_192\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_192\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__2_n_0\,
      D => last_spk_in_burst_fifo(48),
      Q => \genblk1[3].mem_reg[3]_192\(8),
      R => '0'
    );
\read_ptr[0]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0189_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__47_n_0\
    );
\read_ptr[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0189_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__47_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__47_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__47_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__47_n_0\
    );
\write_ptr[1]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0191_out,
      O => \write_ptr[4]_i_1__47_n_0\
    );
\write_ptr[4]_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__47_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__47_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_42 is
  port (
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    empty_reg_i_17_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \fill_cnt_reg[4]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk1[3].mem[3][8]_i_3__25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__25_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__13\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__24\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__24_0\ : in STD_LOGIC;
    \empty_i_3__3_0\ : in STD_LOGIC;
    \empty_i_3__3_1\ : in STD_LOGIC;
    \empty_i_3__3_2\ : in STD_LOGIC;
    \empty_i_3__3_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__27_0\ : in STD_LOGIC;
    \empty_i_6__48\ : in STD_LOGIC;
    \empty_i_6__48_0\ : in STD_LOGIC;
    \empty_i_5__53_0\ : in STD_LOGIC;
    \empty_i_5__53_1\ : in STD_LOGIC;
    \empty_i_5__53_2\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \AEROUT_ADDR[0]_i_15\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_15_0\ : in STD_LOGIC;
    SRAM_reg_0_i_110 : in STD_LOGIC;
    SRAM_reg_0_i_110_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_72\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SRAM_reg_0_i_134 : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_27_0\ : in STD_LOGIC;
    \empty_i_8__53\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_42 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_42;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_42 is
  signal \AEROUT_ADDR[0]_i_31_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 449 downto 441 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \empty_i_1__48_n_0\ : STD_LOGIC;
  signal \empty_i_33__1_n_0\ : STD_LOGIC;
  signal \empty_i_5__53_n_0\ : STD_LOGIC;
  signal \empty_i_6__30_n_0\ : STD_LOGIC;
  signal \empty_i_7__51_n_0\ : STD_LOGIC;
  signal \empty_i_9__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__48_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__27_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__2_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_199\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__1_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_198\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__1_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_197\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__39_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_196\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 49 to 49 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0193_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal push_req_n0195_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__48_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__48_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__47\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \empty_i_9__14\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__28\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__48\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__48\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__48\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__48\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__48\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__48\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__48\ : label is "soft_lutpair406";
begin
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
\AEROUT_ADDR[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR[0]_i_31_n_0\,
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[0]_i_15\,
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[0]_i_15_0\,
      O => \priority_reg[7]\
    );
\AEROUT_ADDR[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => data_out_fifo(448),
      I1 => last_spk_in_burst_int1(4),
      I2 => \AEROUT_ADDR[7]_i_72\(4),
      I3 => last_spk_in_burst_int1(5),
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[0]_i_27_0\,
      O => \AEROUT_ADDR[0]_i_31_n_0\
    );
\AEROUT_ADDR[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(449),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR[7]_i_72\(5),
      I4 => last_spk_in_burst_int1(3),
      I5 => SRAM_reg_0_i_134,
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(449),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR[7]_i_72\(5),
      O => \genblk1[1].mem_reg[1][8]_1\
    );
\AEROUT_ADDR[7]_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(448),
      I1 => last_spk_in_burst_int1(4),
      I2 => \AEROUT_ADDR[7]_i_72\(4),
      I3 => last_spk_in_burst_int1(5),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(4),
      I1 => \genblk1[0].mem_reg[0]_199\(4),
      I2 => \genblk1[3].mem_reg[3]_196\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(4),
      O => \genblk1[1].mem_reg[1][6]_0\(0)
    );
\AEROUT_ADDR[7]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(8),
      I1 => \genblk1[0].mem_reg[0]_199\(8),
      I2 => \genblk1[3].mem_reg[3]_196\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(8),
      O => data_out_fifo(449)
    );
\AEROUT_ADDR[7]_i_376\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(441),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR[7]_i_72\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(443),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR[7]_i_72\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(6),
      I1 => \genblk1[0].mem_reg[0]_199\(6),
      I2 => \genblk1[3].mem_reg[3]_196\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(6),
      O => \genblk1[1].mem_reg[1][6]_0\(2)
    );
\AEROUT_ADDR[7]_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(442),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR[7]_i_72\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(5),
      I1 => \genblk1[0].mem_reg[0]_199\(5),
      I2 => \genblk1[3].mem_reg[3]_196\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(5),
      O => \genblk1[1].mem_reg[1][6]_0\(1)
    );
\AEROUT_ADDR[7]_i_604\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(444),
      I1 => last_spk_in_burst_int1(4),
      I2 => last_spk_in_burst_int1(5),
      I3 => \AEROUT_ADDR[7]_i_72\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_635\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(7),
      I1 => \genblk1[0].mem_reg[0]_199\(7),
      I2 => \genblk1[3].mem_reg[3]_196\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(7),
      O => data_out_fifo(448)
    );
\AEROUT_ADDR[7]_i_705\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(0),
      I1 => \genblk1[0].mem_reg[0]_199\(0),
      I2 => \genblk1[3].mem_reg[3]_196\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(0),
      O => data_out_fifo(441)
    );
\AEROUT_ADDR[7]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(2),
      I1 => \genblk1[0].mem_reg[0]_199\(2),
      I2 => \genblk1[3].mem_reg[3]_196\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(2),
      O => data_out_fifo(443)
    );
\AEROUT_ADDR[7]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(1),
      I1 => \genblk1[0].mem_reg[0]_199\(1),
      I2 => \genblk1[3].mem_reg[3]_196\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(1),
      O => data_out_fifo(442)
    );
\AEROUT_ADDR[7]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_198\(3),
      I1 => \genblk1[0].mem_reg[0]_199\(3),
      I2 => \genblk1[3].mem_reg[3]_196\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_197\(3),
      O => data_out_fifo(444)
    );
SRAM_reg_0_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808AAAAA8080000"
    )
        port map (
      I0 => last_spk_in_burst_int1(0),
      I1 => \AEROUT_ADDR[0]_i_31_n_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => SRAM_reg_0_i_110,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_110_0,
      O => \priority_reg[5]_1\
    );
\empty_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0195_out,
      I2 => pop_req_n0193_out,
      I3 => empty_burst_fifo(49),
      O => \empty_i_1__48_n_0\
    );
\empty_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(49),
      I1 => empty_reg_i_17_0(1),
      I2 => Q(3),
      I3 => empty_reg_i_17_0(2),
      I4 => Q(4),
      I5 => empty_reg_i_17_0(0),
      O => \empty_i_33__1_n_0\
    );
\empty_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => Q(1),
      I2 => \write_ptr_reg[0]_1\,
      I3 => \fill_cnt_reg[4]_2\,
      I4 => \empty_i_5__53_n_0\,
      I5 => \empty_i_6__30_n_0\,
      O => push_req_n0195_out
    );
\empty_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(49),
      O => pop_req_n0193_out
    );
\empty_i_5__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \empty_i_7__51_n_0\,
      I1 => \fill_cnt[4]_i_3__27_0\,
      I2 => \^priority_reg[3]\,
      I3 => \empty_i_9__14_n_0\,
      O => \empty_i_5__53_n_0\
    );
\empty_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \fill_cnt_reg[4]_1\,
      I1 => \empty_i_3__3_0\,
      I2 => \empty_i_3__3_1\,
      I3 => \empty_i_3__3_2\,
      I4 => Q(1),
      I5 => \empty_i_3__3_3\,
      O => \empty_i_6__30_n_0\
    );
\empty_i_7__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202020202020202"
    )
        port map (
      I0 => \empty_i_5__53_0\,
      I1 => \empty_i_5__53_1\,
      I2 => \empty_i_6__48_0\,
      I3 => \empty_i_5__53_2\,
      I4 => Q(3),
      I5 => Q(4),
      O => \empty_i_7__51_n_0\
    );
\empty_i_8__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFFF007F7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \empty_i_6__48\,
      I4 => \empty_i_6__48_0\,
      I5 => \genblk1[0].mem_reg[0][8]_9\,
      O => \^priority_reg[3]\
    );
\empty_i_9__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__14_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__48_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(49)
    );
empty_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_33__1_n_0\,
      I1 => \empty_i_8__53\,
      O => \priority_reg[3]_0\,
      S => Q(2)
    );
\fill_cnt[0]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__48_n_0\
    );
\fill_cnt[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(49),
      I2 => pop_req_n0193_out,
      I3 => push_req_n0195_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__28_n_0\
    );
\fill_cnt[2]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(49),
      I2 => pop_req_n0193_out,
      I3 => push_req_n0195_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__48_n_0\
    );
\fill_cnt[3]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0195_out,
      I1 => \fill_cnt[3]_i_2__48_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__48_n_0\
    );
\fill_cnt[3]_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0193_out,
      I1 => empty_burst_fifo(49),
      O => \fill_cnt[3]_i_2__48_n_0\
    );
\fill_cnt[4]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(49),
      I1 => push_req_n0195_out,
      I2 => pop_req_n0193_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__48_n_0\
    );
\fill_cnt[4]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__27_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__48_n_0\
    );
\fill_cnt[4]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__48_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \empty_i_5__53_n_0\,
      I4 => \fill_cnt_reg[4]_2\,
      I5 => \fill_cnt_reg[4]_3\,
      O => \fill_cnt[4]_i_3__27_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__48_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__28_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__48_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__48_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__48_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0195_out,
      O => \genblk1[0].mem[0][8]_i_1__2_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_199\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_199\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_199\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_199\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_199\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_199\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_199\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_199\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__2_n_0\,
      D => last_spk_in_burst_fifo(49),
      Q => \genblk1[0].mem_reg[0]_199\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0195_out,
      O => \genblk1[1].mem[1][8]_i_1__1_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_198\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_198\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_198\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_198\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_198\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_198\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_198\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_198\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__1_n_0\,
      D => last_spk_in_burst_fifo(49),
      Q => \genblk1[1].mem_reg[1]_198\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0195_out,
      O => \genblk1[2].mem[2][8]_i_1__1_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_197\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_197\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_197\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_197\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_197\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_197\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_197\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_197\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__1_n_0\,
      D => last_spk_in_burst_fifo(49),
      Q => \genblk1[2].mem_reg[2]_197\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0195_out,
      O => \genblk1[3].mem[3][8]_i_1__1_n_0\
    );
\genblk1[3].mem[3][8]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[3].mem[3][8]_i_3__39_n_0\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(49)
    );
\genblk1[3].mem[3][8]_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4488448800000080"
    )
        port map (
      I0 => Q(0),
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[0].mem_reg[0][8]_9\,
      I5 => \^priority_reg[2]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_3__39_n_0\
    );
\genblk1[3].mem[3][8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \^priority_reg[5]_0\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \^priority_reg[5]\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_4__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_9\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_5__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__13\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \^priority_reg[4]_0\,
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_5__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE5FFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \genblk1[3].mem[3][8]_i_3__25\,
      I2 => Q(3),
      I3 => \genblk1[3].mem[3][8]_i_3__25_0\,
      I4 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_5__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F0EEF0FF"
    )
        port map (
      I0 => Q(4),
      I1 => \genblk1[3].mem[3][8]_i_3\,
      I2 => \genblk1[3].mem[3][8]_i_3_0\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_3_1\,
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem[3][8]_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFFFCFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__24\,
      I1 => \genblk1[3].mem[3][8]_i_5__24_0\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      O => \^priority_reg[4]_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_196\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_196\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_196\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_196\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_196\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_196\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_196\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_196\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__1_n_0\,
      D => last_spk_in_burst_fifo(49),
      Q => \genblk1[3].mem_reg[3]_196\(8),
      R => '0'
    );
\read_ptr[0]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0193_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__48_n_0\
    );
\read_ptr[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0193_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__48_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__48_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__48_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__48_n_0\
    );
\write_ptr[1]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0195_out,
      O => \write_ptr[4]_i_1__48_n_0\
    );
\write_ptr[4]_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__48_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__48_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_43 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__5_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_6__5_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__5_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \read_ptr_reg[0]_3\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__13\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__13_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__13_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__9\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__9_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__9_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__48_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__48_1\ : in STD_LOGIC;
    \empty_i_5__31_0\ : in STD_LOGIC;
    \empty_i_5__31_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \empty_i_5__31_2\ : in STD_LOGIC;
    \empty_i_5__31_3\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_43 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_43;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_43 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_i_10_n_0 : STD_LOGIC;
  signal \empty_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_i_5__31_n_0\ : STD_LOGIC;
  signal \empty_i_7__29_n_0\ : STD_LOGIC;
  signal \empty_i_8__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__48_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__14_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_19\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__13_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_18\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__13_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_17\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_10__18_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_1__13_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__50_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__35_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__12_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__19_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_16\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n013_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n015_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_10 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \empty_i_2__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \empty_i_4__48\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__49\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__3\ : label is "soft_lutpair412";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(1),
      I1 => \genblk1[0].mem_reg[0]_19\(1),
      I2 => \genblk1[3].mem_reg[3]_16\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(5),
      I1 => \genblk1[0].mem_reg[0]_19\(5),
      I2 => \genblk1[3].mem_reg[3]_16\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(7),
      I1 => \genblk1[0].mem_reg[0]_19\(7),
      I2 => \genblk1[3].mem_reg[3]_16\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(3),
      I1 => \genblk1[0].mem_reg[0]_19\(3),
      I2 => \genblk1[3].mem_reg[3]_16\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(6),
      I1 => \genblk1[0].mem_reg[0]_19\(6),
      I2 => \genblk1[3].mem_reg[3]_16\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(2),
      I1 => \genblk1[0].mem_reg[0]_19\(2),
      I2 => \genblk1[3].mem_reg[3]_16\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(0),
      I1 => \genblk1[0].mem_reg[0]_19\(0),
      I2 => \genblk1[3].mem_reg[3]_16\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(8),
      I1 => \genblk1[0].mem_reg[0]_19\(8),
      I2 => \genblk1[3].mem_reg[3]_16\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_928\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_18\(4),
      I1 => \genblk1[0].mem_reg[0]_19\(4),
      I2 => \genblk1[3].mem_reg[3]_16\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_17\(4),
      O => data_out_fifo(4)
    );
empty_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_10_n_0
    );
\empty_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n015_out,
      I2 => pop_req_n013_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__3_n_0\
    );
\empty_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77740000"
    )
        port map (
      I0 => \fill_cnt_reg[4]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \write_ptr_reg[0]_0\,
      I3 => \write_ptr_reg[0]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \empty_i_5__31_n_0\,
      O => push_req_n015_out
    );
\empty_i_4__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_0\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n013_out
    );
\empty_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__48_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \fill_cnt[4]_i_3__48_1\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \empty_i_7__29_n_0\,
      I5 => \empty_i_8__43_n_0\,
      O => \empty_i_5__31_n_0\
    );
\empty_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABFAAAAAAAA"
    )
        port map (
      I0 => empty_i_10_n_0,
      I1 => \empty_i_5__31_0\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[3].mem[3][8]_i_6__5_1\,
      I4 => \empty_i_5__31_1\,
      I5 => \genblk1[0].mem_reg[0][8]_6\,
      O => \empty_i_7__29_n_0\
    );
\empty_i_8__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \empty_i_5__31_2\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \empty_i_5__31_3\,
      I4 => \read_ptr_reg[0]_3\,
      O => \empty_i_8__43_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__3_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__3_n_0\
    );
\fill_cnt[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n013_out,
      I3 => push_req_n015_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__49_n_0\
    );
\fill_cnt[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n013_out,
      I3 => push_req_n015_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__3_n_0\
    );
\fill_cnt[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n015_out,
      I1 => \fill_cnt[3]_i_2__3_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__3_n_0\
    );
\fill_cnt[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_0\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__3_n_0\
    );
\fill_cnt[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n015_out,
      I2 => pop_req_n013_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__3_n_0\
    );
\fill_cnt[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__48_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__3_n_0\
    );
\fill_cnt[4]_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220202022202"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__3_n_0\,
      I1 => \empty_i_5__31_n_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt_reg[4]_1\,
      O => \fill_cnt[4]_i_3__48_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__3_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__49_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__3_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__3_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__3_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n015_out,
      O => \genblk1[0].mem[0][8]_i_1__14_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_19\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_19\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_19\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_19\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_19\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_19\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_19\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_19\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__14_n_0\,
      D => last_spk_in_burst_fifo(4),
      Q => \genblk1[0].mem_reg[0]_19\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n015_out,
      O => \genblk1[1].mem[1][8]_i_1__13_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_18\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_18\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_18\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_18\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_18\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_18\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_18\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_18\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__13_n_0\,
      D => last_spk_in_burst_fifo(4),
      Q => \genblk1[1].mem_reg[1]_18\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n015_out,
      O => \genblk1[2].mem[2][8]_i_1__13_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_17\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_17\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_17\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_17\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_17\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_17\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_17\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_17\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__13_n_0\,
      D => last_spk_in_burst_fifo(4),
      Q => \genblk1[2].mem_reg[2]_17\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_10__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001A80000"
    )
        port map (
      I0 => Q(1),
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[3].mem[3][8]_i_6__5_1\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_6__5_2\,
      O => \genblk1[3].mem[3][8]_i_10__18_n_0\
    );
\genblk1[3].mem[3][8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C3CC82888288"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__9\,
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_5__9_0\,
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_5__9_1\,
      I5 => Q(3),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n015_out,
      O => \genblk1[3].mem[3][8]_i_1__13_n_0\
    );
\genblk1[3].mem[3][8]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__50_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[3].mem[3][8]_i_5__35_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_6__12_n_0\,
      O => last_spk_in_burst_fifo(4)
    );
\genblk1[3].mem[3][8]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \read_ptr_reg[0]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_7\,
      I3 => \read_ptr_reg[0]_3\,
      I4 => \^priority_reg[3]\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFFEEEE"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \read_ptr_reg[0]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      O => \genblk1[3].mem[3][8]_i_3__50_n_0\
    );
\genblk1[3].mem[3][8]_i_5__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200A2A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_12\,
      I4 => \genblk1[0].mem_reg[0][8]_13\,
      O => \genblk1[3].mem[3][8]_i_5__35_n_0\
    );
\genblk1[3].mem[3][8]_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \genblk1[0].mem_reg[0][8]_9\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      O => \genblk1[3].mem[3][8]_i_6__12_n_0\
    );
\genblk1[3].mem[3][8]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0AFCFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__19_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__13\,
      I2 => \genblk1[3].mem[3][8]_i_3__13_0\,
      I3 => \^priority_reg[4]\,
      I4 => \genblk1[3].mem[3][8]_i_3__13_1\,
      I5 => \genblk1[3].mem[3][8]_i_10__18_n_0\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__15\,
      I1 => Q(1),
      I2 => \read_ptr_reg[0]_2\,
      I3 => \read_ptr_reg[0]_3\,
      I4 => \genblk1[3].mem[3][8]_i_3__15_0\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBBFBFBFBFBF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__5_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_6__5_1\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => Q(1),
      O => \genblk1[3].mem[3][8]_i_9__19_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_16\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_16\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_16\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_16\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_16\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_16\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_16\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_16\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__13_n_0\,
      D => last_spk_in_burst_fifo(4),
      Q => \genblk1[3].mem_reg[3]_16\(8),
      R => '0'
    );
\read_ptr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_0\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_burst_fifo\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__3_n_0\
    );
\read_ptr[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_1\,
      I2 => \read_ptr_reg[0]_2\,
      I3 => \read_ptr_reg[0]_3\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n013_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__3_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__3_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__3_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__3_n_0\
    );
\write_ptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n015_out,
      O => \write_ptr[4]_i_1__3_n_0\
    );
\write_ptr[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__3_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__3_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_44 is
  port (
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]\ : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    \priority_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \neur_cnt_reg[2]\ : out STD_LOGIC;
    \neur_cnt_reg[5]\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[4]_1\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    empty_reg_i_10_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_i_5__52\ : in STD_LOGIC;
    \empty_i_5__52_0\ : in STD_LOGIC;
    \read_ptr_reg[4]\ : in STD_LOGIC;
    empty_main : in STD_LOGIC;
    CTRL_AEROUT_POP_NEUR : in STD_LOGIC;
    \neuron_state_monitor_samp[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SCHED_DATA_OUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \neuron_state_monitor_samp_reg[3]\ : in STD_LOGIC;
    SRAM_reg_1_i_215 : in STD_LOGIC;
    SRAM_reg_1_i_215_0 : in STD_LOGIC;
    SRAM_reg_1_i_215_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_215_2 : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \empty_i_3__2_0\ : in STD_LOGIC;
    \empty_i_6__31\ : in STD_LOGIC;
    \empty_i_6__31_0\ : in STD_LOGIC;
    \empty_i_9__28\ : in STD_LOGIC;
    \empty_i_9__28_0\ : in STD_LOGIC;
    \empty_i_9__28_1\ : in STD_LOGIC;
    \empty_i_6__30\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__35_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__35_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[1]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[1]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[2]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[2]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[3]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[3]_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[4]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[4]_0\ : in STD_LOGIC;
    SRAM_reg_1_i_282_0 : in STD_LOGIC;
    SRAM_reg_1_i_282_1 : in STD_LOGIC;
    SRAM_reg_1_i_282_2 : in STD_LOGIC;
    SRAM_reg_1_i_397 : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SRAM_reg_0_i_91 : in STD_LOGIC;
    SRAM_reg_0_i_91_0 : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_49\ : in STD_LOGIC;
    SRAM_reg_0_i_92 : in STD_LOGIC;
    SRAM_reg_0_i_92_0 : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_245\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \AEROUT_ADDR[1]_i_23\ : in STD_LOGIC;
    \AEROUT_ADDR[0]_i_29\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_35\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_44\ : in STD_LOGIC;
    \read_ptr_reg[4]_0\ : in STD_LOGIC;
    \read_ptr_reg[4]_1\ : in STD_LOGIC;
    \empty_i_2__55_0\ : in STD_LOGIC;
    empty_reg_i_6_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_44 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_44;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_44 is
  signal SCHED_BURST_END : STD_LOGIC;
  signal SRAM_reg_0_i_159_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_383_n_0 : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 458 downto 450 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \empty_i_10__3_n_0\ : STD_LOGIC;
  signal \empty_i_19__5_n_0\ : STD_LOGIC;
  signal \empty_i_1__49_n_0\ : STD_LOGIC;
  signal \empty_i_6__48_n_0\ : STD_LOGIC;
  signal \empty_i_7__26_n_0\ : STD_LOGIC;
  signal empty_reg_i_10_n_0 : STD_LOGIC;
  signal empty_reg_i_6_n_0 : STD_LOGIC;
  signal \fill_cnt[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__35_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__1_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_203\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^genblk1[1].mem_reg[1][4]_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_202\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_201\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_200\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \neuron_state_monitor_samp[3]_i_7_n_0\ : STD_LOGIC;
  signal \neuron_state_monitor_samp[3]_i_8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0197_out : STD_LOGIC;
  signal \^priority_reg[1]\ : STD_LOGIC;
  signal \^priority_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[4]_1\ : STD_LOGIC;
  signal push_req_n0199_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__49_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__49_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SRAM_reg_1_i_383 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \empty_i_10__3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \empty_i_2__48\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__36\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__49\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__49\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__49\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \read_ptr[4]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__49\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__49\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__49\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__49\ : label is "soft_lutpair416";
begin
  \genblk1[1].mem_reg[1][4]_0\ <= \^genblk1[1].mem_reg[1][4]_0\;
  \priority_reg[1]\ <= \^priority_reg[1]\;
  \priority_reg[1]_0\(3 downto 0) <= \^priority_reg[1]_0\(3 downto 0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[4]_1\ <= \^priority_reg[4]_1\;
\AEROUT_ADDR[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(452),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(2),
      I4 => last_spk_in_burst_int1(1),
      I5 => \AEROUT_ADDR[0]_i_29\,
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(453),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(3),
      I4 => last_spk_in_burst_int1(1),
      I5 => \AEROUT_ADDR[1]_i_23\,
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(450),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(0),
      I4 => last_spk_in_burst_int1(1),
      I5 => \AEROUT_ADDR[7]_i_44\,
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(454),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(4),
      I4 => last_spk_in_burst_int1(1),
      I5 => \AEROUT_ADDR[7]_i_49\,
      O => \genblk1[1].mem_reg[1][4]_1\
    );
\AEROUT_ADDR[7]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(453),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(3),
      O => \genblk1[1].mem_reg[1][3]_1\
    );
\AEROUT_ADDR[7]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(1),
      I1 => \genblk1[0].mem_reg[0]_203\(1),
      I2 => \genblk1[3].mem_reg[3]_200\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(1),
      O => data_out_fifo(451)
    );
\AEROUT_ADDR[7]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(5),
      I1 => \genblk1[0].mem_reg[0]_203\(5),
      I2 => \genblk1[3].mem_reg[3]_200\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(5),
      O => data_out_fifo(455)
    );
\AEROUT_ADDR[7]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(0),
      I1 => \genblk1[0].mem_reg[0]_203\(0),
      I2 => \genblk1[3].mem_reg[3]_200\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(0),
      O => data_out_fifo(450)
    );
\AEROUT_ADDR[7]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(4),
      I1 => \genblk1[0].mem_reg[0]_203\(4),
      I2 => \genblk1[3].mem_reg[3]_200\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(4),
      O => data_out_fifo(454)
    );
\AEROUT_ADDR[7]_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(452),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(2),
      O => \genblk1[1].mem_reg[1][2]_1\
    );
\AEROUT_ADDR[7]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(3),
      I1 => \genblk1[0].mem_reg[0]_203\(3),
      I2 => \genblk1[3].mem_reg[3]_200\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(3),
      O => data_out_fifo(453)
    );
\AEROUT_ADDR[7]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(457),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(7),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_527\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(458),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(8),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(2),
      I1 => \genblk1[0].mem_reg[0]_203\(2),
      I2 => \genblk1[3].mem_reg[3]_200\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(2),
      O => data_out_fifo(452)
    );
\AEROUT_ADDR[7]_i_654\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(456),
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR_reg[7]_i_245\(6),
      I3 => last_spk_in_burst_int1(3),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_733\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(7),
      I1 => \genblk1[0].mem_reg[0]_203\(7),
      I2 => \genblk1[3].mem_reg[3]_200\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(7),
      O => data_out_fifo(457)
    );
\AEROUT_ADDR[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(451),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(1),
      I4 => last_spk_in_burst_int1(1),
      I5 => \AEROUT_ADDR[7]_i_35\,
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(8),
      I1 => \genblk1[0].mem_reg[0]_203\(8),
      I2 => \genblk1[3].mem_reg[3]_200\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(8),
      O => data_out_fifo(458)
    );
\AEROUT_ADDR[7]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_202\(6),
      I1 => \genblk1[0].mem_reg[0]_203\(6),
      I2 => \genblk1[3].mem_reg[3]_200\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_201\(6),
      O => data_out_fifo(456)
    );
\AEROUT_ADDR[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => data_out_fifo(455),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(5),
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_1_i_397,
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR_reg[1]\,
      I1 => \AEROUT_ADDR_reg[1]_0\,
      O => \^priority_reg[1]_0\(0),
      S => \^priority_reg[1]\
    );
\AEROUT_ADDR_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR_reg[2]\,
      I1 => \AEROUT_ADDR_reg[2]_0\,
      O => \^priority_reg[1]_0\(1),
      S => \^priority_reg[1]\
    );
\AEROUT_ADDR_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR_reg[3]\,
      I1 => \AEROUT_ADDR_reg[3]_0\,
      O => \^priority_reg[1]_0\(2),
      S => \^priority_reg[1]\
    );
\AEROUT_ADDR_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR_reg[4]\,
      I1 => \AEROUT_ADDR_reg[4]_0\,
      O => \^priority_reg[1]_0\(3),
      S => \^priority_reg[1]\
    );
SRAM_reg_0_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_159_n_0,
      I1 => SRAM_reg_1_i_397,
      I2 => last_spk_in_burst_int1(0),
      I3 => SRAM_reg_0_i_91,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_91_0,
      O => \priority_reg[7]\
    );
SRAM_reg_0_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^genblk1[1].mem_reg[1][4]_0\,
      I1 => \AEROUT_ADDR[7]_i_49\,
      I2 => last_spk_in_burst_int1(0),
      I3 => SRAM_reg_0_i_92,
      I4 => last_spk_in_burst_int1(1),
      I5 => SRAM_reg_0_i_92_0,
      O => \priority_reg[7]_0\
    );
SRAM_reg_0_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(450),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(0),
      O => \genblk1[1].mem_reg[1][0]_1\
    );
SRAM_reg_0_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(454),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(4),
      O => \^genblk1[1].mem_reg[1][4]_0\
    );
SRAM_reg_0_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(451),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(1),
      O => \genblk1[1].mem_reg[1][1]_1\
    );
SRAM_reg_0_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(455),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR_reg[7]_i_245\(5),
      O => SRAM_reg_0_i_159_n_0
    );
SRAM_reg_1_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SCHED_DATA_OUT(1),
      I1 => SRAM_reg_1_i_215_1(3),
      I2 => SRAM_reg_1_i_215_1(2),
      I3 => \^priority_reg[1]_0\(2),
      I4 => SRAM_reg_1_i_215_1(0),
      I5 => \^priority_reg[1]_0\(0),
      O => \neur_cnt_reg[5]\
    );
SRAM_reg_1_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFEF"
    )
        port map (
      I0 => SRAM_reg_1_i_215,
      I1 => SRAM_reg_1_i_215_0,
      I2 => SCHED_BURST_END,
      I3 => SRAM_reg_1_i_215_1(1),
      I4 => \^priority_reg[1]_0\(1),
      I5 => SRAM_reg_1_i_215_2,
      O => \neur_cnt_reg[2]\
    );
SRAM_reg_1_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A202A202A2A2"
    )
        port map (
      I0 => SRAM_reg_1_i_383_n_0,
      I1 => SRAM_reg_1_i_282_0,
      I2 => Q(0),
      I3 => SRAM_reg_1_i_282_1,
      I4 => Q(1),
      I5 => SRAM_reg_1_i_282_2,
      O => SCHED_BURST_END
    );
SRAM_reg_1_i_383: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^priority_reg[1]\,
      I1 => last_spk_in_burst_int1(5),
      I2 => last_spk_in_burst_int1(4),
      O => SRAM_reg_1_i_383_n_0
    );
\empty_i_10__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88C8888898D88888"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \empty_i_9__28\,
      I4 => \empty_i_9__28_0\,
      I5 => \empty_i_9__28_1\,
      O => \^priority_reg[4]_1\
    );
\empty_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_10__3_n_0\
    );
\empty_i_11__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \empty_i_6__30\,
      O => \^priority_reg[4]_0\
    );
\empty_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(50),
      I1 => empty_reg_i_10_0(1),
      I2 => Q(4),
      I3 => empty_reg_i_10_0(2),
      I4 => Q(5),
      I5 => empty_reg_i_10_0(0),
      O => \empty_i_19__5_n_0\
    );
\empty_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0199_out,
      I2 => pop_req_n0197_out,
      I3 => empty_burst_fifo(50),
      O => \empty_i_1__49_n_0\
    );
\empty_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000757F757F757F"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => empty_reg_i_6_n_0,
      I2 => Q(1),
      I3 => \read_ptr_reg[4]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \read_ptr_reg[4]_1\,
      O => \^priority_reg[1]\
    );
\empty_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \write_ptr_reg[0]_1\,
      I2 => \write_ptr_reg[0]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \empty_i_6__48_n_0\,
      I5 => \empty_i_7__26_n_0\,
      O => push_req_n0199_out
    );
\empty_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(50),
      O => pop_req_n0197_out
    );
\empty_i_6__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__35_0\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \fill_cnt[4]_i_3__35_1\,
      I3 => \^priority_reg[4]\,
      I4 => \empty_i_10__3_n_0\,
      O => \empty_i_6__48_n_0\
    );
\empty_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \empty_i_3__2_0\,
      I2 => \empty_i_5__52\,
      I3 => \^priority_reg[4]_0\,
      I4 => \write_ptr_reg[0]_1\,
      I5 => \^priority_reg[2]_rep__1\,
      O => \empty_i_7__26_n_0\
    );
\empty_i_9__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^priority_reg[4]_1\,
      I1 => \empty_i_5__52\,
      I2 => Q(5),
      I3 => \empty_i_6__31\,
      I4 => Q(3),
      I5 => \empty_i_6__31_0\,
      O => \^priority_reg[2]_rep__1\
    );
\empty_i_9__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77F7F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \empty_i_5__52\,
      I3 => \empty_i_5__52_0\,
      I4 => Q(3),
      O => \^priority_reg[4]\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__49_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(50)
    );
empty_reg_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_19__5_n_0\,
      I1 => empty_reg_i_6_0,
      O => empty_reg_i_10_n_0,
      S => Q(3)
    );
empty_reg_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => empty_reg_i_10_n_0,
      I1 => \empty_i_2__55_0\,
      O => empty_reg_i_6_n_0,
      S => Q(2)
    );
\fill_cnt[0]_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__49_n_0\
    );
\fill_cnt[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(50),
      I2 => pop_req_n0197_out,
      I3 => push_req_n0199_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__36_n_0\
    );
\fill_cnt[2]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(50),
      I2 => pop_req_n0197_out,
      I3 => push_req_n0199_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__49_n_0\
    );
\fill_cnt[3]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0199_out,
      I1 => \fill_cnt[3]_i_2__49_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__49_n_0\
    );
\fill_cnt[3]_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0197_out,
      I1 => empty_burst_fifo(50),
      O => \fill_cnt[3]_i_2__49_n_0\
    );
\fill_cnt[4]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(50),
      I1 => push_req_n0199_out,
      I2 => pop_req_n0197_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__49_n_0\
    );
\fill_cnt[4]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__35_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__49_n_0\
    );
\fill_cnt[4]_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__49_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_6__48_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__35_n_0\
    );
\fill_cnt[4]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \write_ptr_reg[0]_1\,
      I2 => \^priority_reg[4]_0\,
      I3 => \empty_i_5__52\,
      I4 => \empty_i_3__2_0\,
      O => \^priority_reg[1]_rep\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__49_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__36_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__49_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__49_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__49_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0199_out,
      O => \genblk1[0].mem[0][8]_i_1__1_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_203\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_203\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_203\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_203\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_203\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_203\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_203\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_203\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__1_n_0\,
      D => last_spk_in_burst_fifo(50),
      Q => \genblk1[0].mem_reg[0]_203\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0199_out,
      O => \genblk1[1].mem[1][8]_i_1__0_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_202\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_202\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_202\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_202\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_202\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_202\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_202\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_202\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__0_n_0\,
      D => last_spk_in_burst_fifo(50),
      Q => \genblk1[1].mem_reg[1]_202\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0199_out,
      O => \genblk1[2].mem[2][8]_i_1__0_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_201\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_201\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_201\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_201\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_201\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_201\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_201\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_201\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__0_n_0\,
      D => last_spk_in_burst_fifo(50),
      Q => \genblk1[2].mem_reg[2]_201\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0199_out,
      O => \genblk1[3].mem[3][8]_i_1__0_n_0\
    );
\genblk1[3].mem[3][8]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => last_spk_in_burst_fifo(50)
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_200\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_200\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_200\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_200\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_200\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_200\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_200\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_200\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__0_n_0\,
      D => last_spk_in_burst_fifo(50),
      Q => \genblk1[3].mem_reg[3]_200\(8),
      R => '0'
    );
\neuron_state_monitor_samp[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080080000"
    )
        port map (
      I0 => CTRL_AEROUT_POP_NEUR,
      I1 => \neuron_state_monitor_samp[3]_i_7_n_0\,
      I2 => \neuron_state_monitor_samp[3]_i_3_0\(0),
      I3 => SCHED_DATA_OUT(0),
      I4 => \neuron_state_monitor_samp[3]_i_8_n_0\,
      I5 => \neuron_state_monitor_samp_reg[3]\,
      O => p_26_in
    );
\neuron_state_monitor_samp[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^priority_reg[1]_0\(0),
      I1 => \neuron_state_monitor_samp[3]_i_3_0\(1),
      I2 => \^priority_reg[1]_0\(1),
      I3 => \neuron_state_monitor_samp[3]_i_3_0\(2),
      O => \neuron_state_monitor_samp[3]_i_7_n_0\
    );
\neuron_state_monitor_samp[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^priority_reg[1]_0\(2),
      I1 => \neuron_state_monitor_samp[3]_i_3_0\(3),
      I2 => \neuron_state_monitor_samp[3]_i_3_0\(5),
      I3 => SCHED_DATA_OUT(1),
      I4 => \neuron_state_monitor_samp[3]_i_3_0\(4),
      I5 => \^priority_reg[1]_0\(3),
      O => \neuron_state_monitor_samp[3]_i_8_n_0\
    );
\read_ptr[0]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0197_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__49_n_0\
    );
\read_ptr[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0197_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__49_n_0\
    );
\read_ptr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^priority_reg[1]\,
      I1 => \read_ptr_reg[4]\,
      I2 => empty_main,
      O => E(0)
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__49_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__49_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__49_n_0\
    );
\write_ptr[1]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0199_out,
      O => \write_ptr[4]_i_1__49_n_0\
    );
\write_ptr[4]_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__49_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__49_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_45 is
  port (
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    empty_reg_i_15_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \empty_i_5__52_0\ : in STD_LOGIC;
    \empty_i_5__52_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \empty_i_3__1_0\ : in STD_LOGIC;
    \empty_i_3__1_1\ : in STD_LOGIC;
    \empty_i_3__1_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__0_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__0_1\ : in STD_LOGIC;
    \empty_i_6__47\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_85\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_i_8__53\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_45 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_45;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_45 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 467 downto 459 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 51 to 51 );
  signal \empty_i_1__50_n_0\ : STD_LOGIC;
  signal \empty_i_29__2_n_0\ : STD_LOGIC;
  signal \empty_i_5__52_n_0\ : STD_LOGIC;
  signal \empty_i_6__29_n_0\ : STD_LOGIC;
  signal \empty_i_7__54_n_0\ : STD_LOGIC;
  signal \empty_i_9__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_207\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_206\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_205\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_204\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 51 to 51 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0201_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal push_req_n0203_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__50_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__50_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_12__26\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \empty_i_2__49\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \empty_i_7__54\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \empty_i_8__45\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \empty_i_9__15\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__50\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__42\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__50\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__50\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__50\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__50\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__50\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__50\ : label is "soft_lutpair423";
begin
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
\AEROUT_ADDR[7]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(467),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_85\(5),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(466),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_85\(4),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(2),
      I1 => \genblk1[0].mem_reg[0]_207\(2),
      I2 => \genblk1[3].mem_reg[3]_204\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(2),
      O => \genblk1[1].mem_reg[1][4]_0\(0)
    );
\AEROUT_ADDR[7]_i_374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(465),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_85\(3),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(8),
      I1 => \genblk1[0].mem_reg[0]_207\(8),
      I2 => \genblk1[3].mem_reg[3]_204\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(8),
      O => data_out_fifo(467)
    );
\AEROUT_ADDR[7]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(459),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_85\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(4),
      I1 => \genblk1[0].mem_reg[0]_207\(4),
      I2 => \genblk1[3].mem_reg[3]_204\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(4),
      O => \genblk1[1].mem_reg[1][4]_0\(2)
    );
\AEROUT_ADDR[7]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(7),
      I1 => \genblk1[0].mem_reg[0]_207\(7),
      I2 => \genblk1[3].mem_reg[3]_204\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(7),
      O => data_out_fifo(466)
    );
\AEROUT_ADDR[7]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(3),
      I1 => \genblk1[0].mem_reg[0]_207\(3),
      I2 => \genblk1[3].mem_reg[3]_204\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(3),
      O => \genblk1[1].mem_reg[1][4]_0\(1)
    );
\AEROUT_ADDR[7]_i_618\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(460),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_85\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_626\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(464),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_85\(2),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(6),
      I1 => \genblk1[0].mem_reg[0]_207\(6),
      I2 => \genblk1[3].mem_reg[3]_204\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(6),
      O => data_out_fifo(465)
    );
\AEROUT_ADDR[7]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(0),
      I1 => \genblk1[0].mem_reg[0]_207\(0),
      I2 => \genblk1[3].mem_reg[3]_204\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(0),
      O => data_out_fifo(459)
    );
\AEROUT_ADDR[7]_i_885\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(1),
      I1 => \genblk1[0].mem_reg[0]_207\(1),
      I2 => \genblk1[3].mem_reg[3]_204\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(1),
      O => data_out_fifo(460)
    );
\AEROUT_ADDR[7]_i_901\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_206\(5),
      I1 => \genblk1[0].mem_reg[0]_207\(5),
      I2 => \genblk1[3].mem_reg[3]_204\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_205\(5),
      O => data_out_fifo(464)
    );
\empty_i_12__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => \priority_reg[4]\
    );
\empty_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0203_out,
      I2 => pop_req_n0201_out,
      I3 => empty_burst_fifo(51),
      O => \empty_i_1__50_n_0\
    );
\empty_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(51),
      I1 => empty_reg_i_15_0(1),
      I2 => Q(2),
      I3 => empty_reg_i_15_0(2),
      I4 => Q(3),
      I5 => empty_reg_i_15_0(0),
      O => \empty_i_29__2_n_0\
    );
\empty_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => Q(0),
      I2 => \write_ptr_reg[0]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \empty_i_5__52_n_0\,
      I5 => \empty_i_6__29_n_0\,
      O => push_req_n0203_out
    );
\empty_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(51),
      O => pop_req_n0201_out
    );
\empty_i_5__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => \empty_i_7__54_n_0\,
      I1 => \^priority_reg[1]_rep__0_0\,
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \fill_cnt[4]_i_3__0_0\,
      I4 => \fill_cnt[4]_i_3__0_1\,
      I5 => \empty_i_9__15_n_0\,
      O => \empty_i_5__52_n_0\
    );
\empty_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \empty_i_3__1_0\,
      I2 => Q(0),
      I3 => \empty_i_3__1_1\,
      I4 => \genblk1[0].mem_reg[0][8]_8\,
      I5 => \empty_i_3__1_2\,
      O => \empty_i_6__29_n_0\
    );
\empty_i_7__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFF7F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \empty_i_5__52_0\,
      I4 => \empty_i_5__52_1\,
      O => \empty_i_7__54_n_0\
    );
\empty_i_8__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \empty_i_6__47\,
      O => \^priority_reg[1]_rep__0_0\
    );
\empty_i_9__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__15_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__50_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(51)
    );
empty_reg_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_29__2_n_0\,
      I1 => \empty_i_8__53\,
      O => \priority_reg[3]\,
      S => Q(1)
    );
\fill_cnt[0]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__50_n_0\
    );
\fill_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(51),
      I2 => pop_req_n0201_out,
      I3 => push_req_n0203_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__1_n_0\
    );
\fill_cnt[2]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(51),
      I2 => pop_req_n0201_out,
      I3 => push_req_n0203_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__50_n_0\
    );
\fill_cnt[3]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0203_out,
      I1 => \fill_cnt[3]_i_2__50_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__50_n_0\
    );
\fill_cnt[3]_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0201_out,
      I1 => empty_burst_fifo(51),
      O => \fill_cnt[3]_i_2__50_n_0\
    );
\fill_cnt[4]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(51),
      I1 => push_req_n0203_out,
      I2 => pop_req_n0201_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__50_n_0\
    );
\fill_cnt[4]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__0_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__50_n_0\
    );
\fill_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__50_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_5__52_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt_reg[4]_1\,
      O => \fill_cnt[4]_i_3__0_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__50_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__1_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__50_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__50_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__50_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0203_out,
      O => \genblk1[0].mem[0][8]_i_1__0_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[0].mem_reg[0]_207\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[0].mem_reg[0]_207\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[0].mem_reg[0]_207\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[0].mem_reg[0]_207\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[0].mem_reg[0]_207\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[0].mem_reg[0]_207\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[0].mem_reg[0]_207\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[0].mem_reg[0]_207\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__0_n_0\,
      D => last_spk_in_burst_fifo(51),
      Q => \genblk1[0].mem_reg[0]_207\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0203_out,
      O => \genblk1[1].mem[1][8]_i_1_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[1].mem_reg[1]_206\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[1].mem_reg[1]_206\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[1].mem_reg[1]_206\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[1].mem_reg[1]_206\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[1].mem_reg[1]_206\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[1].mem_reg[1]_206\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[1].mem_reg[1]_206\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[1].mem_reg[1]_206\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1_n_0\,
      D => last_spk_in_burst_fifo(51),
      Q => \genblk1[1].mem_reg[1]_206\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0203_out,
      O => \genblk1[2].mem[2][8]_i_1_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[2].mem_reg[2]_205\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[2].mem_reg[2]_205\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[2].mem_reg[2]_205\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[2].mem_reg[2]_205\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[2].mem_reg[2]_205\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[2].mem_reg[2]_205\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[2].mem_reg[2]_205\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[2].mem_reg[2]_205\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1_n_0\,
      D => last_spk_in_burst_fifo(51),
      Q => \genblk1[2].mem_reg[2]_205\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0203_out,
      O => \genblk1[3].mem[3][8]_i_1_n_0\
    );
\genblk1[3].mem[3][8]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(51)
    );
\genblk1[3].mem[3][8]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_4__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[3].mem_reg[3]_204\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[3].mem_reg[3]_204\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[3].mem_reg[3]_204\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[3].mem_reg[3]_204\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[3].mem_reg[3]_204\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[3].mem_reg[3]_204\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[3].mem_reg[3]_204\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[3].mem_reg[3]_204\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1_n_0\,
      D => last_spk_in_burst_fifo(51),
      Q => \genblk1[3].mem_reg[3]_204\(8),
      R => '0'
    );
\read_ptr[0]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0201_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__50_n_0\
    );
\read_ptr[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0201_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__50_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__50_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__50_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__50_n_0\
    );
\write_ptr[1]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0203_out,
      O => \write_ptr[4]_i_1__50_n_0\
    );
\write_ptr[4]_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__50_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__50_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_46 is
  port (
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    empty_reg_i_13_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \empty_i_3__13_0\ : in STD_LOGIC;
    \empty_i_3__13_1\ : in STD_LOGIC;
    \empty_i_3__13_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__0\ : in STD_LOGIC;
    \empty_i_7__24\ : in STD_LOGIC;
    \empty_i_7__24_0\ : in STD_LOGIC;
    \empty_i_7__24_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__42_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__42_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__42_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__42_3\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_282\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_reg_i_7 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_46 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_46;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_46 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 476 downto 468 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \empty_i_1__51_n_0\ : STD_LOGIC;
  signal \empty_i_25__2_n_0\ : STD_LOGIC;
  signal \empty_i_6__47_n_0\ : STD_LOGIC;
  signal \empty_i_7__25_n_0\ : STD_LOGIC;
  signal \empty_i_8__10_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__51_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__42_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__13_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_211\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__12_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_210\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__12_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_209\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__12_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_208\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 52 to 52 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0205_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal push_req_n0207_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__51_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__51_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__50\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \empty_i_8__10\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__43\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__51\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__51\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__51\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__51\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__51\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__51\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__51\ : label is "soft_lutpair429";
begin
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
\AEROUT_ADDR[7]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(471),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(470),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_323\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(469),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(473),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_422\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(475),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(7),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(3),
      I1 => \genblk1[0].mem_reg[0]_211\(3),
      I2 => \genblk1[3].mem_reg[3]_208\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(3),
      O => data_out_fifo(471)
    );
\AEROUT_ADDR[7]_i_519\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(474),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(6),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(2),
      I1 => \genblk1[0].mem_reg[0]_211\(2),
      I2 => \genblk1[3].mem_reg[3]_208\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(2),
      O => data_out_fifo(470)
    );
\AEROUT_ADDR[7]_i_602\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(468),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_610\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(476),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_282\(8),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(472),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_282\(4),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_677\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(1),
      I1 => \genblk1[0].mem_reg[0]_211\(1),
      I2 => \genblk1[3].mem_reg[3]_208\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(1),
      O => data_out_fifo(469)
    );
\AEROUT_ADDR[7]_i_717\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(5),
      I1 => \genblk1[0].mem_reg[0]_211\(5),
      I2 => \genblk1[3].mem_reg[3]_208\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(5),
      O => data_out_fifo(473)
    );
\AEROUT_ADDR[7]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(7),
      I1 => \genblk1[0].mem_reg[0]_211\(7),
      I2 => \genblk1[3].mem_reg[3]_208\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(7),
      O => data_out_fifo(475)
    );
\AEROUT_ADDR[7]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(6),
      I1 => \genblk1[0].mem_reg[0]_211\(6),
      I2 => \genblk1[3].mem_reg[3]_208\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(6),
      O => data_out_fifo(474)
    );
\AEROUT_ADDR[7]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(0),
      I1 => \genblk1[0].mem_reg[0]_211\(0),
      I2 => \genblk1[3].mem_reg[3]_208\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(0),
      O => data_out_fifo(468)
    );
\AEROUT_ADDR[7]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(8),
      I1 => \genblk1[0].mem_reg[0]_211\(8),
      I2 => \genblk1[3].mem_reg[3]_208\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(8),
      O => data_out_fifo(476)
    );
\AEROUT_ADDR[7]_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_210\(4),
      I1 => \genblk1[0].mem_reg[0]_211\(4),
      I2 => \genblk1[3].mem_reg[3]_208\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_209\(4),
      O => data_out_fifo(472)
    );
\empty_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0207_out,
      I2 => pop_req_n0205_out,
      I3 => empty_burst_fifo(52),
      O => \empty_i_1__51_n_0\
    );
\empty_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(52),
      I1 => empty_reg_i_13_0(1),
      I2 => Q(1),
      I3 => empty_reg_i_13_0(2),
      I4 => Q(2),
      I5 => empty_reg_i_13_0(0),
      O => \empty_i_25__2_n_0\
    );
\empty_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \write_ptr_reg[0]_1\,
      I2 => \write_ptr_reg[0]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \empty_i_6__47_n_0\,
      I5 => \empty_i_7__25_n_0\,
      O => push_req_n0207_out
    );
\empty_i_4__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(52),
      O => pop_req_n0205_out
    );
\empty_i_6__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \fill_cnt[4]_i_3__42_0\,
      I2 => \fill_cnt[4]_i_3__42_1\,
      I3 => \fill_cnt[4]_i_3__42_2\,
      I4 => \fill_cnt[4]_i_3__42_3\,
      I5 => \empty_i_8__10_n_0\,
      O => \empty_i_6__47_n_0\
    );
\empty_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \empty_i_3__13_0\,
      I2 => \write_ptr_reg[0]_1\,
      I3 => \empty_i_3__13_1\,
      I4 => \empty_i_3__13_2\,
      I5 => \fill_cnt[4]_i_3__0\,
      O => \empty_i_7__25_n_0\
    );
\empty_i_8__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__10_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__51_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(52)
    );
empty_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_25__2_n_0\,
      I1 => empty_reg_i_7,
      O => \priority_reg[3]\,
      S => Q(0)
    );
\fill_cnt[0]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__51_n_0\
    );
\fill_cnt[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(52),
      I2 => pop_req_n0205_out,
      I3 => push_req_n0207_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__43_n_0\
    );
\fill_cnt[2]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(52),
      I2 => pop_req_n0205_out,
      I3 => push_req_n0207_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__51_n_0\
    );
\fill_cnt[3]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0207_out,
      I1 => \fill_cnt[3]_i_2__51_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__51_n_0\
    );
\fill_cnt[3]_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0205_out,
      I1 => empty_burst_fifo(52),
      O => \fill_cnt[3]_i_2__51_n_0\
    );
\fill_cnt[4]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(52),
      I1 => push_req_n0207_out,
      I2 => pop_req_n0205_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__51_n_0\
    );
\fill_cnt[4]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__42_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__51_n_0\
    );
\fill_cnt[4]_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__51_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_6__47_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__42_n_0\
    );
\fill_cnt[4]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__0\,
      I1 => \empty_i_3__13_1\,
      I2 => \write_ptr_reg[0]_1\,
      I3 => \^priority_reg[5]\,
      I4 => \empty_i_3__13_2\,
      I5 => \^priority_reg[5]_0\,
      O => \^priority_reg[1]_rep\
    );
\fill_cnt[4]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_i_7__24\,
      I2 => Q(0),
      I3 => \empty_i_7__24_0\,
      O => \^priority_reg[5]\
    );
\fill_cnt[4]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A030"
    )
        port map (
      I0 => Q(2),
      I1 => \empty_i_7__24_1\,
      I2 => Q(1),
      I3 => Q(0),
      O => \^priority_reg[5]_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__51_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__43_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__51_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__51_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__51_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0207_out,
      O => \genblk1[0].mem[0][8]_i_1__13_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_211\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_211\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_211\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_211\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_211\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_211\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_211\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_211\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__13_n_0\,
      D => last_spk_in_burst_fifo(52),
      Q => \genblk1[0].mem_reg[0]_211\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0207_out,
      O => \genblk1[1].mem[1][8]_i_1__12_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_210\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_210\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_210\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_210\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_210\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_210\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_210\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_210\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__12_n_0\,
      D => last_spk_in_burst_fifo(52),
      Q => \genblk1[1].mem_reg[1]_210\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0207_out,
      O => \genblk1[2].mem[2][8]_i_1__12_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_209\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_209\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_209\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_209\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_209\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_209\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_209\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_209\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__12_n_0\,
      D => last_spk_in_burst_fifo(52),
      Q => \genblk1[2].mem_reg[2]_209\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0207_out,
      O => \genblk1[3].mem[3][8]_i_1__12_n_0\
    );
\genblk1[3].mem[3][8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => last_spk_in_burst_fifo(52)
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_208\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_208\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_208\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_208\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_208\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_208\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_208\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_208\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__12_n_0\,
      D => last_spk_in_burst_fifo(52),
      Q => \genblk1[3].mem_reg[3]_208\(8),
      R => '0'
    );
\read_ptr[0]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0205_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__51_n_0\
    );
\read_ptr[1]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0205_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__51_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__51_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__51_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__51_n_0\
    );
\write_ptr[1]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0207_out,
      O => \write_ptr[4]_i_1__51_n_0\
    );
\write_ptr[4]_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__51_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__51_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_47 is
  port (
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    empty_reg_i_16_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fill_cnt[4]_i_4__31_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__31_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__26\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__26_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__26_1\ : in STD_LOGIC;
    \empty_i_3__11\ : in STD_LOGIC;
    \empty_i_3__11_0\ : in STD_LOGIC;
    \empty_i_3__11_1\ : in STD_LOGIC;
    \empty_i_3__11_2\ : in STD_LOGIC;
    \empty_i_6__28\ : in STD_LOGIC;
    \empty_i_6__28_0\ : in STD_LOGIC;
    \empty_i_3__12_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__7_0\ : in STD_LOGIC;
    \empty_i_3__12_1\ : in STD_LOGIC;
    \empty_i_3__12_2\ : in STD_LOGIC;
    \empty_i_3__12_3\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_145\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_i_8__53\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_47 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_47;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_47 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 485 downto 480 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 53 to 53 );
  signal \empty_i_1__52_n_0\ : STD_LOGIC;
  signal empty_i_31_n_0 : STD_LOGIC;
  signal \empty_i_5__1_n_0\ : STD_LOGIC;
  signal \empty_i_6__45_n_0\ : STD_LOGIC;
  signal \empty_i_8__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__52_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__31_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_6__10_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__12_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_215\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__11_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_214\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__11_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_213\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__11_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__30_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_212\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 53 to 53 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0209_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal push_req_n0211_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__52_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__52_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__51\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \empty_i_5__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__8\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__52\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__52\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__52\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__52\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__52\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__52\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__52\ : label is "soft_lutpair434";
begin
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
\AEROUT_ADDR[7]_i_315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(485),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_145\(5),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(0),
      I1 => \genblk1[0].mem_reg[0]_215\(0),
      I2 => \genblk1[3].mem_reg[3]_212\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(0),
      O => \genblk1[1].mem_reg[1][2]_0\(0)
    );
\AEROUT_ADDR[7]_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(481),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_145\(1),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(483),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_145\(3),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(2),
      I1 => \genblk1[0].mem_reg[0]_215\(2),
      I2 => \genblk1[3].mem_reg[3]_212\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(2),
      O => \genblk1[1].mem_reg[1][2]_0\(2)
    );
\AEROUT_ADDR[7]_i_495\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(482),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_145\(2),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(1),
      I1 => \genblk1[0].mem_reg[0]_215\(1),
      I2 => \genblk1[3].mem_reg[3]_212\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(1),
      O => \genblk1[1].mem_reg[1][2]_0\(1)
    );
\AEROUT_ADDR[7]_i_594\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(484),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_145\(4),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_630\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(480),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_145\(0),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(8),
      I1 => \genblk1[0].mem_reg[0]_215\(8),
      I2 => \genblk1[3].mem_reg[3]_212\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(8),
      O => data_out_fifo(485)
    );
\AEROUT_ADDR[7]_i_685\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(4),
      I1 => \genblk1[0].mem_reg[0]_215\(4),
      I2 => \genblk1[3].mem_reg[3]_212\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(4),
      O => data_out_fifo(481)
    );
\AEROUT_ADDR[7]_i_741\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(6),
      I1 => \genblk1[0].mem_reg[0]_215\(6),
      I2 => \genblk1[3].mem_reg[3]_212\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(6),
      O => data_out_fifo(483)
    );
\AEROUT_ADDR[7]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(5),
      I1 => \genblk1[0].mem_reg[0]_215\(5),
      I2 => \genblk1[3].mem_reg[3]_212\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(5),
      O => data_out_fifo(482)
    );
\AEROUT_ADDR[7]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(7),
      I1 => \genblk1[0].mem_reg[0]_215\(7),
      I2 => \genblk1[3].mem_reg[3]_212\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(7),
      O => data_out_fifo(484)
    );
\AEROUT_ADDR[7]_i_909\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_214\(3),
      I1 => \genblk1[0].mem_reg[0]_215\(3),
      I2 => \genblk1[3].mem_reg[3]_212\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_213\(3),
      O => data_out_fifo(480)
    );
\empty_i_10__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => \empty_i_6__28\,
      I1 => \empty_i_6__28_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      O => \^priority_reg[3]\
    );
\empty_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0211_out,
      I2 => pop_req_n0209_out,
      I3 => empty_burst_fifo(53),
      O => \empty_i_1__52_n_0\
    );
\empty_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
empty_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(53),
      I1 => empty_reg_i_16_0(1),
      I2 => Q(2),
      I3 => empty_reg_i_16_0(2),
      I4 => Q(3),
      I5 => empty_reg_i_16_0(0),
      O => empty_i_31_n_0
    );
\empty_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_5__1_n_0\,
      I3 => \empty_i_6__45_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0211_out
    );
\empty_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(53),
      O => pop_req_n0209_out
    );
\empty_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_5__1_n_0\
    );
\empty_i_6__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF08FF08FF08"
    )
        port map (
      I0 => \empty_i_3__12_1\,
      I1 => \empty_i_3__12_2\,
      I2 => \empty_i_3__12_3\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \empty_i_8__54_n_0\,
      I5 => \empty_i_3__12_0\,
      O => \empty_i_6__45_n_0\
    );
\empty_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_3__11\,
      I1 => \empty_i_3__11_0\,
      I2 => \empty_i_3__11_1\,
      I3 => \empty_i_3__11_2\,
      I4 => \genblk1[3].mem[3][8]_i_3__26_0\,
      I5 => \^priority_reg[3]\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_8__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455555555555555"
    )
        port map (
      I0 => Q(0),
      I1 => \fill_cnt[4]_i_4__31_0\,
      I2 => \fill_cnt[4]_i_4__31_1\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \empty_i_8__54_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__52_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(53)
    );
empty_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => empty_i_31_n_0,
      I1 => \empty_i_8__53\,
      O => \priority_reg[3]_0\,
      S => Q(1)
    );
\fill_cnt[0]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__52_n_0\
    );
\fill_cnt[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(53),
      I2 => pop_req_n0209_out,
      I3 => push_req_n0211_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__8_n_0\
    );
\fill_cnt[2]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(53),
      I2 => pop_req_n0209_out,
      I3 => push_req_n0211_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__52_n_0\
    );
\fill_cnt[3]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0211_out,
      I1 => \fill_cnt[3]_i_2__52_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__52_n_0\
    );
\fill_cnt[3]_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0209_out,
      I1 => empty_burst_fifo(53),
      O => \fill_cnt[3]_i_2__52_n_0\
    );
\fill_cnt[4]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(53),
      I1 => push_req_n0211_out,
      I2 => pop_req_n0209_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__52_n_0\
    );
\fill_cnt[4]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__7_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__52_n_0\
    );
\fill_cnt[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__52_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \fill_cnt[4]_i_4__31_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__7_n_0\
    );
\fill_cnt[4]_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBAAAA"
    )
        port map (
      I0 => \empty_i_5__1_n_0\,
      I1 => \empty_i_3__12_0\,
      I2 => \fill_cnt[4]_i_3__7_0\,
      I3 => Q(0),
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \fill_cnt[4]_i_6__10_n_0\,
      O => \fill_cnt[4]_i_4__31_n_0\
    );
\fill_cnt[4]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000080000000"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => \fill_cnt[4]_i_4__31_0\,
      I2 => \fill_cnt[4]_i_4__31_1\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \fill_cnt[4]_i_6__10_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__52_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__8_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__52_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__52_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__52_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0211_out,
      O => \genblk1[0].mem[0][8]_i_1__12_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_215\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_215\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_215\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_215\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_215\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_215\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_215\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_215\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__12_n_0\,
      D => last_spk_in_burst_fifo(53),
      Q => \genblk1[0].mem_reg[0]_215\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0211_out,
      O => \genblk1[1].mem[1][8]_i_1__11_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_214\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_214\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_214\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_214\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_214\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_214\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_214\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_214\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__11_n_0\,
      D => last_spk_in_burst_fifo(53),
      Q => \genblk1[1].mem_reg[1]_214\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0211_out,
      O => \genblk1[2].mem[2][8]_i_1__11_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_213\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_213\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_213\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_213\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_213\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_213\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_213\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_213\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__11_n_0\,
      D => last_spk_in_burst_fifo(53),
      Q => \genblk1[2].mem_reg[2]_213\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0211_out,
      O => \genblk1[3].mem[3][8]_i_1__11_n_0\
    );
\genblk1[3].mem[3][8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__30_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      I5 => \genblk1[0].mem_reg[0][8]_4\,
      O => last_spk_in_burst_fifo(53)
    );
\genblk1[3].mem[3][8]_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      O => \genblk1[3].mem[3][8]_i_3__30_n_0\
    );
\genblk1[3].mem[3][8]_i_5__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__26\,
      I1 => \genblk1[3].mem[3][8]_i_3__26_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__26_1\,
      I3 => Q(1),
      I4 => Q(2),
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_212\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_212\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_212\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_212\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_212\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_212\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_212\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_212\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__11_n_0\,
      D => last_spk_in_burst_fifo(53),
      Q => \genblk1[3].mem_reg[3]_212\(8),
      R => '0'
    );
\read_ptr[0]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0209_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__52_n_0\
    );
\read_ptr[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0209_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__52_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__52_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__52_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__52_n_0\
    );
\write_ptr[1]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0211_out,
      O => \write_ptr[4]_i_1__52_n_0\
    );
\write_ptr[4]_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__52_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__52_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_48 is
  port (
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    empty_reg_i_11_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \empty_i_6__45\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__49_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__49_1\ : in STD_LOGIC;
    \empty_i_3__11_0\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_284\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_reg_i_6 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_48 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_48;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_48 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 492 downto 486 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 54 to 54 );
  signal \empty_i_1__53_n_0\ : STD_LOGIC;
  signal \empty_i_21__3_n_0\ : STD_LOGIC;
  signal \empty_i_6__1_n_0\ : STD_LOGIC;
  signal \empty_i_7__41_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__53_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__49_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__32_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__11_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_219\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__10_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_218\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__10_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_217\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__10_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__29_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__34_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_216\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 54 to 54 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0213_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal push_req_n0215_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__53_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__53_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__52\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \empty_i_6__1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \empty_i_9__50\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__50\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__53\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__41\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__53\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__53\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__53\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__53\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__53\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__53\ : label is "soft_lutpair439";
begin
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
\AEROUT_ADDR[7]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(7),
      I1 => \genblk1[0].mem_reg[0]_219\(7),
      I2 => \genblk1[3].mem_reg[3]_216\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(489),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_284\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_426\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(491),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_284\(5),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_450\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(487),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_284\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(490),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_284\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(8),
      I1 => \genblk1[0].mem_reg[0]_219\(8),
      I2 => \genblk1[3].mem_reg[3]_216\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_583\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(486),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_284\(0),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_614\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(492),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_284\(6),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_650\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(488),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_284\(2),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_725\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(3),
      I1 => \genblk1[0].mem_reg[0]_219\(3),
      I2 => \genblk1[3].mem_reg[3]_216\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(3),
      O => data_out_fifo(489)
    );
\AEROUT_ADDR[7]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(5),
      I1 => \genblk1[0].mem_reg[0]_219\(5),
      I2 => \genblk1[3].mem_reg[3]_216\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(5),
      O => data_out_fifo(491)
    );
\AEROUT_ADDR[7]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(1),
      I1 => \genblk1[0].mem_reg[0]_219\(1),
      I2 => \genblk1[3].mem_reg[3]_216\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(1),
      O => data_out_fifo(487)
    );
\AEROUT_ADDR[7]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(4),
      I1 => \genblk1[0].mem_reg[0]_219\(4),
      I2 => \genblk1[3].mem_reg[3]_216\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(4),
      O => data_out_fifo(490)
    );
\AEROUT_ADDR[7]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(0),
      I1 => \genblk1[0].mem_reg[0]_219\(0),
      I2 => \genblk1[3].mem_reg[3]_216\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(0),
      O => data_out_fifo(486)
    );
\AEROUT_ADDR[7]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(6),
      I1 => \genblk1[0].mem_reg[0]_219\(6),
      I2 => \genblk1[3].mem_reg[3]_216\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(6),
      O => data_out_fifo(492)
    );
\AEROUT_ADDR[7]_i_933\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_218\(2),
      I1 => \genblk1[0].mem_reg[0]_219\(2),
      I2 => \genblk1[3].mem_reg[3]_216\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_217\(2),
      O => data_out_fifo(488)
    );
\empty_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0215_out,
      I2 => pop_req_n0213_out,
      I3 => empty_burst_fifo(54),
      O => \empty_i_1__53_n_0\
    );
\empty_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(54),
      I1 => empty_reg_i_11_0(1),
      I2 => Q(3),
      I3 => empty_reg_i_11_0(2),
      I4 => Q(4),
      I5 => empty_reg_i_11_0(0),
      O => \empty_i_21__3_n_0\
    );
\empty_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__1_n_0\,
      I3 => \empty_i_7__41_n_0\,
      I4 => \fill_cnt_reg[4]_1\,
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n0215_out
    );
\empty_i_4__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(54),
      O => pop_req_n0213_out
    );
\empty_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_6__1_n_0\
    );
\empty_i_7__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000C8880888"
    )
        port map (
      I0 => Q(0),
      I1 => \fill_cnt_reg[1]_0\,
      I2 => Q(4),
      I3 => \^priority_reg[3]\,
      I4 => \empty_i_3__11_0\,
      I5 => \^priority_reg[1]_rep__0_0\,
      O => \empty_i_7__41_n_0\
    );
\empty_i_9__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \empty_i_6__45\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      O => \^priority_reg[1]_rep__0_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__53_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(54)
    );
empty_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_21__3_n_0\,
      I1 => empty_reg_i_6,
      O => \priority_reg[3]_0\,
      S => Q(2)
    );
\fill_cnt[0]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__53_n_0\
    );
\fill_cnt[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(54),
      I2 => pop_req_n0213_out,
      I3 => push_req_n0215_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__50_n_0\
    );
\fill_cnt[2]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(54),
      I2 => pop_req_n0213_out,
      I3 => push_req_n0215_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__53_n_0\
    );
\fill_cnt[3]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0215_out,
      I1 => \fill_cnt[3]_i_2__53_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__53_n_0\
    );
\fill_cnt[3]_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0213_out,
      I1 => empty_burst_fifo(54),
      O => \fill_cnt[3]_i_2__53_n_0\
    );
\fill_cnt[4]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(54),
      I1 => push_req_n0215_out,
      I2 => pop_req_n0213_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__53_n_0\
    );
\fill_cnt[4]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__49_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__53_n_0\
    );
\fill_cnt[4]_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__53_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \fill_cnt[4]_i_4__32_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__49_n_0\
    );
\fill_cnt[4]_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFAAA"
    )
        port map (
      I0 => \empty_i_6__1_n_0\,
      I1 => \^priority_reg[1]_rep__0_0\,
      I2 => \fill_cnt[4]_i_3__49_0\,
      I3 => \fill_cnt[4]_i_3__49_1\,
      I4 => Q(0),
      O => \fill_cnt[4]_i_4__32_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__53_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__50_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__53_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__53_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__53_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0215_out,
      O => \genblk1[0].mem[0][8]_i_1__11_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_219\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_219\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_219\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_219\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_219\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_219\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_219\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_219\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__11_n_0\,
      D => last_spk_in_burst_fifo(54),
      Q => \genblk1[0].mem_reg[0]_219\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0215_out,
      O => \genblk1[1].mem[1][8]_i_1__10_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_218\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_218\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_218\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_218\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_218\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_218\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_218\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_218\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__10_n_0\,
      D => last_spk_in_burst_fifo(54),
      Q => \genblk1[1].mem_reg[1]_218\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0215_out,
      O => \genblk1[2].mem[2][8]_i_1__10_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_217\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_217\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_217\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_217\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_217\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_217\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_217\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_217\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__10_n_0\,
      D => last_spk_in_burst_fifo(54),
      Q => \genblk1[2].mem_reg[2]_217\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0215_out,
      O => \genblk1[3].mem[3][8]_i_1__10_n_0\
    );
\genblk1[3].mem[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__29_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => Q(1),
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[3].mem[3][8]_i_6__34_n_0\,
      O => last_spk_in_burst_fifo(54)
    );
\genblk1[3].mem[3][8]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(6),
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => Q(1),
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_3__29_n_0\
    );
\genblk1[3].mem[3][8]_i_4__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_6__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_8\,
      I1 => \^priority_reg[1]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_6__34_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_216\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_216\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_216\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_216\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_216\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_216\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_216\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_216\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__10_n_0\,
      D => last_spk_in_burst_fifo(54),
      Q => \genblk1[3].mem_reg[3]_216\(8),
      R => '0'
    );
\priority[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^priority_reg[3]\
    );
\read_ptr[0]_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0213_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__53_n_0\
    );
\read_ptr[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0213_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__53_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__53_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__53_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__53_n_0\
    );
\write_ptr[1]_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0215_out,
      O => \write_ptr[4]_i_1__53_n_0\
    );
\write_ptr[4]_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__53_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__53_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_49 is
  port (
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][5]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    \priority_reg[1]\ : out STD_LOGIC;
    empty_reg_i_14_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fill_cnt[4]_i_4__31\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__31_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__10_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \empty_i_3__9\ : in STD_LOGIC;
    \empty_i_3__9_0\ : in STD_LOGIC;
    \empty_i_3__9_1\ : in STD_LOGIC;
    \empty_i_3__9_2\ : in STD_LOGIC;
    \empty_i_3__9_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__14_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__14_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]_i_91\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \empty_i_2__55\ : in STD_LOGIC;
    \empty_i_2__55_0\ : in STD_LOGIC;
    \empty_i_2__55_1\ : in STD_LOGIC;
    \empty_i_8__53_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_49 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_49;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_49 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 503 downto 496 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \empty_i_1__54_n_0\ : STD_LOGIC;
  signal \empty_i_27__2_n_0\ : STD_LOGIC;
  signal \empty_i_5__51_n_0\ : STD_LOGIC;
  signal \empty_i_8__11_n_0\ : STD_LOGIC;
  signal empty_reg_i_14_n_0 : STD_LOGIC;
  signal \fill_cnt[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__54_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__14_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__10_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_223\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__9_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_222\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__9_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_221\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__9_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__31_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__33_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_220\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 55 to 55 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0217_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal push_req_n0219_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__54_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__54_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__53\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \empty_i_8__11\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__15\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__54\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_4__11\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_5\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__54\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__54\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__54\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__54\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__54\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__54\ : label is "soft_lutpair445";
begin
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep_0\ <= \^priority_reg[2]_rep_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
\AEROUT_ADDR[7]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(499),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(3),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(503),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(7),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(498),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(2),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(502),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(6),
      O => \genblk1[1].mem_reg[1][7]_0\
    );
\AEROUT_ADDR[7]_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(501),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(5),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(497),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(1),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(4),
      I1 => \genblk1[0].mem_reg[0]_223\(4),
      I2 => \genblk1[3].mem_reg[3]_220\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(4),
      O => data_out_fifo(499)
    );
\AEROUT_ADDR[7]_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(8),
      I1 => \genblk1[0].mem_reg[0]_223\(8),
      I2 => \genblk1[3].mem_reg[3]_220\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(8),
      O => data_out_fifo(503)
    );
\AEROUT_ADDR[7]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(0),
      I1 => \genblk1[0].mem_reg[0]_223\(0),
      I2 => \genblk1[3].mem_reg[3]_220\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(0),
      O => \genblk1[1].mem_reg[1][0]_0\(0)
    );
\AEROUT_ADDR[7]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(3),
      I1 => \genblk1[0].mem_reg[0]_223\(3),
      I2 => \genblk1[3].mem_reg[3]_220\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(3),
      O => data_out_fifo(498)
    );
\AEROUT_ADDR[7]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(7),
      I1 => \genblk1[0].mem_reg[0]_223\(7),
      I2 => \genblk1[3].mem_reg[3]_220\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(7),
      O => data_out_fifo(502)
    );
\AEROUT_ADDR[7]_i_598\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(500),
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR_reg[7]_i_91\(4),
      O => \genblk1[1].mem_reg[1][5]_0\
    );
\AEROUT_ADDR[7]_i_622\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(496),
      I1 => last_spk_in_burst_int1(0),
      I2 => \AEROUT_ADDR_reg[7]_i_91\(0),
      I3 => last_spk_in_burst_int1(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_669\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(6),
      I1 => \genblk1[0].mem_reg[0]_223\(6),
      I2 => \genblk1[3].mem_reg[3]_220\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(6),
      O => data_out_fifo(501)
    );
\AEROUT_ADDR[7]_i_693\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(2),
      I1 => \genblk1[0].mem_reg[0]_223\(2),
      I2 => \genblk1[3].mem_reg[3]_220\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(2),
      O => data_out_fifo(497)
    );
\AEROUT_ADDR[7]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(5),
      I1 => \genblk1[0].mem_reg[0]_223\(5),
      I2 => \genblk1[3].mem_reg[3]_220\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(5),
      O => data_out_fifo(500)
    );
\AEROUT_ADDR[7]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_222\(1),
      I1 => \genblk1[0].mem_reg[0]_223\(1),
      I2 => \genblk1[3].mem_reg[3]_220\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_221\(1),
      O => data_out_fifo(496)
    );
\empty_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0219_out,
      I2 => pop_req_n0217_out,
      I3 => empty_burst_fifo(55),
      O => \empty_i_1__54_n_0\
    );
\empty_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(55),
      I1 => empty_reg_i_14_0(1),
      I2 => Q(4),
      I3 => empty_reg_i_14_0(2),
      I4 => Q(5),
      I5 => empty_reg_i_14_0(0),
      O => \empty_i_27__2_n_0\
    );
\empty_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDCCCCCCCDF"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \empty_i_5__51_n_0\,
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^priority_reg[1]_rep\,
      O => push_req_n0219_out
    );
\empty_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => empty_burst_fifo(55),
      O => pop_req_n0217_out
    );
\empty_i_5__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__14_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt[4]_i_3__14_1\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[5]\,
      I5 => \empty_i_8__11_n_0\,
      O => \empty_i_5__51_n_0\
    );
\empty_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_3__9\,
      I1 => \empty_i_3__9_0\,
      I2 => \empty_i_3__9_1\,
      I3 => \empty_i_3__9_2\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \empty_i_3__9_3\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_8__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_8__11_n_0\
    );
\empty_i_8__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_reg_i_14_n_0,
      I1 => \empty_i_2__55\,
      I2 => Q(1),
      I3 => \empty_i_2__55_0\,
      I4 => Q(2),
      I5 => \empty_i_2__55_1\,
      O => \priority_reg[1]\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__54_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(55)
    );
empty_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => \empty_i_27__2_n_0\,
      I1 => \empty_i_8__53_0\,
      O => empty_reg_i_14_n_0,
      S => Q(3)
    );
\fill_cnt[0]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__54_n_0\
    );
\fill_cnt[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(55),
      I2 => pop_req_n0217_out,
      I3 => push_req_n0219_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__15_n_0\
    );
\fill_cnt[2]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(55),
      I2 => pop_req_n0217_out,
      I3 => push_req_n0219_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__54_n_0\
    );
\fill_cnt[3]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0219_out,
      I1 => \fill_cnt[3]_i_2__54_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__54_n_0\
    );
\fill_cnt[3]_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0217_out,
      I1 => empty_burst_fifo(55),
      O => \fill_cnt[3]_i_2__54_n_0\
    );
\fill_cnt[4]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(55),
      I1 => push_req_n0219_out,
      I2 => pop_req_n0217_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__54_n_0\
    );
\fill_cnt[4]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__14_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__54_n_0\
    );
\fill_cnt[4]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__54_n_0\,
      I1 => \^priority_reg[1]_rep\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_5__51_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3__14_n_0\
    );
\fill_cnt[4]_i_5__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \fill_cnt[4]_i_4__31\,
      I4 => \fill_cnt[4]_i_4__31_0\,
      O => \^priority_reg[5]\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__54_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__15_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__54_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__54_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__54_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0219_out,
      O => \genblk1[0].mem[0][8]_i_1__10_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[0].mem_reg[0]_223\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[0].mem_reg[0]_223\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[0].mem_reg[0]_223\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[0].mem_reg[0]_223\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[0].mem_reg[0]_223\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[0].mem_reg[0]_223\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[0].mem_reg[0]_223\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[0].mem_reg[0]_223\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__10_n_0\,
      D => last_spk_in_burst_fifo(55),
      Q => \genblk1[0].mem_reg[0]_223\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0219_out,
      O => \genblk1[1].mem[1][8]_i_1__9_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[1].mem_reg[1]_222\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[1].mem_reg[1]_222\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[1].mem_reg[1]_222\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[1].mem_reg[1]_222\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[1].mem_reg[1]_222\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[1].mem_reg[1]_222\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[1].mem_reg[1]_222\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[1].mem_reg[1]_222\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__9_n_0\,
      D => last_spk_in_burst_fifo(55),
      Q => \genblk1[1].mem_reg[1]_222\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0219_out,
      O => \genblk1[2].mem[2][8]_i_1__9_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[2].mem_reg[2]_221\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[2].mem_reg[2]_221\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[2].mem_reg[2]_221\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[2].mem_reg[2]_221\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[2].mem_reg[2]_221\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[2].mem_reg[2]_221\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[2].mem_reg[2]_221\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[2].mem_reg[2]_221\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__9_n_0\,
      D => last_spk_in_burst_fifo(55),
      Q => \genblk1[2].mem_reg[2]_221\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0219_out,
      O => \genblk1[3].mem[3][8]_i_1__9_n_0\
    );
\genblk1[3].mem[3][8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => Q(1),
      I2 => \^priority_reg[2]_rep_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[3].mem[3][8]_i_3__31_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_4__33_n_0\,
      O => last_spk_in_burst_fifo(55)
    );
\genblk1[3].mem[3][8]_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0020AAAAAA20"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => Q(1),
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_3__31_n_0\
    );
\genblk1[3].mem[3][8]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \^priority_reg[5]_0\,
      O => \^priority_reg[2]_rep_0\
    );
\genblk1[3].mem[3][8]_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => Q(1),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(0),
      I5 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_4__33_n_0\
    );
\genblk1[3].mem[3][8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__10\,
      I1 => \genblk1[3].mem[3][8]_i_4__10_0\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(3),
      O => \^priority_reg[5]_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[3].mem_reg[3]_220\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[3].mem_reg[3]_220\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[3].mem_reg[3]_220\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[3].mem_reg[3]_220\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[3].mem_reg[3]_220\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[3].mem_reg[3]_220\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[3].mem_reg[3]_220\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[3].mem_reg[3]_220\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__9_n_0\,
      D => last_spk_in_burst_fifo(55),
      Q => \genblk1[3].mem_reg[3]_220\(8),
      R => '0'
    );
\read_ptr[0]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0217_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__54_n_0\
    );
\read_ptr[1]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0217_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__54_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__54_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__54_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__54_n_0\
    );
\write_ptr[1]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0219_out,
      O => \write_ptr[4]_i_1__54_n_0\
    );
\write_ptr[4]_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__54_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__54_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_5 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_i_8__30\ : in STD_LOGIC;
    \empty_i_8__30_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_8__30_1\ : in STD_LOGIC;
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_8__30_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \empty_i_3__30_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \empty_i_3__30_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_4\ : in STD_LOGIC;
    \empty_i_5__38\ : in STD_LOGIC;
    \empty_i_5__38_0\ : in STD_LOGIC;
    \empty_i_5__38_1\ : in STD_LOGIC;
    \empty_i_14__1_0\ : in STD_LOGIC;
    \empty_i_14__1_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_101\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_5 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_5;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_5 is
  signal data_out_fifo : STD_LOGIC_VECTOR ( 143 to 143 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_13__0_n_0\ : STD_LOGIC;
  signal \empty_i_15__0_n_0\ : STD_LOGIC;
  signal \empty_i_1__14_n_0\ : STD_LOGIC;
  signal \empty_i_7__8_n_0\ : STD_LOGIC;
  signal \empty_i_8__27_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__19_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_5__4_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__30_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_63\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__29_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_62\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__29_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_61\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__29_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__46_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__17_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_60\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n057_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n059_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__14_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_13__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \empty_i_2__13\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__20\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__14\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__14\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__14\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__14\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__14\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__14\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__14\ : label is "soft_lutpair196";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(143),
      I1 => \AEROUT_ADDR[7]_i_101\(2),
      I2 => O(0),
      I3 => O(1),
      I4 => \AEROUT_ADDR[7]_i_101\(0),
      I5 => \AEROUT_ADDR[7]_i_101\(1),
      O => \genblk1[1].mem_reg[1][8]_0\
    );
\AEROUT_ADDR[7]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(6),
      I1 => \genblk1[0].mem_reg[0]_63\(6),
      I2 => \genblk1[3].mem_reg[3]_60\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(6),
      O => \genblk1[1].mem_reg[1][7]_0\(6)
    );
\AEROUT_ADDR[7]_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(0),
      I1 => \genblk1[0].mem_reg[0]_63\(0),
      I2 => \genblk1[3].mem_reg[3]_60\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(0),
      O => \genblk1[1].mem_reg[1][7]_0\(0)
    );
\AEROUT_ADDR[7]_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(8),
      I1 => \genblk1[0].mem_reg[0]_63\(8),
      I2 => \genblk1[3].mem_reg[3]_60\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(8),
      O => data_out_fifo(143)
    );
\AEROUT_ADDR[7]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(7),
      I1 => \genblk1[0].mem_reg[0]_63\(7),
      I2 => \genblk1[3].mem_reg[3]_60\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(7),
      O => \genblk1[1].mem_reg[1][7]_0\(7)
    );
\AEROUT_ADDR[7]_i_730\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(2),
      I1 => \genblk1[0].mem_reg[0]_63\(2),
      I2 => \genblk1[3].mem_reg[3]_60\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(2),
      O => \genblk1[1].mem_reg[1][7]_0\(2)
    );
\AEROUT_ADDR[7]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(4),
      I1 => \genblk1[0].mem_reg[0]_63\(4),
      I2 => \genblk1[3].mem_reg[3]_60\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(4),
      O => \genblk1[1].mem_reg[1][7]_0\(4)
    );
\AEROUT_ADDR[7]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(3),
      I1 => \genblk1[0].mem_reg[0]_63\(3),
      I2 => \genblk1[3].mem_reg[3]_60\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(3),
      O => \genblk1[1].mem_reg[1][7]_0\(3)
    );
\AEROUT_ADDR[7]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(5),
      I1 => \genblk1[0].mem_reg[0]_63\(5),
      I2 => \genblk1[3].mem_reg[3]_60\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(5),
      O => \genblk1[1].mem_reg[1][7]_0\(5)
    );
\AEROUT_ADDR[7]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_62\(1),
      I1 => \genblk1[0].mem_reg[0]_63\(1),
      I2 => \genblk1[3].mem_reg[3]_60\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_61\(1),
      O => \genblk1[1].mem_reg[1][7]_0\(1)
    );
\empty_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_13__0_n_0\
    );
\empty_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \empty_i_15__0_n_0\,
      I1 => \genblk1[0].mem_reg[0][8]_12\,
      I2 => \empty_i_5__38\,
      I3 => \genblk1[3].mem[3][8]_i_5__4_2\,
      I4 => \empty_i_5__38_0\,
      I5 => \empty_i_5__38_1\,
      O => \^priority_reg[1]_rep__0_0\
    );
\empty_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDDFFFF0DDD0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__4\,
      I1 => \empty_i_14__1_0\,
      I2 => \^priority_reg[3]_1\,
      I3 => \empty_i_14__1_1\,
      I4 => \genblk1[3].mem[3][8]_i_5__4_2\,
      I5 => \^priority_reg[3]\,
      O => \empty_i_15__0_n_0\
    );
\empty_i_15__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333BBBB33B3"
    )
        port map (
      I0 => Q(1),
      I1 => \empty_i_8__30\,
      I2 => \empty_i_8__30_0\(0),
      I3 => \empty_i_8__30_1\,
      I4 => CTRL_SCHED_EVENT_IN(0),
      I5 => \empty_i_8__30_2\,
      O => \^priority_reg[3]\
    );
\empty_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n059_out,
      I2 => pop_req_n057_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__14_n_0\
    );
\empty_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \^priority_reg[3]_1\
    );
\empty_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_3\,
      I2 => \write_ptr_reg[0]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \empty_i_7__8_n_0\,
      I5 => \empty_i_8__27_n_0\,
      O => push_req_n059_out
    );
\empty_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \fill_cnt_reg[1]_1\,
      I4 => \^empty_burst_fifo\(0),
      O => pop_req_n057_out
    );
\empty_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \empty_i_3__30_0\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_10\,
      I3 => \empty_i_3__30_1\,
      I4 => \empty_i_13__0_n_0\,
      O => \empty_i_7__8_n_0\
    );
\empty_i_8__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[1]_rep__0_0\,
      O => \empty_i_8__27_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__14_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__14_n_0\
    );
\fill_cnt[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n057_out,
      I3 => push_req_n059_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__20_n_0\
    );
\fill_cnt[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n057_out,
      I3 => push_req_n059_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__14_n_0\
    );
\fill_cnt[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n059_out,
      I1 => \fill_cnt[3]_i_2__14_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__14_n_0\
    );
\fill_cnt[3]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n057_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__14_n_0\
    );
\fill_cnt[4]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n059_out,
      I2 => pop_req_n057_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__14_n_0\
    );
\fill_cnt[4]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__19_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__14_n_0\
    );
\fill_cnt[4]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__14_n_0\,
      I1 => \empty_i_8__27_n_0\,
      I2 => \fill_cnt[4]_i_4__5_n_0\,
      I3 => \fill_cnt[4]_i_5__4_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__19_n_0\
    );
\fill_cnt[4]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \empty_i_13__0_n_0\,
      I1 => \fill_cnt[4]_i_3__19_0\,
      I2 => \fill_cnt[4]_i_3__19_1\,
      I3 => \fill_cnt[4]_i_3__19_2\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      O => \fill_cnt[4]_i_4__5_n_0\
    );
\fill_cnt[4]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \fill_cnt[4]_i_3__19_3\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \fill_cnt[4]_i_3__19_4\,
      O => \fill_cnt[4]_i_5__4_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__14_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__20_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__14_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__14_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__14_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n059_out,
      O => \genblk1[0].mem[0][8]_i_1__30_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[0].mem_reg[0]_63\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[0].mem_reg[0]_63\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[0].mem_reg[0]_63\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[0].mem_reg[0]_63\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[0].mem_reg[0]_63\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[0].mem_reg[0]_63\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[0].mem_reg[0]_63\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[0].mem_reg[0]_63\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__30_n_0\,
      D => last_spk_in_burst_fifo(15),
      Q => \genblk1[0].mem_reg[0]_63\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n059_out,
      O => \genblk1[1].mem[1][8]_i_1__29_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[1].mem_reg[1]_62\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[1].mem_reg[1]_62\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[1].mem_reg[1]_62\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[1].mem_reg[1]_62\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[1].mem_reg[1]_62\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[1].mem_reg[1]_62\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[1].mem_reg[1]_62\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[1].mem_reg[1]_62\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__29_n_0\,
      D => last_spk_in_burst_fifo(15),
      Q => \genblk1[1].mem_reg[1]_62\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n059_out,
      O => \genblk1[2].mem[2][8]_i_1__29_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[2].mem_reg[2]_61\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[2].mem_reg[2]_61\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[2].mem_reg[2]_61\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[2].mem_reg[2]_61\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[2].mem_reg[2]_61\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[2].mem_reg[2]_61\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[2].mem_reg[2]_61\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[2].mem_reg[2]_61\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__29_n_0\,
      D => last_spk_in_burst_fifo(15),
      Q => \genblk1[2].mem_reg[2]_61\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n059_out,
      O => \genblk1[3].mem[3][8]_i_1__29_n_0\
    );
\genblk1[3].mem[3][8]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__46_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__17_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_10\,
      I5 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(15)
    );
\genblk1[3].mem[3][8]_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \^priority_reg[3]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_9\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_4__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"407000004F7F0000"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[0].mem_reg[0][8]_6\,
      O => \genblk1[3].mem[3][8]_i_4__46_n_0\
    );
\genblk1[3].mem[3][8]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_11\,
      I1 => \genblk1[0].mem_reg[0][8]_12\,
      I2 => \^priority_reg[2]_rep\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem[3][8]_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_13\,
      I4 => \genblk1[0].mem_reg[0][8]_12\,
      I5 => \genblk1[0].mem_reg[0][8]_14\,
      O => \genblk1[3].mem[3][8]_i_5__17_n_0\
    );
\genblk1[3].mem[3][8]_i_5__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__11\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_12\,
      I3 => \genblk1[3].mem[3][8]_i_3__11_0\,
      I4 => \^priority_reg[5]\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFCAACFCFAACF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__25\,
      I1 => \genblk1[3].mem[3][8]_i_6__25_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_6__25_1\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__4\,
      I1 => \genblk1[3].mem[3][8]_i_5__4_0\,
      I2 => \genblk1[3].mem[3][8]_i_5__4_1\,
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \genblk1[3].mem[3][8]_i_5__4_2\,
      I5 => \genblk1[3].mem[3][8]_i_5__4_3\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(0),
      Q => \genblk1[3].mem_reg[3]_60\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(1),
      Q => \genblk1[3].mem_reg[3]_60\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(2),
      Q => \genblk1[3].mem_reg[3]_60\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(3),
      Q => \genblk1[3].mem_reg[3]_60\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(4),
      Q => \genblk1[3].mem_reg[3]_60\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(5),
      Q => \genblk1[3].mem_reg[3]_60\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(6),
      Q => \genblk1[3].mem_reg[3]_60\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => \genblk1[1].mem_reg[1][7]_1\(7),
      Q => \genblk1[3].mem_reg[3]_60\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__29_n_0\,
      D => last_spk_in_burst_fifo(15),
      Q => \genblk1[3].mem_reg[3]_60\(8),
      R => '0'
    );
\read_ptr[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n057_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__14_n_0\
    );
\read_ptr[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n057_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__14_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__14_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__14_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__14_n_0\
    );
\write_ptr[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n059_out,
      O => \write_ptr[4]_i_1__14_n_0\
    );
\write_ptr[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__14_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__14_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_50 is
  port (
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[7]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][3]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[1].mem_reg[1][2]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][1]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][4]_0\ : out STD_LOGIC;
    empty_reg_0 : out STD_LOGIC;
    empty_reg_i_12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__31\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__31_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__31_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__30\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__30_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__33_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__33_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__0_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__0_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__0_2\ : in STD_LOGIC;
    \empty_i_5__50_0\ : in STD_LOGIC;
    \empty_i_5__50_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_52\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[7]_i_52_0\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_52_1\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_135_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_50 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_50;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_50 is
  signal \AEROUT_ADDR[7]_i_293_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 508 downto 504 );
  signal empty0 : STD_LOGIC;
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 56 to 56 );
  signal \empty_i_1__55_n_0\ : STD_LOGIC;
  signal \empty_i_5__50_n_0\ : STD_LOGIC;
  signal \empty_i_6__46_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__55_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__9_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_227\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__8_n_0\ : STD_LOGIC;
  signal \^genblk1[1].mem_reg[1][8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \genblk1[1].mem_reg[1]_226\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__8_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_225\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__8_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__10_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__0_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_7__8_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__13_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_8__26_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__10_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_224\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 56 to 56 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n0221_out : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n0224_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__55_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__55_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__54\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__55\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__55\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__55\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__55\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__55\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__55\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__55\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__55\ : label is "soft_lutpair451";
begin
  \genblk1[1].mem_reg[1][8]_0\(3 downto 0) <= \^genblk1[1].mem_reg[1][8]_0\(3 downto 0);
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_293_n_0\,
      I1 => \AEROUT_ADDR[7]_i_52\,
      I2 => last_spk_in_burst_int1(0),
      I3 => \AEROUT_ADDR[7]_i_52_0\,
      I4 => last_spk_in_burst_int1(1),
      I5 => \AEROUT_ADDR[7]_i_52_1\,
      O => \priority_reg[7]\
    );
\AEROUT_ADDR[7]_i_293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^genblk1[1].mem_reg[1][8]_0\(3),
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[7]_i_135_0\(5),
      I3 => last_spk_in_burst_int1(3),
      O => \AEROUT_ADDR[7]_i_293_n_0\
    );
\AEROUT_ADDR[7]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(5),
      I1 => \genblk1[0].mem_reg[0]_227\(5),
      I2 => \genblk1[3].mem_reg[3]_224\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(5),
      O => \^genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(505),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_135_0\(1),
      O => \genblk1[1].mem_reg[1][1]_0\
    );
\AEROUT_ADDR[7]_i_418\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(507),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_135_0\(3),
      O => \genblk1[1].mem_reg[1][3]_0\
    );
\AEROUT_ADDR[7]_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(7),
      I1 => \genblk1[0].mem_reg[0]_227\(7),
      I2 => \genblk1[3].mem_reg[3]_224\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(7),
      O => \^genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_515\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(506),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_135_0\(2),
      O => \genblk1[1].mem_reg[1][2]_0\
    );
\AEROUT_ADDR[7]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(6),
      I1 => \genblk1[0].mem_reg[0]_227\(6),
      I2 => \genblk1[3].mem_reg[3]_224\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(6),
      O => \^genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_606\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => data_out_fifo(508),
      I1 => last_spk_in_burst_int1(2),
      I2 => last_spk_in_burst_int1(3),
      I3 => \AEROUT_ADDR[7]_i_135_0\(4),
      O => \genblk1[1].mem_reg[1][4]_0\
    );
\AEROUT_ADDR[7]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(8),
      I1 => \genblk1[0].mem_reg[0]_227\(8),
      I2 => \genblk1[3].mem_reg[3]_224\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(8),
      O => \^genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_642\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => data_out_fifo(504),
      I1 => last_spk_in_burst_int1(2),
      I2 => \AEROUT_ADDR[7]_i_135_0\(0),
      I3 => last_spk_in_burst_int1(3),
      O => \genblk1[1].mem_reg[1][0]_0\
    );
\AEROUT_ADDR[7]_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(1),
      I1 => \genblk1[0].mem_reg[0]_227\(1),
      I2 => \genblk1[3].mem_reg[3]_224\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(1),
      O => data_out_fifo(505)
    );
\AEROUT_ADDR[7]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(3),
      I1 => \genblk1[0].mem_reg[0]_227\(3),
      I2 => \genblk1[3].mem_reg[3]_224\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(3),
      O => data_out_fifo(507)
    );
\AEROUT_ADDR[7]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(2),
      I1 => \genblk1[0].mem_reg[0]_227\(2),
      I2 => \genblk1[3].mem_reg[3]_224\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(2),
      O => data_out_fifo(506)
    );
\AEROUT_ADDR[7]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(4),
      I1 => \genblk1[0].mem_reg[0]_227\(4),
      I2 => \genblk1[3].mem_reg[3]_224\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(4),
      O => data_out_fifo(508)
    );
\AEROUT_ADDR[7]_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_226\(0),
      I1 => \genblk1[0].mem_reg[0]_227\(0),
      I2 => \genblk1[3].mem_reg[3]_224\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_225\(0),
      O => data_out_fifo(504)
    );
\empty_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n0224_out,
      I2 => pop_req_n0221_out,
      I3 => empty_burst_fifo(56),
      O => \empty_i_1__55_n_0\
    );
\empty_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => empty_burst_fifo(56),
      I1 => empty_reg_i_12(1),
      I2 => Q(3),
      I3 => empty_reg_i_12(2),
      I4 => Q(4),
      I5 => empty_reg_i_12(0),
      O => empty_reg_0
    );
\empty_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDCCCCCCFD"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \empty_i_5__50_n_0\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(6),
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n0224_out
    );
\empty_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \fill_cnt_reg[4]_2\,
      I1 => Q(4),
      I2 => \fill_cnt_reg[1]_0\,
      I3 => \fill_cnt_reg[1]_1\,
      I4 => empty_burst_fifo(56),
      I5 => \fill_cnt_reg[1]_2\,
      O => pop_req_n0221_out
    );
\empty_i_5__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => fill_cnt_reg(2),
      I1 => fill_cnt_reg(1),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(3),
      I4 => fill_cnt_reg(0),
      I5 => \empty_i_6__46_n_0\,
      O => \empty_i_5__50_n_0\
    );
\empty_i_6__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \empty_i_5__50_0\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => Q(0),
      I5 => \empty_i_5__50_1\,
      O => \empty_i_6__46_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__55_n_0\,
      PRE => rst_priority,
      Q => empty_burst_fifo(56)
    );
\fill_cnt[0]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__55_n_0\
    );
\fill_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(56),
      I2 => pop_req_n0221_out,
      I3 => push_req_n0224_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__0_n_0\
    );
\fill_cnt[2]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => empty_burst_fifo(56),
      I2 => pop_req_n0221_out,
      I3 => push_req_n0224_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__55_n_0\
    );
\fill_cnt[3]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n0224_out,
      I1 => \fill_cnt[3]_i_2__55_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__55_n_0\
    );
\fill_cnt[3]_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n0221_out,
      I1 => empty_burst_fifo(56),
      O => \fill_cnt[3]_i_2__55_n_0\
    );
\fill_cnt[4]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => empty_burst_fifo(56),
      I1 => push_req_n0224_out,
      I2 => pop_req_n0221_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__55_n_0\
    );
\fill_cnt[4]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__55_n_0\
    );
\fill_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__55_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \fill_cnt_reg[4]_1\,
      I3 => \empty_i_5__50_n_0\,
      I4 => \fill_cnt_reg[4]_2\,
      I5 => \write_ptr_reg[0]_0\,
      O => \fill_cnt[4]_i_3_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__55_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__0_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__55_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__55_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__55_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n0224_out,
      O => \genblk1[0].mem[0][8]_i_1__9_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_227\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_227\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_227\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_227\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_227\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_227\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_227\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_227\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__9_n_0\,
      D => last_spk_in_burst_fifo(56),
      Q => \genblk1[0].mem_reg[0]_227\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0224_out,
      O => \genblk1[1].mem[1][8]_i_1__8_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_226\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_226\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_226\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_226\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_226\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_226\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_226\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_226\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__8_n_0\,
      D => last_spk_in_burst_fifo(56),
      Q => \genblk1[1].mem_reg[1]_226\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n0224_out,
      O => \genblk1[2].mem[2][8]_i_1__8_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_225\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_225\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_225\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_225\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_225\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_225\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_225\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_225\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__8_n_0\,
      D => last_spk_in_burst_fifo(56),
      Q => \genblk1[2].mem_reg[2]_225\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n0224_out,
      O => \genblk1[3].mem[3][8]_i_1__8_n_0\
    );
\genblk1[3].mem[3][8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAA8AAAA"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[3].mem[3][8]_i_4__10_n_0\,
      I2 => \genblk1[3].mem[3][8]_i_5__0_n_0\,
      I3 => Q(0),
      I4 => \genblk1[3].mem[3][8]_i_6__4_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_7__8_n_0\,
      O => last_spk_in_burst_fifo(56)
    );
\genblk1[3].mem[3][8]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_4__10_n_0\
    );
\genblk1[3].mem[3][8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04FF04FF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[3].mem[3][8]_i_8__26_n_0\,
      I2 => Q(0),
      I3 => \genblk1[3].mem[3][8]_i_9__10_n_0\,
      I4 => Q(4),
      I5 => \genblk1[0].mem_reg[0][8]_2\,
      O => \genblk1[3].mem[3][8]_i_5__0_n_0\
    );
\genblk1[3].mem[3][8]_i_5__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__30\,
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_3__30_0\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \genblk1[3].mem[3][8]_i_8__13_n_0\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_5__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__31\,
      I1 => Q(2),
      I2 => Q(3),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005000000C500000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__31_0\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \genblk1[3].mem[3][8]_i_3__31_1\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFACFFFFFFAF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => Q(2),
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => Q(1),
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_6__4_n_0\
    );
\genblk1[3].mem[3][8]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030303022223300"
    )
        port map (
      I0 => \^priority_reg[3]\,
      I1 => \^priority_reg[5]\,
      I2 => \^priority_reg[3]_0\,
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => Q(1),
      O => \genblk1[3].mem[3][8]_i_7__8_n_0\
    );
\genblk1[3].mem[3][8]_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBBBFB"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => \genblk1[3].mem[3][8]_i_5__33_0\,
      I3 => Q(3),
      I4 => \genblk1[3].mem[3][8]_i_5__33_1\,
      O => \genblk1[3].mem[3][8]_i_8__13_n_0\
    );
\genblk1[3].mem[3][8]_i_8__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__0_2\,
      I1 => \genblk1[3].mem[3][8]_i_5__0_1\,
      O => \genblk1[3].mem[3][8]_i_8__26_n_0\
    );
\genblk1[3].mem[3][8]_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__0_0\,
      I1 => \genblk1[3].mem[3][8]_i_5__0_1\,
      I2 => \genblk1[3].mem[3][8]_i_5__0_2\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_9__10_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_224\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_224\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_224\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_224\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_224\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_224\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_224\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_224\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__8_n_0\,
      D => last_spk_in_burst_fifo(56),
      Q => \genblk1[3].mem_reg[3]_224\(8),
      R => '0'
    );
\read_ptr[0]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n0221_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__55_n_0\
    );
\read_ptr[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n0221_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__55_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__55_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__55_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__55_n_0\
    );
\write_ptr[1]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0224_out,
      O => \write_ptr[4]_i_1__55_n_0\
    );
\write_ptr[4]_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__55_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__55_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_51 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[1]_rep_0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__14_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_6__14_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \empty_i_15__1_0\ : in STD_LOGIC;
    \empty_i_15__1_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__20\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \read_ptr_reg[0]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \empty_i_3__22\ : in STD_LOGIC;
    \empty_i_3__22_0\ : in STD_LOGIC;
    \empty_i_3__22_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__20_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__20_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__20_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__13_0\ : in STD_LOGIC;
    \empty_i_3__23_0\ : in STD_LOGIC;
    \empty_i_3__23_1\ : in STD_LOGIC;
    \empty_i_3__23_2\ : in STD_LOGIC;
    \empty_i_8__24\ : in STD_LOGIC;
    \empty_i_8__24_0\ : in STD_LOGIC;
    \empty_i_8__24_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__35\ : in STD_LOGIC;
    \empty_i_3__23_3\ : in STD_LOGIC;
    \empty_i_3__23_4\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_51 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_51;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_51 is
  signal empty0 : STD_LOGIC;
  signal empty_i_13_n_0 : STD_LOGIC;
  signal \empty_i_1__4_n_0\ : STD_LOGIC;
  signal \empty_i_25__4_n_0\ : STD_LOGIC;
  signal \empty_i_6__32_n_0\ : STD_LOGIC;
  signal \empty_i_7__31_n_0\ : STD_LOGIC;
  signal \empty_i_8__25_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__13_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__11_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__23_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_23\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__22_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_22\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__22_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_21\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_11__7_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_1__22_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__26_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__21_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__13_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_20\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n017_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n019_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_i_13 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \empty_i_2__3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \empty_i_4__14\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \empty_i_8__25\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__14\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \genblk1[3].mem[3][8]_i_6__13\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__4\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__4\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__4\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__4\ : label is "soft_lutpair457";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep_0\ <= \^priority_reg[1]_rep_0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(0),
      I1 => \genblk1[0].mem_reg[0]_23\(0),
      I2 => \genblk1[3].mem_reg[3]_20\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(6),
      I1 => \genblk1[0].mem_reg[0]_23\(6),
      I2 => \genblk1[3].mem_reg[3]_20\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(2),
      I1 => \genblk1[0].mem_reg[0]_23\(2),
      I2 => \genblk1[3].mem_reg[3]_20\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(5),
      I1 => \genblk1[0].mem_reg[0]_23\(5),
      I2 => \genblk1[3].mem_reg[3]_20\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(1),
      I1 => \genblk1[0].mem_reg[0]_23\(1),
      I2 => \genblk1[3].mem_reg[3]_20\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(8),
      I1 => \genblk1[0].mem_reg[0]_23\(8),
      I2 => \genblk1[3].mem_reg[3]_20\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_688\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(4),
      I1 => \genblk1[0].mem_reg[0]_23\(4),
      I2 => \genblk1[3].mem_reg[3]_20\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(7),
      I1 => \genblk1[0].mem_reg[0]_23\(7),
      I2 => \genblk1[3].mem_reg[3]_20\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_22\(3),
      I1 => \genblk1[0].mem_reg[0]_23\(3),
      I2 => \genblk1[3].mem_reg[3]_20\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_21\(3),
      O => data_out_fifo(3)
    );
empty_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_13_n_0
    );
\empty_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \empty_i_25__4_n_0\,
      I1 => \empty_i_8__24\,
      I2 => \genblk1[3].mem[3][8]_i_4__20_1\,
      I3 => \empty_i_8__24_0\,
      I4 => \genblk1[3].mem[3][8]_i_4__20\,
      I5 => \empty_i_8__24_1\,
      O => \^priority_reg[5]\
    );
\empty_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n019_out,
      I2 => pop_req_n017_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__4_n_0\
    );
\empty_i_25__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \empty_i_15__1_0\,
      I1 => \empty_i_15__1_1\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \genblk1[3].mem[3][8]_i_4__20\,
      O => \empty_i_25__4_n_0\
    );
\empty_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__32_n_0\,
      I3 => \empty_i_7__31_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \empty_i_8__25_n_0\,
      O => push_req_n019_out
    );
empty_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E00"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__19\,
      I1 => \genblk1[3].mem[3][8]_i_3__19_0\,
      I2 => Q(1),
      I3 => Q(3),
      O => \priority_reg[2]_rep\
    );
\empty_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_0\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_reg_0\(0),
      O => pop_req_n017_out
    );
\empty_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \empty_i_3__22\,
      I1 => \genblk1[3].mem[3][8]_i_3__19_0\,
      I2 => \empty_i_3__22_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__19\,
      I4 => \empty_i_3__22_1\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_6__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202A2"
    )
        port map (
      I0 => \empty_i_3__23_0\,
      I1 => \empty_i_3__23_1\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \empty_i_3__23_2\,
      I4 => \genblk1[3].mem[3][8]_i_3__19\,
      O => \empty_i_6__32_n_0\
    );
\empty_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABFFAAAAAAAA"
    )
        port map (
      I0 => empty_i_13_n_0,
      I1 => \genblk1[3].mem[3][8]_i_3__19\,
      I2 => \empty_i_3__23_3\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \empty_i_3__23_4\,
      I5 => \genblk1[0].mem_reg[0][8]_5\,
      O => \empty_i_7__31_n_0\
    );
\empty_i_8__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__13_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \^priority_reg[5]\,
      O => \empty_i_8__25_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__4_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__4_n_0\
    );
\fill_cnt[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n017_out,
      I3 => push_req_n019_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__14_n_0\
    );
\fill_cnt[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n017_out,
      I3 => push_req_n019_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__4_n_0\
    );
\fill_cnt[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n019_out,
      I1 => \fill_cnt[3]_i_2__4_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__4_n_0\
    );
\fill_cnt[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_0\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__4_n_0\
    );
\fill_cnt[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n019_out,
      I2 => pop_req_n017_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__4_n_0\
    );
\fill_cnt[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__13_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__4_n_0\
    );
\fill_cnt[4]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => pop_req_n017_out,
      I2 => \fill_cnt[4]_i_4__11_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \^priority_reg[1]_rep\,
      O => \fill_cnt[4]_i_3__13_n_0\
    );
\fill_cnt[4]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__13_0\,
      I1 => \read_ptr_reg[0]_2\,
      I2 => \^priority_reg[5]\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \empty_i_7__31_n_0\,
      I5 => \empty_i_6__32_n_0\,
      O => \fill_cnt[4]_i_4__11_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__4_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__14_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__4_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__4_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__4_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n019_out,
      O => \genblk1[0].mem[0][8]_i_1__23_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_23\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_23\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_23\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_23\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_23\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_23\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_23\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_23\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__23_n_0\,
      D => last_spk_in_burst_fifo(5),
      Q => \genblk1[0].mem_reg[0]_23\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n019_out,
      O => \genblk1[1].mem[1][8]_i_1__22_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_22\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_22\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_22\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_22\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_22\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_22\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_22\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_22\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__22_n_0\,
      D => last_spk_in_burst_fifo(5),
      Q => \genblk1[1].mem_reg[1]_22\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n019_out,
      O => \genblk1[2].mem[2][8]_i_1__22_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_21\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_21\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_21\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_21\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_21\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_21\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_21\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_21\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__22_n_0\,
      D => last_spk_in_burst_fifo(5),
      Q => \genblk1[2].mem_reg[2]_21\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEBBBFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__14_0\,
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_6__14_1\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => Q(1),
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_11__7_n_0\
    );
\genblk1[3].mem[3][8]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n019_out,
      O => \genblk1[3].mem[3][8]_i_1__22_n_0\
    );
\genblk1[3].mem[3][8]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__26_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__21_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \genblk1[3].mem[3][8]_i_6__13_n_0\,
      O => last_spk_in_burst_fifo(5)
    );
\genblk1[3].mem[3][8]_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200A2A"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_5\,
      I1 => \read_ptr_reg[0]_3\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \^priority_reg[2]_rep__1\,
      O => \genblk1[3].mem[3][8]_i_4__26_n_0\
    );
\genblk1[3].mem[3][8]_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[1]_rep_0\,
      O => \genblk1[3].mem[3][8]_i_5__21_n_0\
    );
\genblk1[3].mem[3][8]_i_6__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \^priority_reg[3]\,
      O => \genblk1[3].mem[3][8]_i_6__13_n_0\
    );
\genblk1[3].mem[3][8]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFFFFFD0FF0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__20_0\,
      I1 => \genblk1[3].mem[3][8]_i_3__19_3\,
      I2 => \genblk1[3].mem[3][8]_i_11__7_n_0\,
      I3 => \genblk1[3].mem[3][8]_i_4__20\,
      I4 => \genblk1[3].mem[3][8]_i_4__20_1\,
      I5 => \genblk1[3].mem[3][8]_i_4__20_2\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \read_ptr_reg[0]_3\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_5__35\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFC88FFBBFFBB"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__19_1\,
      I1 => \genblk1[3].mem[3][8]_i_3__19_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__19_2\,
      I3 => \genblk1[3].mem[3][8]_i_3__19\,
      I4 => \genblk1[3].mem[3][8]_i_3__19_3\,
      I5 => \read_ptr_reg[0]_0\,
      O => \^priority_reg[1]_rep_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_20\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_20\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_20\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_20\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_20\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_20\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_20\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_20\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__22_n_0\,
      D => last_spk_in_burst_fifo(5),
      Q => \genblk1[3].mem_reg[3]_20\(8),
      R => '0'
    );
\read_ptr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_0\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_reg_0\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__4_n_0\
    );
\read_ptr[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_1\,
      I2 => \read_ptr_reg[0]_2\,
      I3 => \read_ptr_reg[0]_3\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n017_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__4_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__4_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__4_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__4_n_0\
    );
\write_ptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n019_out,
      O => \write_ptr[4]_i_1__4_n_0\
    );
\write_ptr[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__4_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__4_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_52 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \read_ptr_reg[0]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__55_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__55_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__55_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__55_3\ : in STD_LOGIC;
    \empty_i_5__27_0\ : in STD_LOGIC;
    \empty_i_5__27_1\ : in STD_LOGIC;
    \empty_i_5__27_2\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_52 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_52;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_52 is
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__5_n_0\ : STD_LOGIC;
  signal \empty_i_5__27_n_0\ : STD_LOGIC;
  signal \empty_i_6__15_n_0\ : STD_LOGIC;
  signal \empty_i_7__28_n_0\ : STD_LOGIC;
  signal empty_i_9_n_0 : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__55_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__22_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_27\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__21_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_26\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__21_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_25\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__21_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__19_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_24\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n021_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal push_req_n023_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__4\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \empty_i_4__55\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of empty_i_9 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__5\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__56\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__5\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__5\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__5\ : label is "soft_lutpair463";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
\AEROUT_ADDR[7]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(7),
      I1 => \genblk1[0].mem_reg[0]_27\(7),
      I2 => \genblk1[3].mem_reg[3]_24\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(1),
      I1 => \genblk1[0].mem_reg[0]_27\(1),
      I2 => \genblk1[3].mem_reg[3]_24\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(8),
      I1 => \genblk1[0].mem_reg[0]_27\(8),
      I2 => \genblk1[3].mem_reg[3]_24\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(0),
      I1 => \genblk1[0].mem_reg[0]_27\(0),
      I2 => \genblk1[3].mem_reg[3]_24\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_704\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(3),
      I1 => \genblk1[0].mem_reg[0]_27\(3),
      I2 => \genblk1[3].mem_reg[3]_24\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(5),
      I1 => \genblk1[0].mem_reg[0]_27\(5),
      I2 => \genblk1[3].mem_reg[3]_24\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(4),
      I1 => \genblk1[0].mem_reg[0]_27\(4),
      I2 => \genblk1[3].mem_reg[3]_24\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(6),
      I1 => \genblk1[0].mem_reg[0]_27\(6),
      I2 => \genblk1[3].mem_reg[3]_24\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_912\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_26\(2),
      I1 => \genblk1[0].mem_reg[0]_27\(2),
      I2 => \genblk1[3].mem_reg[3]_24\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_25\(2),
      O => data_out_fifo(2)
    );
\empty_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n023_out,
      I2 => pop_req_n021_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__5_n_0\
    );
\empty_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__27_n_0\,
      I3 => \empty_i_6__15_n_0\,
      O => push_req_n023_out
    );
\empty_i_4__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \read_ptr_reg[0]_3\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_reg_0\(0),
      O => pop_req_n021_out
    );
\empty_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \empty_i_7__28_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \fill_cnt[4]_i_3__55_0\,
      I5 => empty_i_9_n_0,
      O => \empty_i_5__27_n_0\
    );
\empty_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \fill_cnt[4]_i_3__55_1\,
      I2 => \fill_cnt[4]_i_3__55_2\,
      I3 => \fill_cnt[4]_i_3__55_3\,
      O => \empty_i_6__15_n_0\
    );
\empty_i_7__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202A2"
    )
        port map (
      I0 => \empty_i_5__27_0\,
      I1 => \empty_i_5__27_1\,
      I2 => \read_ptr_reg[0]_1\,
      I3 => \empty_i_5__27_2\,
      I4 => \read_ptr_reg[0]_2\,
      O => \empty_i_7__28_n_0\
    );
empty_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_9_n_0
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__5_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__5_n_0\
    );
\fill_cnt[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n021_out,
      I3 => push_req_n023_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__56_n_0\
    );
\fill_cnt[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n021_out,
      I3 => push_req_n023_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__5_n_0\
    );
\fill_cnt[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n023_out,
      I1 => \fill_cnt[3]_i_2__5_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__5_n_0\
    );
\fill_cnt[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_3\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__5_n_0\
    );
\fill_cnt[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n023_out,
      I2 => pop_req_n021_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__5_n_0\
    );
\fill_cnt[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__55_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__5_n_0\
    );
\fill_cnt[4]_i_3__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => pop_req_n021_out,
      I2 => \empty_i_6__15_n_0\,
      I3 => \empty_i_5__27_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__55_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__5_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__56_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__5_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__5_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__5_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n023_out,
      O => \genblk1[0].mem[0][8]_i_1__22_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_27\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_27\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_27\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_27\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_27\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_27\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_27\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_27\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__22_n_0\,
      D => last_spk_in_burst_fifo(6),
      Q => \genblk1[0].mem_reg[0]_27\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n023_out,
      O => \genblk1[1].mem[1][8]_i_1__21_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_26\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_26\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_26\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_26\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_26\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_26\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_26\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_26\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__21_n_0\,
      D => last_spk_in_burst_fifo(6),
      Q => \genblk1[1].mem_reg[1]_26\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n023_out,
      O => \genblk1[2].mem[2][8]_i_1__21_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_25\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_25\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_25\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_25\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_25\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_25\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_25\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_25\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__21_n_0\,
      D => last_spk_in_burst_fifo(6),
      Q => \genblk1[2].mem_reg[2]_25\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n023_out,
      O => \genblk1[3].mem[3][8]_i_1__21_n_0\
    );
\genblk1[3].mem[3][8]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__19_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      O => last_spk_in_burst_fifo(6)
    );
\genblk1[3].mem[3][8]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \read_ptr_reg[0]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \read_ptr_reg[0]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00050003"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_6\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => \genblk1[3].mem[3][8]_i_3__19_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_24\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_24\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_24\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_24\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_24\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_24\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_24\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_24\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__21_n_0\,
      D => last_spk_in_burst_fifo(6),
      Q => \genblk1[3].mem_reg[3]_24\(8),
      R => '0'
    );
\read_ptr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \read_ptr_reg[0]_3\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_reg_0\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__5_n_0\
    );
\read_ptr[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_0\,
      I2 => \read_ptr_reg[0]_1\,
      I3 => \read_ptr_reg[0]_2\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n021_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__5_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__5_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__5_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__5_n_0\
    );
\write_ptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n023_out,
      O => \write_ptr[4]_i_1__5_n_0\
    );
\write_ptr[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__5_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__5_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_53 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]_2\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__7\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_i_17 : in STD_LOGIC;
    empty_i_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_i_17_1 : in STD_LOGIC;
    \empty_i_5__11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__24\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__24_0\ : in STD_LOGIC;
    \empty_i_3__24\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__6_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__1\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \read_ptr_reg[0]_2\ : in STD_LOGIC;
    \empty_i_3__24_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \empty_i_3__24_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__19_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__12_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__12_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__20_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__20_1\ : in STD_LOGIC;
    \empty_i_5__11_0\ : in STD_LOGIC;
    \empty_i_5__11_1\ : in STD_LOGIC;
    \empty_i_5__11_2\ : in STD_LOGIC;
    \empty_i_5__30\ : in STD_LOGIC;
    \empty_i_5__30_0\ : in STD_LOGIC;
    \empty_i_5__30_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__20_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__20_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__14\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__14_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__14_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__14_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__14_3\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_53 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_53;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_53 is
  signal empty0 : STD_LOGIC;
  signal \empty_i_10__0_n_0\ : STD_LOGIC;
  signal \empty_i_1__6_n_0\ : STD_LOGIC;
  signal \empty_i_6__12_n_0\ : STD_LOGIC;
  signal \empty_i_7__18_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__20_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__25_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_31\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__24_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_30\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__24_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_29\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_10__19_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_1__24_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__12_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_28\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n025_out : STD_LOGIC;
  signal \^priority_reg[0]\ : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[3]_2\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n027_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_10__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \empty_i_2__5\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \empty_i_4__21\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__6\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__21\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__6\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__6\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__6\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__6\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__6\ : label is "soft_lutpair468";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[0]\ <= \^priority_reg[0]\;
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[3]_2\ <= \^priority_reg[3]_2\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(6),
      I1 => \genblk1[0].mem_reg[0]_31\(6),
      I2 => \genblk1[3].mem_reg[3]_28\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(2),
      I1 => \genblk1[0].mem_reg[0]_31\(2),
      I2 => \genblk1[3].mem_reg[3]_28\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(4),
      I1 => \genblk1[0].mem_reg[0]_31\(4),
      I2 => \genblk1[3].mem_reg[3]_28\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_452\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(8),
      I1 => \genblk1[0].mem_reg[0]_31\(8),
      I2 => \genblk1[3].mem_reg[3]_28\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(0),
      I1 => \genblk1[0].mem_reg[0]_31\(0),
      I2 => \genblk1[3].mem_reg[3]_28\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(3),
      I1 => \genblk1[0].mem_reg[0]_31\(3),
      I2 => \genblk1[3].mem_reg[3]_28\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(7),
      I1 => \genblk1[0].mem_reg[0]_31\(7),
      I2 => \genblk1[3].mem_reg[3]_28\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(5),
      I1 => \genblk1[0].mem_reg[0]_31\(5),
      I2 => \genblk1[3].mem_reg[3]_28\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_30\(1),
      I1 => \genblk1[0].mem_reg[0]_31\(1),
      I2 => \genblk1[3].mem_reg[3]_28\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_29\(1),
      O => data_out_fifo(1)
    );
\empty_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_10__0_n_0\
    );
\empty_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBFFFFAAFB0000"
    )
        port map (
      I0 => \empty_i_5__11_0\,
      I1 => \empty_i_5__11_1\,
      I2 => \empty_i_5__11_2\,
      I3 => \empty_i_5__11\,
      I4 => \^priority_reg[3]_1\,
      I5 => \^priority_reg[5]\,
      O => \^priority_reg[4]_0\
    );
\empty_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003555500005555"
    )
        port map (
      I0 => \empty_i_5__11\,
      I1 => \empty_i_5__30\,
      I2 => \empty_i_5__30_0\,
      I3 => \empty_i_5__30_1\,
      I4 => \empty_i_5__11_1\,
      I5 => Q(3),
      O => \^priority_reg[5]\
    );
\empty_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n027_out,
      I2 => pop_req_n025_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__6_n_0\
    );
\empty_i_27__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA00FFFF"
    )
        port map (
      I0 => CTRL_SCHED_EVENT_IN(0),
      I1 => empty_i_17,
      I2 => empty_i_17_0(0),
      I3 => empty_i_17_1,
      I4 => \empty_i_5__11\,
      O => SPI_OPEN_LOOP_sync_reg
    );
\empty_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__12_n_0\,
      I3 => \empty_i_7__18_n_0\,
      O => push_req_n027_out
    );
\empty_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_1\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_reg_0\(0),
      O => pop_req_n025_out
    );
\empty_i_5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^priority_reg[4]_0\,
      I1 => \empty_i_3__24\,
      I2 => \empty_i_3__24_0\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \empty_i_3__24_1\,
      O => \^priority_reg[2]_rep__0\
    );
\empty_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001000D"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__20_0\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \fill_cnt[4]_i_3__20_1\,
      I5 => \empty_i_10__0_n_0\,
      O => \empty_i_6__12_n_0\
    );
\empty_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \fill_cnt[4]_i_3__20_2\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \fill_cnt[4]_i_3__20_3\,
      O => \empty_i_7__18_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__6_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__6_n_0\
    );
\fill_cnt[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n025_out,
      I3 => push_req_n027_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__21_n_0\
    );
\fill_cnt[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n025_out,
      I3 => push_req_n027_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__6_n_0\
    );
\fill_cnt[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n027_out,
      I1 => \fill_cnt[3]_i_2__6_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__6_n_0\
    );
\fill_cnt[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^priority_reg[0]\,
      I1 => \read_ptr_reg[0]_1\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__6_n_0\
    );
\fill_cnt[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n027_out,
      I2 => pop_req_n025_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__6_n_0\
    );
\fill_cnt[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__20_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__6_n_0\
    );
\fill_cnt[4]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => pop_req_n025_out,
      I2 => \empty_i_7__18_n_0\,
      I3 => \empty_i_6__12_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[2]_rep__0\,
      O => \fill_cnt[4]_i_3__20_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__6_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__21_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__6_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__6_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__6_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n027_out,
      O => \genblk1[0].mem[0][8]_i_1__25_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_31\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_31\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_31\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_31\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_31\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_31\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_31\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_31\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__25_n_0\,
      D => last_spk_in_burst_fifo(7),
      Q => \genblk1[0].mem_reg[0]_31\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n027_out,
      O => \genblk1[1].mem[1][8]_i_1__24_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_30\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_30\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_30\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_30\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_30\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_30\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_30\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_30\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__24_n_0\,
      D => last_spk_in_burst_fifo(7),
      Q => \genblk1[1].mem_reg[1]_30\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n027_out,
      O => \genblk1[2].mem[2][8]_i_1__24_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_29\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_29\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_29\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_29\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_29\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_29\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_29\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_29\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__24_n_0\,
      D => last_spk_in_burst_fifo(7),
      Q => \genblk1[2].mem_reg[2]_29\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_10__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBBBFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_8__6_0\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_6__24_0\,
      I3 => \empty_i_3__24\,
      I4 => Q(2),
      I5 => Q(3),
      O => \genblk1[3].mem[3][8]_i_10__19_n_0\
    );
\genblk1[3].mem[3][8]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n027_out,
      O => \genblk1[3].mem[3][8]_i_1__24_n_0\
    );
\genblk1[3].mem[3][8]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => Q(1),
      I1 => \fill_cnt[4]_i_4__1\,
      I2 => \empty_i_3__24\,
      O => \^priority_reg[3]_1\
    );
\genblk1[3].mem[3][8]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__12_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \^priority_reg[2]_rep__1\,
      O => last_spk_in_burst_fifo(7)
    );
\genblk1[3].mem[3][8]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_5\,
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      I5 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_4__12_n_0\
    );
\genblk1[3].mem[3][8]_i_4__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \^priority_reg[3]_2\,
      I1 => \read_ptr_reg[0]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \^priority_reg[3]_0\,
      I4 => \^priority_reg[4]\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__19\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[3].mem[3][8]_i_3__19_0\,
      I3 => \read_ptr_reg[0]_1\,
      I4 => \read_ptr_reg[0]_0\,
      I5 => \^priority_reg[3]\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDFFFFD0DD0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__14\,
      I1 => \genblk1[3].mem[3][8]_i_6__14_0\,
      I2 => \genblk1[3].mem[3][8]_i_6__14_1\,
      I3 => \genblk1[3].mem[3][8]_i_6__14_2\,
      I4 => \^priority_reg[3]_1\,
      I5 => \genblk1[3].mem[3][8]_i_6__14_3\,
      O => \^priority_reg[3]_2\
    );
\genblk1[3].mem[3][8]_i_7__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__7\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBBBFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__24\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_6__24_0\,
      I3 => \empty_i_3__24\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFFAAFF8AFFAA00"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_10__19_n_0\,
      I1 => \genblk1[3].mem[3][8]_i_6__12\,
      I2 => Q(2),
      I3 => \genblk1[3].mem[3][8]_i_6__12_0\,
      I4 => \^priority_reg[3]_1\,
      I5 => \genblk1[3].mem[3][8]_i_6__12_1\,
      O => \^priority_reg[4]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_28\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_28\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_28\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_28\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_28\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_28\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_28\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_28\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__24_n_0\,
      D => last_spk_in_burst_fifo(7),
      Q => \genblk1[3].mem_reg[3]_28\(8),
      R => '0'
    );
\read_ptr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \read_ptr_reg[0]_1\,
      I3 => \^priority_reg[0]\,
      I4 => \^empty_reg_0\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__6_n_0\
    );
\read_ptr[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \read_ptr_reg[0]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_1\,
      I3 => \read_ptr_reg[0]_0\,
      O => \^priority_reg[0]\
    );
\read_ptr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n025_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__6_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__6_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__6_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__6_n_0\
    );
\write_ptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n027_out,
      O => \write_ptr[4]_i_1__6_n_0\
    );
\write_ptr[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__6_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__6_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_54 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \read_ptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \read_ptr_reg[0]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__12_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__12_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__33_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__33_1\ : in STD_LOGIC;
    \empty_i_3__19\ : in STD_LOGIC;
    \empty_i_3__19_0\ : in STD_LOGIC;
    \empty_i_10__19\ : in STD_LOGIC;
    \empty_i_10__19_0\ : in STD_LOGIC;
    \empty_i_10__19_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__27\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \AEROUT_ADDR[7]_i_47\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_32\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_116_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_54 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_54;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_54 is
  signal \AEROUT_ADDR[7]_i_156_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_252_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 78 downto 77 );
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_i_5__26_n_0\ : STD_LOGIC;
  signal empty_i_8_n_0 : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__33_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__24_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_35\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__23_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_34\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__23_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_33\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__23_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_6__9_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_32\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n029_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n031_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__7_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__6\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \empty_i_4__34\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of empty_i_8 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__7\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__34\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__7\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__7\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__7\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__7\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__7\ : label is "soft_lutpair473";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => last_spk_in_burst_int1(0),
      I1 => \AEROUT_ADDR[7]_i_252_n_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_47\,
      I4 => last_spk_in_burst_int1(1),
      O => \priority_reg[5]_0\
    );
\AEROUT_ADDR[7]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3535F0FF3535"
    )
        port map (
      I0 => data_out_fifo(77),
      I1 => \AEROUT_ADDR[7]_i_116_0\(2),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR[7]_i_116_0\(0),
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_116_0\(4),
      O => \AEROUT_ADDR[7]_i_156_n_0\
    );
\AEROUT_ADDR[7]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3535F0FF3535"
    )
        port map (
      I0 => data_out_fifo(78),
      I1 => \AEROUT_ADDR[7]_i_116_0\(3),
      I2 => last_spk_in_burst_int1(4),
      I3 => \AEROUT_ADDR[7]_i_116_0\(1),
      I4 => last_spk_in_burst_int1(3),
      I5 => \AEROUT_ADDR[7]_i_116_0\(5),
      O => \AEROUT_ADDR[7]_i_252_n_0\
    );
\AEROUT_ADDR[7]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(5),
      I1 => \genblk1[0].mem_reg[0]_35\(5),
      I2 => \genblk1[3].mem_reg[3]_32\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(5),
      O => data_out_fifo(77)
    );
\AEROUT_ADDR[7]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(7),
      I1 => \genblk1[0].mem_reg[0]_35\(7),
      I2 => \genblk1[3].mem_reg[3]_32\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(6),
      I1 => \genblk1[0].mem_reg[0]_35\(6),
      I2 => \genblk1[3].mem_reg[3]_32\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(6),
      O => data_out_fifo(78)
    );
\AEROUT_ADDR[7]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => last_spk_in_burst_int1(0),
      I1 => \AEROUT_ADDR[7]_i_156_n_0\,
      I2 => last_spk_in_burst_int1(2),
      I3 => \AEROUT_ADDR[7]_i_32\,
      I4 => last_spk_in_burst_int1(1),
      O => \priority_reg[5]_1\
    );
\AEROUT_ADDR[7]_i_732\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(1),
      I1 => \genblk1[0].mem_reg[0]_35\(1),
      I2 => \genblk1[3].mem_reg[3]_32\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(3),
      I1 => \genblk1[0].mem_reg[0]_35\(3),
      I2 => \genblk1[3].mem_reg[3]_32\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(3),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(2),
      I1 => \genblk1[0].mem_reg[0]_35\(2),
      I2 => \genblk1[3].mem_reg[3]_32\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(2),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_884\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(4),
      I1 => \genblk1[0].mem_reg[0]_35\(4),
      I2 => \genblk1[3].mem_reg[3]_32\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(4),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_900\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(8),
      I1 => \genblk1[0].mem_reg[0]_35\(8),
      I2 => \genblk1[3].mem_reg[3]_32\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(6)
    );
\AEROUT_ADDR[7]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_34\(0),
      I1 => \genblk1[0].mem_reg[0]_35\(0),
      I2 => \genblk1[3].mem_reg[3]_32\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_33\(0),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\empty_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262202000000DDDD"
    )
        port map (
      I0 => Q(1),
      I1 => \empty_i_10__19\,
      I2 => \empty_i_10__19_0\,
      I3 => \empty_i_10__19_1\,
      I4 => Q(2),
      I5 => Q(3),
      O => \priority_reg[3]_0\
    );
\empty_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n031_out,
      I2 => pop_req_n029_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__7_n_0\
    );
\empty_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__26_n_0\,
      I3 => \fill_cnt_reg[4]_0\,
      I4 => \^priority_reg[1]_rep__0\,
      O => push_req_n031_out
    );
\empty_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_1\,
      I4 => \^empty_reg_0\(0),
      O => pop_req_n029_out
    );
\empty_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001000D"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__33_0\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \fill_cnt[4]_i_3__33_1\,
      I5 => empty_i_8_n_0,
      O => \empty_i_5__26_n_0\
    );
\empty_i_6__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_i_3__19\,
      I1 => \genblk1[0].mem_reg[0][8]_11\,
      I2 => \empty_i_3__19_0\,
      O => \^priority_reg[1]_rep__0\
    );
empty_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_8_n_0
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__7_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__7_n_0\
    );
\fill_cnt[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n029_out,
      I3 => push_req_n031_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__34_n_0\
    );
\fill_cnt[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n029_out,
      I3 => push_req_n031_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__7_n_0\
    );
\fill_cnt[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n031_out,
      I1 => \fill_cnt[3]_i_2__7_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__7_n_0\
    );
\fill_cnt[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => \read_ptr_reg[0]_1\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \read_ptr_reg[0]_0\,
      I4 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__7_n_0\
    );
\fill_cnt[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n031_out,
      I2 => pop_req_n029_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__7_n_0\
    );
\fill_cnt[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__33_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__7_n_0\
    );
\fill_cnt[4]_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__7_n_0\,
      I1 => \^priority_reg[1]_rep__0\,
      I2 => \fill_cnt_reg[4]_0\,
      I3 => \empty_i_5__26_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_1\,
      O => \fill_cnt[4]_i_3__33_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__7_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__34_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__7_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__7_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__7_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n031_out,
      O => \genblk1[0].mem[0][8]_i_1__24_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_35\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_35\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_35\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_35\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_35\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_35\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_35\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_35\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__24_n_0\,
      D => last_spk_in_burst_fifo(8),
      Q => \genblk1[0].mem_reg[0]_35\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n031_out,
      O => \genblk1[1].mem[1][8]_i_1__23_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_34\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_34\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_34\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_34\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_34\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_34\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_34\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_34\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__23_n_0\,
      D => last_spk_in_burst_fifo(8),
      Q => \genblk1[1].mem_reg[1]_34\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n031_out,
      O => \genblk1[2].mem[2][8]_i_1__23_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_33\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_33\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_33\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_33\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_33\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_33\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_33\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_33\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__23_n_0\,
      D => last_spk_in_burst_fifo(8),
      Q => \genblk1[2].mem_reg[2]_33\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1FFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__12_0\,
      I1 => \genblk1[0].mem_reg[0][8]_11\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_4__27\,
      O => \^priority_reg[2]_rep__0_0\
    );
\genblk1[3].mem[3][8]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n031_out,
      O => \genblk1[3].mem[3][8]_i_1__23_n_0\
    );
\genblk1[3].mem[3][8]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF444F4F4"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \^priority_reg[2]_rep__1\,
      I5 => \genblk1[3].mem[3][8]_i_6__9_n_0\,
      O => last_spk_in_burst_fifo(8)
    );
\genblk1[3].mem[3][8]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^priority_reg[4]\,
      I1 => \genblk1[0].mem_reg[0][8]_7\,
      I2 => \genblk1[0].mem_reg[0][8]_8\,
      I3 => \genblk1[0].mem_reg[0][8]_9\,
      I4 => \^priority_reg[5]\,
      O => \^priority_reg[1]_rep\
    );
\genblk1[3].mem[3][8]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF5500CFFFCFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__11_4\,
      I1 => \genblk1[3].mem[3][8]_i_3__11_5\,
      I2 => \genblk1[3].mem[3][8]_i_3__11_6\,
      I3 => \genblk1[3].mem[3][8]_i_3__11_7\,
      I4 => \genblk1[3].mem[3][8]_i_3__11_8\,
      I5 => \genblk1[3].mem[3][8]_i_3__11_2\,
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_5__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \genblk1[0].mem_reg[0][8]_3\,
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \^priority_reg[3]\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__12\,
      I1 => \genblk1[3].mem[3][8]_i_4__12_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__12_1\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \^priority_reg[2]_rep__0\
    );
\genblk1[3].mem[3][8]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_11\,
      I5 => \^priority_reg[2]_rep__0\,
      O => \genblk1[3].mem[3][8]_i_6__9_n_0\
    );
\genblk1[3].mem[3][8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__11\,
      I1 => \genblk1[3].mem[3][8]_i_3__11_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__11_1\,
      I3 => \genblk1[3].mem[3][8]_i_3__11_2\,
      I4 => \genblk1[3].mem[3][8]_i_3__11_3\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem[3][8]_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFED00E"
    )
        port map (
      I0 => Q(1),
      I1 => \genblk1[3].mem[3][8]_i_3__18\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \^priority_reg[2]_rep__0_0\,
      O => \^priority_reg[3]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_32\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_32\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_32\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_32\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_32\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_32\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_32\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_32\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__23_n_0\,
      D => last_spk_in_burst_fifo(8),
      Q => \genblk1[3].mem_reg[3]_32\(8),
      R => '0'
    );
\read_ptr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \read_ptr_reg[0]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \read_ptr_reg[0]_1\,
      I4 => \^empty_reg_0\(0),
      I5 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__7_n_0\
    );
\read_ptr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n029_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__7_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__7_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__7_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__7_n_0\
    );
\write_ptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n031_out,
      O => \write_ptr[4]_i_1__7_n_0\
    );
\write_ptr[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__7_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__7_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_55 is
  port (
    empty_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \empty_i_3__18\ : in STD_LOGIC;
    \empty_i_3__18_0\ : in STD_LOGIC;
    \empty_i_3__18_1\ : in STD_LOGIC;
    \empty_i_3__18_2\ : in STD_LOGIC;
    \empty_i_3__18_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__22_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__22_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_55 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_55;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_55 is
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__8_n_0\ : STD_LOGIC;
  signal \empty_i_6__11_n_0\ : STD_LOGIC;
  signal \empty_i_9__0_n_0\ : STD_LOGIC;
  signal \^empty_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fill_cnt[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__22_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__19_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_39\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__18_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_38\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__18_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_37\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__18_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__7_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_36\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 9 to 9 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n033_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal push_req_n035_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__8_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__7\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \empty_i_9__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__23\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__8\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__8\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__8\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__8\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__8\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__8\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__8\ : label is "soft_lutpair477";
begin
  empty_reg_0(0) <= \^empty_reg_0\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
\AEROUT_ADDR[7]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(2),
      I1 => \genblk1[0].mem_reg[0]_39\(2),
      I2 => \genblk1[3].mem_reg[3]_36\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(6),
      I1 => \genblk1[0].mem_reg[0]_39\(6),
      I2 => \genblk1[3].mem_reg[3]_36\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(1),
      I1 => \genblk1[0].mem_reg[0]_39\(1),
      I2 => \genblk1[3].mem_reg[3]_36\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(5),
      I1 => \genblk1[0].mem_reg[0]_39\(5),
      I2 => \genblk1[3].mem_reg[3]_36\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_676\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(4),
      I1 => \genblk1[0].mem_reg[0]_39\(4),
      I2 => \genblk1[3].mem_reg[3]_36\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(0),
      I1 => \genblk1[0].mem_reg[0]_39\(0),
      I2 => \genblk1[3].mem_reg[3]_36\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_716\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(8),
      I1 => \genblk1[0].mem_reg[0]_39\(8),
      I2 => \genblk1[3].mem_reg[3]_36\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(3),
      I1 => \genblk1[0].mem_reg[0]_39\(3),
      I2 => \genblk1[3].mem_reg[3]_36\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_38\(7),
      I1 => \genblk1[0].mem_reg[0]_39\(7),
      I2 => \genblk1[3].mem_reg[3]_36\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_37\(7),
      O => data_out_fifo(7)
    );
\empty_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n035_out,
      I2 => pop_req_n033_out,
      I3 => \^empty_reg_0\(0),
      O => \empty_i_1__8_n_0\
    );
\empty_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \empty_i_6__11_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \fill_cnt_reg[4]_0\,
      O => push_req_n035_out
    );
\empty_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \fill_cnt_reg[1]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \fill_cnt_reg[1]_1\,
      I4 => \^empty_reg_0\(0),
      O => pop_req_n033_out
    );
\empty_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \empty_i_3__18\,
      I1 => \empty_i_3__18_0\,
      I2 => \empty_i_3__18_1\,
      I3 => \empty_i_3__18_2\,
      I4 => \empty_i_3__18_3\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001000D"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__22_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \fill_cnt[4]_i_3__22_1\,
      I5 => \empty_i_9__0_n_0\,
      O => \empty_i_6__11_n_0\
    );
\empty_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_9__0_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__8_n_0\,
      PRE => rst_priority,
      Q => \^empty_reg_0\(0)
    );
\fill_cnt[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__8_n_0\
    );
\fill_cnt[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n033_out,
      I3 => push_req_n035_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__23_n_0\
    );
\fill_cnt[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_reg_0\(0),
      I2 => pop_req_n033_out,
      I3 => push_req_n035_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__8_n_0\
    );
\fill_cnt[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n035_out,
      I1 => \fill_cnt[3]_i_2__8_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__8_n_0\
    );
\fill_cnt[3]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n033_out,
      I1 => \^empty_reg_0\(0),
      O => \fill_cnt[3]_i_2__8_n_0\
    );
\fill_cnt[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_reg_0\(0),
      I1 => push_req_n035_out,
      I2 => pop_req_n033_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__8_n_0\
    );
\fill_cnt[4]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__22_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__8_n_0\
    );
\fill_cnt[4]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A008A0000008A"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__8_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_0\,
      I3 => \empty_i_6__11_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \^priority_reg[1]_rep\,
      O => \fill_cnt[4]_i_3__22_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__8_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__23_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__8_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__8_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__8_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n035_out,
      O => \genblk1[0].mem[0][8]_i_1__19_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_39\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_39\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_39\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_39\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_39\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_39\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_39\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_39\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__19_n_0\,
      D => last_spk_in_burst_fifo(9),
      Q => \genblk1[0].mem_reg[0]_39\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n035_out,
      O => \genblk1[1].mem[1][8]_i_1__18_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_38\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_38\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_38\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_38\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_38\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_38\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_38\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_38\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__18_n_0\,
      D => last_spk_in_burst_fifo(9),
      Q => \genblk1[1].mem_reg[1]_38\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n035_out,
      O => \genblk1[2].mem[2][8]_i_1__18_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_37\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_37\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_37\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_37\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_37\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_37\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_37\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_37\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__18_n_0\,
      D => last_spk_in_burst_fifo(9),
      Q => \genblk1[2].mem_reg[2]_37\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n035_out,
      O => \genblk1[3].mem[3][8]_i_1__18_n_0\
    );
\genblk1[3].mem[3][8]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[3].mem[3][8]_i_4__7_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_0\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      O => last_spk_in_burst_fifo(9)
    );
\genblk1[3].mem[3][8]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF88888888"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \genblk1[0].mem_reg[0][8]_7\,
      I5 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_4__7_n_0\
    );
\genblk1[3].mem[3][8]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F404F0000FFFF"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_9\,
      I1 => \genblk1[0].mem_reg[0][8]_10\,
      I2 => \genblk1[0].mem_reg[0][8]_11\,
      I3 => \genblk1[0].mem_reg[0][8]_12\,
      I4 => \genblk1[0].mem_reg[0][8]_13\,
      I5 => \genblk1[0].mem_reg[0][8]_6\,
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_36\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_36\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_36\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_36\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_36\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_36\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_36\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_36\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__18_n_0\,
      D => last_spk_in_burst_fifo(9),
      Q => \genblk1[3].mem_reg[3]_36\(8),
      R => '0'
    );
\read_ptr[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n033_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__8_n_0\
    );
\read_ptr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n033_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__8_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__8_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__8_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__8_n_0\
    );
\write_ptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n035_out,
      O => \write_ptr[4]_i_1__8_n_0\
    );
\write_ptr[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__8_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__8_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_6 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__19_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32_6\ : in STD_LOGIC;
    \empty_i_5__32\ : in STD_LOGIC;
    \empty_i_5__32_0\ : in STD_LOGIC;
    \empty_i_5__32_1\ : in STD_LOGIC;
    \empty_i_5__32_2\ : in STD_LOGIC;
    \empty_i_5__32_3\ : in STD_LOGIC;
    \empty_i_5__32_4\ : in STD_LOGIC;
    \empty_i_6__23\ : in STD_LOGIC;
    \empty_i_6__23_0\ : in STD_LOGIC;
    \empty_i_6__23_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_6 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_6;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_6 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__15_n_0\ : STD_LOGIC;
  signal \empty_i_5__38_n_0\ : STD_LOGIC;
  signal empty_i_6_n_0 : STD_LOGIC;
  signal \fill_cnt[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__15_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__32_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__4_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__29_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_67\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__28_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_66\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__28_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_65\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__28_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__16_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__4_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_64\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n061_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal push_req_n063_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__15_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__14\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of empty_i_6 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__33\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__15\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__15\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__15\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__15\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__15\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__15\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__15\ : label is "soft_lutpair201";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep__0\ <= \^priority_reg[2]_rep__0\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
\AEROUT_ADDR[7]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(3),
      I1 => \genblk1[0].mem_reg[0]_67\(3),
      I2 => \genblk1[3].mem_reg[3]_64\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(7),
      I1 => \genblk1[0].mem_reg[0]_67\(7),
      I2 => \genblk1[3].mem_reg[3]_64\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(2),
      I1 => \genblk1[0].mem_reg[0]_67\(2),
      I2 => \genblk1[3].mem_reg[3]_64\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(6),
      I1 => \genblk1[0].mem_reg[0]_67\(6),
      I2 => \genblk1[3].mem_reg[3]_64\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(6),
      O => data_out_fifo(6)
    );
\AEROUT_ADDR[7]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(5),
      I1 => \genblk1[0].mem_reg[0]_67\(5),
      I2 => \genblk1[3].mem_reg[3]_64\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_698\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(1),
      I1 => \genblk1[0].mem_reg[0]_67\(1),
      I2 => \genblk1[3].mem_reg[3]_64\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(4),
      I1 => \genblk1[0].mem_reg[0]_67\(4),
      I2 => \genblk1[3].mem_reg[3]_64\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_898\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(0),
      I1 => \genblk1[0].mem_reg[0]_67\(0),
      I2 => \genblk1[3].mem_reg[3]_64\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_922\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_66\(8),
      I1 => \genblk1[0].mem_reg[0]_67\(8),
      I2 => \genblk1[3].mem_reg[3]_64\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_65\(8),
      O => data_out_fifo(8)
    );
\empty_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n063_out,
      I2 => pop_req_n061_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__15_n_0\
    );
\empty_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF4FFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__38_n_0\,
      I3 => empty_i_6_n_0,
      I4 => \write_ptr_reg[0]_0\,
      I5 => \write_ptr_reg[0]_1\,
      O => push_req_n063_out
    );
\empty_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n061_out
    );
\empty_i_5__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \^priority_reg[2]_rep__0\,
      I1 => \fill_cnt[4]_i_3__19_1\,
      I2 => \^priority_reg[2]_rep__0_0\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \fill_cnt[4]_i_3__32_5\,
      I5 => \fill_cnt[4]_i_3__32_6\,
      O => \empty_i_5__38_n_0\
    );
empty_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty_i_6_n_0
    );
\empty_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \empty_i_5__32\,
      I1 => \empty_i_5__32_0\,
      I2 => \empty_i_5__32_1\,
      I3 => \empty_i_5__32_2\,
      I4 => \empty_i_5__32_3\,
      I5 => \empty_i_5__32_4\,
      O => \^priority_reg[2]_rep__0_0\
    );
\empty_i_8__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0000030140FFFF"
    )
        port map (
      I0 => \empty_i_6__23\,
      I1 => \empty_i_6__23_0\,
      I2 => \empty_i_6__23_1\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \^priority_reg[2]_rep__0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__15_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__15_n_0\
    );
\fill_cnt[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n061_out,
      I3 => push_req_n063_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__33_n_0\
    );
\fill_cnt[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n061_out,
      I3 => push_req_n063_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__15_n_0\
    );
\fill_cnt[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n063_out,
      I1 => \fill_cnt[3]_i_2__15_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__15_n_0\
    );
\fill_cnt[3]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n061_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__15_n_0\
    );
\fill_cnt[4]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n063_out,
      I2 => pop_req_n061_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__15_n_0\
    );
\fill_cnt[4]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__32_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__15_n_0\
    );
\fill_cnt[4]_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__15_n_0\,
      I1 => \fill_cnt[4]_i_4__4_n_0\,
      I2 => empty_i_6_n_0,
      I3 => \empty_i_5__38_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__2\,
      O => \fill_cnt[4]_i_3__32_n_0\
    );
\fill_cnt[4]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \write_ptr_reg[0]_1\,
      I1 => \fill_cnt[4]_i_3__32_0\,
      I2 => \fill_cnt[4]_i_3__32_1\,
      I3 => \fill_cnt[4]_i_3__32_2\,
      I4 => \fill_cnt[4]_i_3__32_3\,
      I5 => \fill_cnt[4]_i_3__32_4\,
      O => \fill_cnt[4]_i_4__4_n_0\
    );
\fill_cnt[4]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__19\,
      I1 => \fill_cnt[4]_i_3__19_0\,
      I2 => \fill_cnt[4]_i_3__19_1\,
      I3 => \fill_cnt[4]_i_3__19_2\,
      I4 => \fill_cnt[4]_i_3__19_3\,
      I5 => \fill_cnt[4]_i_3__19_4\,
      O => \^priority_reg[1]_rep__2\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__15_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__33_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__15_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__15_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__15_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n063_out,
      O => \genblk1[0].mem[0][8]_i_1__29_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_67\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_67\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_67\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_67\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_67\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_67\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_67\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_67\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__29_n_0\,
      D => last_spk_in_burst_fifo(16),
      Q => \genblk1[0].mem_reg[0]_67\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n063_out,
      O => \genblk1[1].mem[1][8]_i_1__28_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_66\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_66\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_66\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_66\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_66\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_66\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_66\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_66\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__28_n_0\,
      D => last_spk_in_burst_fifo(16),
      Q => \genblk1[1].mem_reg[1]_66\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n063_out,
      O => \genblk1[2].mem[2][8]_i_1__28_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_65\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_65\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_65\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_65\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_65\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_65\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_65\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_65\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__28_n_0\,
      D => last_spk_in_burst_fifo(16),
      Q => \genblk1[2].mem_reg[2]_65\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n063_out,
      O => \genblk1[3].mem[3][8]_i_1__28_n_0\
    );
\genblk1[3].mem[3][8]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \genblk1[3].mem[3][8]_i_4__16_n_0\,
      I5 => \genblk1[3].mem[3][8]_i_5__4_n_0\,
      O => last_spk_in_burst_fifo(16)
    );
\genblk1[3].mem[3][8]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[0].mem_reg[0][8]_8\,
      O => \genblk1[3].mem[3][8]_i_4__16_n_0\
    );
\genblk1[3].mem[3][8]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_4\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[0].mem_reg[0][8]_6\,
      O => \genblk1[3].mem[3][8]_i_5__4_n_0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_64\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_64\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_64\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_64\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_64\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_64\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_64\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_64\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__28_n_0\,
      D => last_spk_in_burst_fifo(16),
      Q => \genblk1[3].mem_reg[3]_64\(8),
      R => '0'
    );
\read_ptr[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n061_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__15_n_0\
    );
\read_ptr[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n061_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__15_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__15_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__15_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__15_n_0\
    );
\write_ptr[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n063_out,
      O => \write_ptr[4]_i_1__15_n_0\
    );
\write_ptr[4]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__15_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__15_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_7 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[4]_1\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[2]_rep_1\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][6]_0\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \priority_reg[7]\ : out STD_LOGIC;
    \priority_reg[7]_0\ : out STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__48\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[3].mem[3][8]_i_3__48_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__20\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__27\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \empty_i_3__29\ : in STD_LOGIC;
    \empty_i_3__29_0\ : in STD_LOGIC;
    \empty_i_3__29_1\ : in STD_LOGIC;
    \empty_i_3__29_2\ : in STD_LOGIC;
    \empty_i_3__29_3\ : in STD_LOGIC;
    \empty_i_7__6\ : in STD_LOGIC;
    \empty_i_7__6_0\ : in STD_LOGIC;
    \empty_i_7__6_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__0_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__0_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__21\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__21_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__23_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__23_1\ : in STD_LOGIC;
    \empty_i_3__30\ : in STD_LOGIC;
    \empty_i_3__30_0\ : in STD_LOGIC;
    \empty_i_3__30_1\ : in STD_LOGIC;
    \empty_i_3__30_2\ : in STD_LOGIC;
    \empty_i_3__30_3\ : in STD_LOGIC;
    \empty_i_3__30_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__23_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__23_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__23_4\ : in STD_LOGIC;
    \empty_i_5__37\ : in STD_LOGIC;
    \empty_i_5__37_0\ : in STD_LOGIC;
    \empty_i_5__37_1\ : in STD_LOGIC;
    \empty_i_9__26\ : in STD_LOGIC;
    \empty_i_9__26_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__20_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__20_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__11_0\ : in STD_LOGIC;
    \empty_i_12__6_0\ : in STD_LOGIC;
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_12__6_1\ : in STD_LOGIC;
    \empty_i_12__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \AEROUT_ADDR[7]_i_99\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[7]_i_47\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_32\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_7 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_7;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_7 is
  signal \AEROUT_ADDR[7]_i_152_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_248_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 159 downto 157 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_14__4_n_0\ : STD_LOGIC;
  signal \empty_i_1__16_n_0\ : STD_LOGIC;
  signal \empty_i_6__23_n_0\ : STD_LOGIC;
  signal \empty_i_7__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__23_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__10_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__28_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_71\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__27_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_70\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__27_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_69\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__27_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__18_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_5__5_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_9__1_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_68\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 17 to 17 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n065_out : STD_LOGIC;
  signal \^priority_reg[1]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[4]_1\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal push_req_n067_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__16_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__15\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \empty_i_7__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__24\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__16\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__16\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__16\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__16\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__16\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__16\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__16\ : label is "soft_lutpair206";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep\ <= \^priority_reg[1]_rep\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[2]_rep_0\ <= \^priority_reg[2]_rep_0\;
  \priority_reg[2]_rep_1\ <= \^priority_reg[2]_rep_1\;
  \priority_reg[2]_rep__1\ <= \^priority_reg[2]_rep__1\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[4]_1\ <= \^priority_reg[4]_1\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
\AEROUT_ADDR[7]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_248_n_0\,
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[7]_i_47\,
      I3 => last_spk_in_burst_int1(0),
      O => \priority_reg[7]\
    );
\AEROUT_ADDR[7]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(157),
      I1 => \AEROUT_ADDR[7]_i_99\(6),
      I2 => last_spk_in_burst_int1(2),
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_99\(0),
      I5 => \AEROUT_ADDR[7]_i_99\(3),
      O => \AEROUT_ADDR[7]_i_152_n_0\
    );
\AEROUT_ADDR[7]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(159),
      I1 => \AEROUT_ADDR[7]_i_99\(8),
      I2 => last_spk_in_burst_int1(2),
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_99\(2),
      I5 => \AEROUT_ADDR[7]_i_99\(5),
      O => \genblk1[1].mem_reg[1][6]_0\
    );
\AEROUT_ADDR[7]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(158),
      I1 => \AEROUT_ADDR[7]_i_99\(7),
      I2 => last_spk_in_burst_int1(2),
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_99\(1),
      I5 => \AEROUT_ADDR[7]_i_99\(4),
      O => \AEROUT_ADDR[7]_i_248_n_0\
    );
\AEROUT_ADDR[7]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(4),
      I1 => \genblk1[0].mem_reg[0]_71\(4),
      I2 => \genblk1[3].mem_reg[3]_68\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(4),
      O => data_out_fifo(157)
    );
\AEROUT_ADDR[7]_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(6),
      I1 => \genblk1[0].mem_reg[0]_71\(6),
      I2 => \genblk1[3].mem_reg[3]_68\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(6),
      O => data_out_fifo(159)
    );
\AEROUT_ADDR[7]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(5),
      I1 => \genblk1[0].mem_reg[0]_71\(5),
      I2 => \genblk1[3].mem_reg[3]_68\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(5),
      O => data_out_fifo(158)
    );
\AEROUT_ADDR[7]_i_682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(8),
      I1 => \genblk1[0].mem_reg[0]_71\(8),
      I2 => \genblk1[3].mem_reg[3]_68\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_152_n_0\,
      I1 => last_spk_in_burst_int1(1),
      I2 => \AEROUT_ADDR[7]_i_32\,
      I3 => last_spk_in_burst_int1(0),
      O => \priority_reg[7]_0\
    );
\AEROUT_ADDR[7]_i_714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(0),
      I1 => \genblk1[0].mem_reg[0]_71\(0),
      I2 => \genblk1[3].mem_reg[3]_68\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(0),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(2),
      I1 => \genblk1[0].mem_reg[0]_71\(2),
      I2 => \genblk1[3].mem_reg[3]_68\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(2),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\AEROUT_ADDR[7]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(1),
      I1 => \genblk1[0].mem_reg[0]_71\(1),
      I2 => \genblk1[3].mem_reg[3]_68\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(3),
      I1 => \genblk1[0].mem_reg[0]_71\(3),
      I2 => \genblk1[3].mem_reg[3]_68\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(3),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_906\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_70\(7),
      I1 => \genblk1[0].mem_reg[0]_71\(7),
      I2 => \genblk1[3].mem_reg[3]_68\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_69\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\empty_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111110"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \empty_i_7__6\,
      I3 => \empty_i_7__6_0\,
      I4 => \empty_i_7__6_1\,
      I5 => Q(3),
      O => \^priority_reg[4]_1\
    );
\empty_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF33FF74FF00CC"
    )
        port map (
      I0 => \empty_i_9__26\,
      I1 => \empty_i_3__29_2\,
      I2 => \empty_i_9__26_0\,
      I3 => \empty_i_3__30_2\,
      I4 => Q(1),
      I5 => \empty_i_14__4_n_0\,
      O => \^priority_reg[2]_rep_1\
    );
\empty_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45440000"
    )
        port map (
      I0 => \empty_i_12__6_0\,
      I1 => CTRL_SCHED_EVENT_IN(0),
      I2 => \empty_i_12__6_1\,
      I3 => \empty_i_12__6_2\(0),
      I4 => Q(2),
      I5 => Q(3),
      O => \empty_i_14__4_n_0\
    );
\empty_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n067_out,
      I2 => pop_req_n065_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__16_n_0\
    );
\empty_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF4FFF4"
    )
        port map (
      I0 => \write_ptr_reg[0]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \empty_i_6__23_n_0\,
      I3 => \empty_i_7__0_n_0\,
      I4 => \^priority_reg[1]_rep\,
      I5 => \fill_cnt_reg[4]_0\,
      O => push_req_n067_out
    );
\empty_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n065_out
    );
\empty_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \empty_i_3__30\,
      I1 => \empty_i_3__30_0\,
      I2 => \empty_i_3__30_1\,
      I3 => \empty_i_3__30_2\,
      I4 => \empty_i_3__30_3\,
      I5 => \empty_i_3__30_4\,
      O => \^priority_reg[5]_0\
    );
\empty_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__23_2\,
      I1 => \genblk1[0].mem_reg[0][8]_2\,
      I2 => \fill_cnt[4]_i_3__23_3\,
      I3 => \genblk1[0].mem_reg[0][8]_5\,
      I4 => \^priority_reg[2]_rep_0\,
      I5 => \fill_cnt[4]_i_3__23_4\,
      O => \empty_i_6__23_n_0\
    );
\empty_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_7__0_n_0\
    );
\empty_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \empty_i_3__29\,
      I1 => \empty_i_3__29_0\,
      I2 => \empty_i_3__29_1\,
      I3 => \^priority_reg[4]_1\,
      I4 => \empty_i_3__29_2\,
      I5 => \empty_i_3__29_3\,
      O => \^priority_reg[1]_rep\
    );
\empty_i_9__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \empty_i_5__37\,
      I1 => \empty_i_3__29_2\,
      I2 => \empty_i_5__37_0\,
      I3 => \empty_i_5__37_1\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \^priority_reg[2]_rep_1\,
      O => \^priority_reg[2]_rep_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__16_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__16_n_0\
    );
\fill_cnt[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n065_out,
      I3 => push_req_n067_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__24_n_0\
    );
\fill_cnt[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n065_out,
      I3 => push_req_n067_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__16_n_0\
    );
\fill_cnt[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n067_out,
      I1 => \fill_cnt[3]_i_2__16_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__16_n_0\
    );
\fill_cnt[3]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n065_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__16_n_0\
    );
\fill_cnt[4]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n067_out,
      I2 => pop_req_n065_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__16_n_0\
    );
\fill_cnt[4]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__23_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__16_n_0\
    );
\fill_cnt[4]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__16_n_0\,
      I1 => \fill_cnt_reg[4]_0\,
      I2 => \^priority_reg[1]_rep\,
      I3 => \empty_i_7__0_n_0\,
      I4 => \empty_i_6__23_n_0\,
      I5 => \fill_cnt[4]_i_4__10_n_0\,
      O => \fill_cnt[4]_i_3__23_n_0\
    );
\fill_cnt[4]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_4\,
      I1 => \^priority_reg[5]_0\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \fill_cnt[4]_i_3__23_0\,
      I4 => \genblk1[0].mem_reg[0][8]_1\,
      I5 => \fill_cnt[4]_i_3__23_1\,
      O => \fill_cnt[4]_i_4__10_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__16_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__24_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__16_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__16_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__16_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n067_out,
      O => \genblk1[0].mem[0][8]_i_1__28_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_71\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_71\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_71\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_71\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_71\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_71\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_71\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_71\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__28_n_0\,
      D => last_spk_in_burst_fifo(17),
      Q => \genblk1[0].mem_reg[0]_71\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n067_out,
      O => \genblk1[1].mem[1][8]_i_1__27_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_70\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_70\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_70\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_70\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_70\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_70\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_70\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_70\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__27_n_0\,
      D => last_spk_in_burst_fifo(17),
      Q => \genblk1[1].mem_reg[1]_70\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n067_out,
      O => \genblk1[2].mem[2][8]_i_1__27_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_69\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_69\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_69\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_69\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_69\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_69\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_69\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_69\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__27_n_0\,
      D => last_spk_in_burst_fifo(17),
      Q => \genblk1[2].mem_reg[2]_69\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n067_out,
      O => \genblk1[3].mem[3][8]_i_1__27_n_0\
    );
\genblk1[3].mem[3][8]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1_0\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[3].mem[3][8]_i_4__18_n_0\,
      I3 => \^priority_reg[2]_rep__1\,
      I4 => \genblk1[0].mem_reg[0][8]_5\,
      I5 => \genblk1[3].mem[3][8]_i_5__5_n_0\,
      O => last_spk_in_burst_fifo(17)
    );
\genblk1[3].mem[3][8]_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF2FEF2FEF23E32"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \genblk1[0].mem_reg[0][8]_3\,
      I4 => \^priority_reg[4]\,
      I5 => Q(1),
      O => \^priority_reg[2]_rep__1\
    );
\genblk1[3].mem[3][8]_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF23E32CEC20E02"
    )
        port map (
      I0 => \^priority_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_1\,
      I2 => \genblk1[0].mem_reg[0][8]_2\,
      I3 => \^priority_reg[3]\,
      I4 => \^priority_reg[3]_0\,
      I5 => \^priority_reg[3]_1\,
      O => \^priority_reg[2]_rep__1_0\
    );
\genblk1[3].mem[3][8]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \genblk1[0].mem_reg[0][8]_8\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \genblk1[0].mem_reg[0][8]_9\,
      O => \genblk1[3].mem[3][8]_i_4__18_n_0\
    );
\genblk1[3].mem[3][8]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^priority_reg[2]_rep\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_5__5_n_0\
    );
\genblk1[3].mem[3][8]_i_6__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__20_0\,
      I1 => Q(1),
      I2 => \genblk1[0].mem_reg[0][8]_6\,
      I3 => \genblk1[3].mem[3][8]_i_3__20\,
      I4 => \genblk1[3].mem[3][8]_i_3__20_1\,
      O => \^priority_reg[3]_1\
    );
\genblk1[3].mem[3][8]_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFCBF3FFBFFBFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__11\,
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_7_1\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => \genblk1[3].mem[3][8]_i_7__11_0\,
      O => \^priority_reg[4]_0\
    );
\genblk1[3].mem[3][8]_i_6__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEBBBFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_4__27\,
      I1 => Q(2),
      I2 => \genblk1[3].mem[3][8]_i_3__20\,
      I3 => \genblk1[3].mem[3][8]_i_3__48_0\,
      I4 => Q(1),
      I5 => Q(3),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEB2228EEEBEEEB"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_3__48_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \genblk1[3].mem[3][8]_i_3__21\,
      I5 => \genblk1[3].mem[3][8]_i_3__21_0\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_9__1_n_0\,
      I1 => \empty_i_3__29_2\,
      I2 => \genblk1[3].mem[3][8]_i_5__4\,
      O => \^priority_reg[2]_rep\
    );
\genblk1[3].mem[3][8]_i_7__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEBBBFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_3__48\,
      I1 => Q(1),
      I2 => \genblk1[3].mem[3][8]_i_3__48_0\,
      I3 => \genblk1[3].mem[3][8]_i_3__20\,
      I4 => Q(2),
      I5 => Q(3),
      O => \^priority_reg[3]\
    );
\genblk1[3].mem[3][8]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFCFA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7__0_0\,
      I1 => \genblk1[3].mem[3][8]_i_7__0_1\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      O => \genblk1[3].mem[3][8]_i_9__1_n_0\
    );
\genblk1[3].mem[3][8]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFFCAFCFCFAFCF"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_7\,
      I1 => \genblk1[3].mem[3][8]_i_7_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_7_1\,
      I5 => Q(2),
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_68\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_68\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_68\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_68\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_68\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_68\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_68\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_68\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__27_n_0\,
      D => last_spk_in_burst_fifo(17),
      Q => \genblk1[3].mem_reg[3]_68\(8),
      R => '0'
    );
\read_ptr[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n065_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__16_n_0\
    );
\read_ptr[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n065_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__16_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__16_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__16_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__16_n_0\
    );
\write_ptr[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n067_out,
      O => \write_ptr[4]_i_1__16_n_0\
    );
\write_ptr[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__16_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__16_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_8 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[3]\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[3]_2\ : out STD_LOGIC;
    data_out_fifo : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__17\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[3].mem[3][8]_i_5__17_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39_1\ : in STD_LOGIC;
    \empty_i_3__26\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39_2\ : in STD_LOGIC;
    \empty_i_3__26_0\ : in STD_LOGIC;
    \empty_i_3__26_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__15_0\ : in STD_LOGIC;
    \empty_i_3__28\ : in STD_LOGIC;
    \empty_i_3__28_0\ : in STD_LOGIC;
    \empty_i_5__10\ : in STD_LOGIC;
    \empty_i_5__10_0\ : in STD_LOGIC;
    \empty_i_5__10_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39_3\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39_5\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__17\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__17_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__17_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__4\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__4_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_6__2\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_8 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_8;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_8 is
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__17_n_0\ : STD_LOGIC;
  signal \empty_i_5__37_n_0\ : STD_LOGIC;
  signal \empty_i_6__0_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__17_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__39_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__3_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__27_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_75\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__26_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_74\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__26_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_73\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__26_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_3__27_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_72\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 18 to 18 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n069_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep\ : STD_LOGIC;
  signal \^priority_reg[3]\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[3]_2\ : STD_LOGIC;
  signal \^priority_reg[4]\ : STD_LOGIC;
  signal \^priority_reg[5]\ : STD_LOGIC;
  signal push_req_n071_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__17_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__16\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \empty_i_6__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__40\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__17\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__17\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__17\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__17\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__17\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__17\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__17\ : label is "soft_lutpair211";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
  \priority_reg[2]_rep\ <= \^priority_reg[2]_rep\;
  \priority_reg[3]\ <= \^priority_reg[3]\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[3]_2\ <= \^priority_reg[3]_2\;
  \priority_reg[4]\ <= \^priority_reg[4]\;
  \priority_reg[5]\ <= \^priority_reg[5]\;
\AEROUT_ADDR[7]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(3),
      I1 => \genblk1[0].mem_reg[0]_75\(3),
      I2 => \genblk1[3].mem_reg[3]_72\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(3),
      O => data_out_fifo(3)
    );
\AEROUT_ADDR[7]_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(7),
      I1 => \genblk1[0].mem_reg[0]_75\(7),
      I2 => \genblk1[3].mem_reg[3]_72\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(7),
      O => data_out_fifo(7)
    );
\AEROUT_ADDR[7]_i_738\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(1),
      I1 => \genblk1[0].mem_reg[0]_75\(1),
      I2 => \genblk1[3].mem_reg[3]_72\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(1),
      O => data_out_fifo(1)
    );
\AEROUT_ADDR[7]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(5),
      I1 => \genblk1[0].mem_reg[0]_75\(5),
      I2 => \genblk1[3].mem_reg[3]_72\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(5),
      O => data_out_fifo(5)
    );
\AEROUT_ADDR[7]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(0),
      I1 => \genblk1[0].mem_reg[0]_75\(0),
      I2 => \genblk1[3].mem_reg[3]_72\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(0),
      O => data_out_fifo(0)
    );
\AEROUT_ADDR[7]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(8),
      I1 => \genblk1[0].mem_reg[0]_75\(8),
      I2 => \genblk1[3].mem_reg[3]_72\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(8),
      O => data_out_fifo(8)
    );
\AEROUT_ADDR[7]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(4),
      I1 => \genblk1[0].mem_reg[0]_75\(4),
      I2 => \genblk1[3].mem_reg[3]_72\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(4),
      O => data_out_fifo(4)
    );
\AEROUT_ADDR[7]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(2),
      I1 => \genblk1[0].mem_reg[0]_75\(2),
      I2 => \genblk1[3].mem_reg[3]_72\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(2),
      O => data_out_fifo(2)
    );
\AEROUT_ADDR[7]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_74\(6),
      I1 => \genblk1[0].mem_reg[0]_75\(6),
      I2 => \genblk1[3].mem_reg[3]_72\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_73\(6),
      O => data_out_fifo(6)
    );
\empty_i_11__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BBB88"
    )
        port map (
      I0 => \fill_cnt[4]_i_4__4\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \fill_cnt[4]_i_4__4_0\,
      O => \^priority_reg[3]\
    );
\empty_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n071_out,
      I2 => pop_req_n069_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__17_n_0\
    );
\empty_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF4FFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_5__37_n_0\,
      I3 => \empty_i_6__0_n_0\,
      I4 => \^priority_reg[2]_rep\,
      I5 => \genblk1[0].mem_reg[0][8]_1\,
      O => push_req_n071_out
    );
\empty_i_4__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n069_out
    );
\empty_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \empty_i_3__28\,
      I1 => \empty_i_3__28_0\,
      I2 => \genblk1[0].mem_reg[0][8]_4\,
      I3 => \^priority_reg[3]_1\,
      I4 => \genblk1[3].mem[3][8]_i_5__17_0\,
      I5 => \^priority_reg[3]_2\,
      O => \^priority_reg[1]_rep__2\
    );
\empty_i_5__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__39_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \fill_cnt[4]_i_3__39_4\,
      I3 => \genblk1[0].mem_reg[0][8]_7\,
      I4 => \fill_cnt[4]_i_3__39_5\,
      I5 => \genblk1[0].mem_reg[0][8]_6\,
      O => \empty_i_5__37_n_0\
    );
\empty_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_6__0_n_0\
    );
\empty_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D30003C30FFFF"
    )
        port map (
      I0 => \empty_i_5__10\,
      I1 => Q(0),
      I2 => \empty_i_5__10_0\,
      I3 => \empty_i_5__10_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \^priority_reg[3]_1\
    );
\empty_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \empty_i_3__26_0\,
      I1 => \empty_i_3__26_1\,
      I2 => \empty_i_3__26\,
      I3 => \^priority_reg[3]\,
      I4 => \fill_cnt[4]_i_3__39_1\,
      I5 => \fill_cnt[4]_i_3__39_0\,
      O => \^priority_reg[2]_rep\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__17_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__17_n_0\
    );
\fill_cnt[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n069_out,
      I3 => push_req_n071_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__40_n_0\
    );
\fill_cnt[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n069_out,
      I3 => push_req_n071_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__17_n_0\
    );
\fill_cnt[3]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n071_out,
      I1 => \fill_cnt[3]_i_2__17_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__17_n_0\
    );
\fill_cnt[3]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n069_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__17_n_0\
    );
\fill_cnt[4]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n071_out,
      I2 => pop_req_n069_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__17_n_0\
    );
\fill_cnt[4]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__39_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__17_n_0\
    );
\fill_cnt[4]_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__17_n_0\,
      I1 => \fill_cnt[4]_i_4__3_n_0\,
      I2 => \empty_i_6__0_n_0\,
      I3 => \empty_i_5__37_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \^priority_reg[1]_rep__2\,
      O => \fill_cnt[4]_i_3__39_n_0\
    );
\fill_cnt[4]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \fill_cnt[4]_i_3__39_0\,
      I2 => \fill_cnt[4]_i_3__39_1\,
      I3 => \^priority_reg[3]\,
      I4 => \empty_i_3__26\,
      I5 => \fill_cnt[4]_i_3__39_2\,
      O => \fill_cnt[4]_i_4__3_n_0\
    );
\fill_cnt[4]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A8A8000101FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[3].mem[3][8]_i_5__17_0\,
      I3 => \fill_cnt[4]_i_6__2\,
      I4 => Q(1),
      I5 => Q(2),
      O => \^priority_reg[3]_2\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__17_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__40_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__17_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__17_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__17_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n071_out,
      O => \genblk1[0].mem[0][8]_i_1__27_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(0),
      Q => \genblk1[0].mem_reg[0]_75\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(1),
      Q => \genblk1[0].mem_reg[0]_75\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(2),
      Q => \genblk1[0].mem_reg[0]_75\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(3),
      Q => \genblk1[0].mem_reg[0]_75\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(4),
      Q => \genblk1[0].mem_reg[0]_75\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(5),
      Q => \genblk1[0].mem_reg[0]_75\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(6),
      Q => \genblk1[0].mem_reg[0]_75\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => D(7),
      Q => \genblk1[0].mem_reg[0]_75\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__27_n_0\,
      D => last_spk_in_burst_fifo(18),
      Q => \genblk1[0].mem_reg[0]_75\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n071_out,
      O => \genblk1[1].mem[1][8]_i_1__26_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(0),
      Q => \genblk1[1].mem_reg[1]_74\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(1),
      Q => \genblk1[1].mem_reg[1]_74\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(2),
      Q => \genblk1[1].mem_reg[1]_74\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(3),
      Q => \genblk1[1].mem_reg[1]_74\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(4),
      Q => \genblk1[1].mem_reg[1]_74\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(5),
      Q => \genblk1[1].mem_reg[1]_74\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(6),
      Q => \genblk1[1].mem_reg[1]_74\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => D(7),
      Q => \genblk1[1].mem_reg[1]_74\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__26_n_0\,
      D => last_spk_in_burst_fifo(18),
      Q => \genblk1[1].mem_reg[1]_74\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n071_out,
      O => \genblk1[2].mem[2][8]_i_1__26_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(0),
      Q => \genblk1[2].mem_reg[2]_73\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(1),
      Q => \genblk1[2].mem_reg[2]_73\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(2),
      Q => \genblk1[2].mem_reg[2]_73\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(3),
      Q => \genblk1[2].mem_reg[2]_73\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(4),
      Q => \genblk1[2].mem_reg[2]_73\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(5),
      Q => \genblk1[2].mem_reg[2]_73\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(6),
      Q => \genblk1[2].mem_reg[2]_73\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => D(7),
      Q => \genblk1[2].mem_reg[2]_73\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__26_n_0\,
      D => last_spk_in_burst_fifo(18),
      Q => \genblk1[2].mem_reg[2]_73\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFCFA"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_6__15\,
      I1 => \genblk1[3].mem[3][8]_i_6__15_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \^priority_reg[4]\
    );
\genblk1[3].mem[3][8]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n071_out,
      O => \genblk1[3].mem[3][8]_i_1__26_n_0\
    );
\genblk1[3].mem[3][8]_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_3__27_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \genblk1[0].mem_reg[0][8]_3\,
      O => last_spk_in_burst_fifo(18)
    );
\genblk1[3].mem[3][8]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \^priority_reg[5]\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_6\,
      I4 => \^priority_reg[3]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_7\,
      O => \genblk1[3].mem[3][8]_i_3__27_n_0\
    );
\genblk1[3].mem[3][8]_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFDDF000FFDD"
    )
        port map (
      I0 => Q(0),
      I1 => \genblk1[3].mem[3][8]_i_4__17\,
      I2 => \genblk1[3].mem[3][8]_i_4__17_0\,
      I3 => \genblk1[3].mem[3][8]_i_5__17_0\,
      I4 => \genblk1[0].mem_reg[0][8]_4\,
      I5 => \genblk1[3].mem[3][8]_i_4__17_1\,
      O => \^priority_reg[3]_0\
    );
\genblk1[3].mem[3][8]_i_8__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \genblk1[3].mem[3][8]_i_5__17\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \genblk1[3].mem[3][8]_i_5__17_0\,
      I5 => \^priority_reg[4]\,
      O => \^priority_reg[5]\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(0),
      Q => \genblk1[3].mem_reg[3]_72\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(1),
      Q => \genblk1[3].mem_reg[3]_72\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(2),
      Q => \genblk1[3].mem_reg[3]_72\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(3),
      Q => \genblk1[3].mem_reg[3]_72\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(4),
      Q => \genblk1[3].mem_reg[3]_72\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(5),
      Q => \genblk1[3].mem_reg[3]_72\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(6),
      Q => \genblk1[3].mem_reg[3]_72\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => D(7),
      Q => \genblk1[3].mem_reg[3]_72\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__26_n_0\,
      D => last_spk_in_burst_fifo(18),
      Q => \genblk1[3].mem_reg[3]_72\(8),
      R => '0'
    );
\read_ptr[0]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n069_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__17_n_0\
    );
\read_ptr[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n069_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__17_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__17_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__17_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__17_n_0\
    );
\write_ptr[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n071_out,
      O => \write_ptr[4]_i_1__17_n_0\
    );
\write_ptr[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__17_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__17_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_fifo_9 is
  port (
    empty_burst_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[1]_rep__2\ : out STD_LOGIC;
    \priority_reg[1]_rep__0\ : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    \genblk1[1].mem_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fill_cnt_reg[1]_0\ : in STD_LOGIC;
    \fill_cnt_reg[1]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_16\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_4\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_5\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__4_6\ : in STD_LOGIC;
    last_spk_in_burst_int1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[7]_i_43\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_100_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \AEROUT_ADDR[7]_i_47\ : in STD_LOGIC;
    \AEROUT_ADDR[7]_i_32\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \genblk1[1].mem_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ODIN_design_ODIN_0_0_fifo_9 : entity is "fifo";
end ODIN_design_ODIN_0_0_fifo_9;

architecture STRUCTURE of ODIN_design_ODIN_0_0_fifo_9 is
  signal \AEROUT_ADDR[7]_i_154_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_219_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_250_n_0\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 175 downto 173 );
  signal empty0 : STD_LOGIC;
  signal \^empty_burst_fifo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_i_1__18_n_0\ : STD_LOGIC;
  signal \empty_i_6__22_n_0\ : STD_LOGIC;
  signal \empty_i_7__1_n_0\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_2__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__18_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_4__2_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \genblk1[0].mem[0][8]_i_1__26_n_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_79\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[1].mem[1][8]_i_1__25_n_0\ : STD_LOGIC;
  signal \genblk1[1].mem_reg[1]_78\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[2].mem[2][8]_i_1__25_n_0\ : STD_LOGIC;
  signal \genblk1[2].mem_reg[2]_77\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \genblk1[3].mem[3][8]_i_1__25_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem[3][8]_i_4__17_n_0\ : STD_LOGIC;
  signal \genblk1[3].mem_reg[3]_76\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal last_spk_in_burst_fifo : STD_LOGIC_VECTOR ( 19 to 19 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pop_req_n073_out : STD_LOGIC;
  signal \^priority_reg[1]_rep__0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__2\ : STD_LOGIC;
  signal push_req_n075_out : STD_LOGIC;
  signal \read_ptr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \read_ptr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write_ptr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__18_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_i_2__17\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \empty_i_7__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1__5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_2__18\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \read_ptr[0]_i_1__18\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__18\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__18\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__18\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__18\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__18\ : label is "soft_lutpair216";
begin
  empty_burst_fifo(0) <= \^empty_burst_fifo\(0);
  \priority_reg[1]_rep__0\ <= \^priority_reg[1]_rep__0\;
  \priority_reg[1]_rep__2\ <= \^priority_reg[1]_rep__2\;
\AEROUT_ADDR[7]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37F7"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_219_n_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_43\,
      O => \priority_reg[5]\
    );
\AEROUT_ADDR[7]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37F7"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_250_n_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_47\,
      O => \priority_reg[5]_0\
    );
\AEROUT_ADDR[7]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(173),
      I1 => \AEROUT_ADDR[7]_i_100_0\(6),
      I2 => last_spk_in_burst_int1(2),
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_100_0\(0),
      I5 => \AEROUT_ADDR[7]_i_100_0\(3),
      O => \AEROUT_ADDR[7]_i_154_n_0\
    );
\AEROUT_ADDR[7]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(175),
      I1 => \AEROUT_ADDR[7]_i_100_0\(8),
      I2 => last_spk_in_burst_int1(2),
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_100_0\(2),
      I5 => \AEROUT_ADDR[7]_i_100_0\(5),
      O => \AEROUT_ADDR[7]_i_219_n_0\
    );
\AEROUT_ADDR[7]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => data_out_fifo(174),
      I1 => \AEROUT_ADDR[7]_i_100_0\(7),
      I2 => last_spk_in_burst_int1(2),
      I3 => last_spk_in_burst_int1(3),
      I4 => \AEROUT_ADDR[7]_i_100_0\(1),
      I5 => \AEROUT_ADDR[7]_i_100_0\(4),
      O => \AEROUT_ADDR[7]_i_250_n_0\
    );
\AEROUT_ADDR[7]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(2),
      I1 => \genblk1[0].mem_reg[0]_79\(2),
      I2 => \genblk1[3].mem_reg[3]_76\(2),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(2),
      O => data_out_fifo(173)
    );
\AEROUT_ADDR[7]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(8),
      I1 => \genblk1[0].mem_reg[0]_79\(8),
      I2 => \genblk1[3].mem_reg[3]_76\(8),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(8),
      O => \genblk1[1].mem_reg[1][8]_0\(5)
    );
\AEROUT_ADDR[7]_i_472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(4),
      I1 => \genblk1[0].mem_reg[0]_79\(4),
      I2 => \genblk1[3].mem_reg[3]_76\(4),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(4),
      O => data_out_fifo(175)
    );
\AEROUT_ADDR[7]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(7),
      I1 => \genblk1[0].mem_reg[0]_79\(7),
      I2 => \genblk1[3].mem_reg[3]_76\(7),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(7),
      O => \genblk1[1].mem_reg[1][8]_0\(4)
    );
\AEROUT_ADDR[7]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(3),
      I1 => \genblk1[0].mem_reg[0]_79\(3),
      I2 => \genblk1[3].mem_reg[3]_76\(3),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(3),
      O => data_out_fifo(174)
    );
\AEROUT_ADDR[7]_i_690\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(6),
      I1 => \genblk1[0].mem_reg[0]_79\(6),
      I2 => \genblk1[3].mem_reg[3]_76\(6),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(6),
      O => \genblk1[1].mem_reg[1][8]_0\(3)
    );
\AEROUT_ADDR[7]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37F7"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_154_n_0\,
      I1 => last_spk_in_burst_int1(0),
      I2 => last_spk_in_burst_int1(1),
      I3 => \AEROUT_ADDR[7]_i_32\,
      O => \priority_reg[5]_1\
    );
\AEROUT_ADDR[7]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(0),
      I1 => \genblk1[0].mem_reg[0]_79\(0),
      I2 => \genblk1[3].mem_reg[3]_76\(0),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(0),
      O => \genblk1[1].mem_reg[1][8]_0\(0)
    );
\AEROUT_ADDR[7]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(1),
      I1 => \genblk1[0].mem_reg[0]_79\(1),
      I2 => \genblk1[3].mem_reg[3]_76\(1),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(1),
      O => \genblk1[1].mem_reg[1][8]_0\(1)
    );
\AEROUT_ADDR[7]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \genblk1[1].mem_reg[1]_78\(5),
      I1 => \genblk1[0].mem_reg[0]_79\(5),
      I2 => \genblk1[3].mem_reg[3]_76\(5),
      I3 => read_ptr_reg(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[2].mem_reg[2]_77\(5),
      O => \genblk1[1].mem_reg[1][8]_0\(2)
    );
\empty_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => empty0,
      I1 => push_req_n075_out,
      I2 => pop_req_n073_out,
      I3 => \^empty_burst_fifo\(0),
      O => \empty_i_1__18_n_0\
    );
\empty_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF4FFF4"
    )
        port map (
      I0 => \fill_cnt_reg[4]_0\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \empty_i_6__22_n_0\,
      I3 => \empty_i_7__1_n_0\,
      I4 => \write_ptr_reg[0]_0\,
      I5 => \genblk1[0].mem_reg[0][8]_1\,
      O => push_req_n075_out
    );
\empty_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \fill_cnt_reg[1]_0\,
      I4 => \fill_cnt_reg[1]_1\,
      I5 => \^empty_burst_fifo\(0),
      O => pop_req_n073_out
    );
\empty_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \fill_cnt[4]_i_3__4_4\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \fill_cnt[4]_i_3__4_5\,
      I3 => \genblk1[0].mem_reg[0][8]_16\,
      I4 => \fill_cnt[4]_i_3__4_6\,
      I5 => \genblk1[0].mem_reg[0][8]_14\,
      O => \empty_i_6__22_n_0\
    );
\empty_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \empty_i_7__1_n_0\
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__18_n_0\,
      PRE => rst_priority,
      Q => \^empty_burst_fifo\(0)
    );
\fill_cnt[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__18_n_0\
    );
\fill_cnt[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n073_out,
      I3 => push_req_n075_out,
      I4 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1__5_n_0\
    );
\fill_cnt[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0020AABA5545"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \^empty_burst_fifo\(0),
      I2 => pop_req_n073_out,
      I3 => push_req_n075_out,
      I4 => fill_cnt_reg(2),
      I5 => fill_cnt_reg(1),
      O => \fill_cnt[2]_i_1__18_n_0\
    );
\fill_cnt[3]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => push_req_n075_out,
      I1 => \fill_cnt[3]_i_2__18_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(2),
      O => \fill_cnt[3]_i_1__18_n_0\
    );
\fill_cnt[3]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pop_req_n073_out,
      I1 => \^empty_burst_fifo\(0),
      O => \fill_cnt[3]_i_2__18_n_0\
    );
\fill_cnt[4]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101C"
    )
        port map (
      I0 => \^empty_burst_fifo\(0),
      I1 => push_req_n075_out,
      I2 => pop_req_n073_out,
      I3 => empty0,
      O => \fill_cnt[4]_i_1__18_n_0\
    );
\fill_cnt[4]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => fill_cnt_reg(0),
      I2 => \fill_cnt[4]_i_3__4_n_0\,
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__18_n_0\
    );
\fill_cnt[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000002"
    )
        port map (
      I0 => \fill_cnt[3]_i_2__18_n_0\,
      I1 => \fill_cnt[4]_i_4__2_n_0\,
      I2 => \empty_i_7__1_n_0\,
      I3 => \empty_i_6__22_n_0\,
      I4 => \genblk1[0].mem_reg[0][8]_0\,
      I5 => \fill_cnt_reg[4]_0\,
      O => \fill_cnt[4]_i_3__4_n_0\
    );
\fill_cnt[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_1\,
      I1 => \fill_cnt[4]_i_3__4_0\,
      I2 => \fill_cnt[4]_i_3__4_1\,
      I3 => \fill_cnt[4]_i_3__4_2\,
      I4 => \genblk1[0].mem_reg[0][8]_2\,
      I5 => \fill_cnt[4]_i_3__4_3\,
      O => \fill_cnt[4]_i_4__2_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[0]_i_1__18_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[1]_i_1__5_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[2]_i_1__18_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[3]_i_1__18_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => \fill_cnt[4]_i_2__18_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][8]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(3),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(2),
      I5 => push_req_n075_out,
      O => \genblk1[0].mem[0][8]_i_1__26_n_0\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_79\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_79\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_79\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_79\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_79\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_79\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_79\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_79\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[0].mem[0][8]_i_1__26_n_0\,
      D => last_spk_in_burst_fifo(19),
      Q => \genblk1[0].mem_reg[0]_79\(8),
      R => '0'
    );
\genblk1[1].mem[1][8]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(0),
      I5 => push_req_n075_out,
      O => \genblk1[1].mem[1][8]_i_1__25_n_0\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_78\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_78\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_78\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_78\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_78\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_78\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_78\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_78\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[1].mem[1][8]_i_1__25_n_0\,
      D => last_spk_in_burst_fifo(19),
      Q => \genblk1[1].mem_reg[1]_78\(8),
      R => '0'
    );
\genblk1[2].mem[2][8]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(3),
      I2 => write_ptr_reg(4),
      I3 => write_ptr_reg(2),
      I4 => write_ptr_reg(1),
      I5 => push_req_n075_out,
      O => \genblk1[2].mem[2][8]_i_1__25_n_0\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_77\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_77\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_77\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_77\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_77\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_77\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_77\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_77\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[2].mem[2][8]_i_1__25_n_0\,
      D => last_spk_in_burst_fifo(19),
      Q => \genblk1[2].mem_reg[2]_77\(8),
      R => '0'
    );
\genblk1[3].mem[3][8]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(3),
      I1 => write_ptr_reg(4),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(1),
      I4 => write_ptr_reg(0),
      I5 => push_req_n075_out,
      O => \genblk1[3].mem[3][8]_i_1__25_n_0\
    );
\genblk1[3].mem[3][8]_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^priority_reg[1]_rep__2\,
      I1 => \genblk1[0].mem_reg[0][8]_0\,
      I2 => \genblk1[3].mem[3][8]_i_4__17_n_0\,
      I3 => \genblk1[0].mem_reg[0][8]_1\,
      I4 => \^priority_reg[1]_rep__0\,
      O => last_spk_in_burst_fifo(19)
    );
\genblk1[3].mem[3][8]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_7\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_9\,
      I3 => \genblk1[0].mem_reg[0][8]_10\,
      I4 => \genblk1[0].mem_reg[0][8]_11\,
      O => \^priority_reg[1]_rep__2\
    );
\genblk1[3].mem[3][8]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_12\,
      I1 => \genblk1[0].mem_reg[0][8]_8\,
      I2 => \genblk1[0].mem_reg[0][8]_13\,
      I3 => \genblk1[0].mem_reg[0][8]_14\,
      I4 => \genblk1[0].mem_reg[0][8]_15\,
      I5 => \genblk1[0].mem_reg[0][8]_16\,
      O => \genblk1[3].mem[3][8]_i_4__17_n_0\
    );
\genblk1[3].mem[3][8]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \genblk1[0].mem_reg[0][8]_3\,
      I1 => \genblk1[0].mem_reg[0][8]_4\,
      I2 => \genblk1[0].mem_reg[0][8]_5\,
      I3 => \genblk1[0].mem_reg[0][8]_2\,
      I4 => \genblk1[0].mem_reg[0][8]_6\,
      O => \^priority_reg[1]_rep__0\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_76\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_76\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_76\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_76\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_76\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_76\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_76\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => \genblk1[1].mem_reg[1][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_76\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \genblk1[3].mem[3][8]_i_1__25_n_0\,
      D => last_spk_in_burst_fifo(19),
      Q => \genblk1[3].mem_reg[3]_76\(8),
      R => '0'
    );
\read_ptr[0]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pop_req_n073_out,
      I1 => read_ptr_reg(0),
      O => \read_ptr[0]_i_1__18_n_0\
    );
\read_ptr[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => pop_req_n073_out,
      I2 => read_ptr_reg(1),
      O => \read_ptr[1]_i_1__18_n_0\
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[0]_i_1__18_n_0\,
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \read_ptr[1]_i_1__18_n_0\,
      Q => read_ptr_reg(1)
    );
\write_ptr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__18_n_0\
    );
\write_ptr[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n075_out,
      O => \write_ptr[4]_i_1__18_n_0\
    );
\write_ptr[4]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => \write_ptr[0]_i_1__18_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__18_n_0\,
      CLR => rst_priority,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ODIN_design_ODIN_0_0_fifo__parameterized0\ is
  port (
    \write_ptr_reg[2]_0\ : out STD_LOGIC;
    \write_ptr_reg[2]_1\ : out STD_LOGIC;
    \write_ptr_reg[2]_2\ : out STD_LOGIC;
    \write_ptr_reg[2]_3\ : out STD_LOGIC;
    \write_ptr_reg[2]_4\ : out STD_LOGIC;
    \write_ptr_reg[2]_5\ : out STD_LOGIC;
    \write_ptr_reg[2]_6\ : out STD_LOGIC;
    \write_ptr_reg[2]_7\ : out STD_LOGIC;
    \write_ptr_reg[2]_8\ : out STD_LOGIC;
    \write_ptr_reg[2]_9\ : out STD_LOGIC;
    \write_ptr_reg[2]_10\ : out STD_LOGIC;
    \write_ptr_reg[2]_11\ : out STD_LOGIC;
    \write_ptr_reg[2]_12\ : out STD_LOGIC;
    \write_ptr_reg[2]_13\ : out STD_LOGIC;
    \write_ptr_reg[2]_14\ : out STD_LOGIC;
    \write_ptr_reg[2]_15\ : out STD_LOGIC;
    \write_ptr_reg[2]_16\ : out STD_LOGIC;
    \write_ptr_reg[2]_17\ : out STD_LOGIC;
    \write_ptr_reg[2]_18\ : out STD_LOGIC;
    \write_ptr_reg[2]_19\ : out STD_LOGIC;
    \write_ptr_reg[2]_20\ : out STD_LOGIC;
    \write_ptr_reg[2]_21\ : out STD_LOGIC;
    \write_ptr_reg[2]_22\ : out STD_LOGIC;
    \write_ptr_reg[2]_23\ : out STD_LOGIC;
    \write_ptr_reg[2]_24\ : out STD_LOGIC;
    \write_ptr_reg[2]_25\ : out STD_LOGIC;
    \write_ptr_reg[2]_26\ : out STD_LOGIC;
    \write_ptr_reg[2]_27\ : out STD_LOGIC;
    \write_ptr_reg[2]_28\ : out STD_LOGIC;
    \write_ptr_reg[2]_29\ : out STD_LOGIC;
    \write_ptr_reg[2]_30\ : out STD_LOGIC;
    \write_ptr_reg[2]_31\ : out STD_LOGIC;
    empty_main : out STD_LOGIC;
    AERIN_REQ_sync_reg : out STD_LOGIC;
    \fill_cnt_reg[2]_0\ : out STD_LOGIC;
    SCHED_FULL : out STD_LOGIC;
    AERIN_REQ_sync_reg_0 : out STD_LOGIC;
    SCHED_EMPTY : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg : out STD_LOGIC;
    SCHED_DATA_OUT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \read_ptr_reg[4]_0\ : out STD_LOGIC;
    \read_ptr_reg[4]_1\ : out STD_LOGIC;
    \read_ptr_reg[4]_2\ : out STD_LOGIC;
    \read_ptr_reg[4]_3\ : out STD_LOGIC;
    \read_ptr_reg[4]_4\ : out STD_LOGIC;
    \read_ptr_reg[4]_5\ : out STD_LOGIC;
    \read_ptr_reg[4]_6\ : out STD_LOGIC;
    empty_reg_0 : in STD_LOGIC;
    \fill_cnt_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state[1]_i_5\ : in STD_LOGIC;
    AERIN_REQ_sync : in STD_LOGIC;
    \FSM_sequential_state[1]_i_5_0\ : in STD_LOGIC;
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPI_GATE_ACTIVITY_sync : in STD_LOGIC;
    \fill_cnt_reg[0]_1\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[0]\ : in STD_LOGIC;
    \AEROUT_ADDR_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RST_sync : in STD_LOGIC;
    \genblk1[31].mem_reg[31][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk1[0].mem_reg[0][12]_0\ : in STD_LOGIC;
    CTRL_SCHED_VIRTS : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \genblk1[1].mem_reg[1][12]_0\ : in STD_LOGIC;
    \genblk1[2].mem_reg[2][12]_0\ : in STD_LOGIC;
    \genblk1[3].mem_reg[3][12]_0\ : in STD_LOGIC;
    \genblk1[4].mem_reg[4][12]_0\ : in STD_LOGIC;
    \genblk1[5].mem_reg[5][12]_0\ : in STD_LOGIC;
    \genblk1[6].mem_reg[6][12]_0\ : in STD_LOGIC;
    \genblk1[7].mem_reg[7][12]_0\ : in STD_LOGIC;
    \genblk1[8].mem_reg[8][12]_0\ : in STD_LOGIC;
    \genblk1[9].mem_reg[9][12]_0\ : in STD_LOGIC;
    \genblk1[10].mem_reg[10][12]_0\ : in STD_LOGIC;
    \genblk1[11].mem_reg[11][12]_0\ : in STD_LOGIC;
    \genblk1[12].mem_reg[12][12]_0\ : in STD_LOGIC;
    \genblk1[13].mem_reg[13][12]_0\ : in STD_LOGIC;
    \genblk1[14].mem_reg[14][12]_0\ : in STD_LOGIC;
    \genblk1[15].mem_reg[15][12]_0\ : in STD_LOGIC;
    \genblk1[16].mem_reg[16][12]_0\ : in STD_LOGIC;
    \genblk1[17].mem_reg[17][12]_0\ : in STD_LOGIC;
    \genblk1[18].mem_reg[18][12]_0\ : in STD_LOGIC;
    \genblk1[19].mem_reg[19][12]_0\ : in STD_LOGIC;
    \genblk1[20].mem_reg[20][12]_0\ : in STD_LOGIC;
    \genblk1[21].mem_reg[21][12]_0\ : in STD_LOGIC;
    \genblk1[22].mem_reg[22][12]_0\ : in STD_LOGIC;
    \genblk1[23].mem_reg[23][12]_0\ : in STD_LOGIC;
    \genblk1[24].mem_reg[24][12]_0\ : in STD_LOGIC;
    \genblk1[25].mem_reg[25][12]_0\ : in STD_LOGIC;
    \genblk1[26].mem_reg[26][12]_0\ : in STD_LOGIC;
    \genblk1[27].mem_reg[27][12]_0\ : in STD_LOGIC;
    \genblk1[28].mem_reg[28][12]_0\ : in STD_LOGIC;
    \genblk1[29].mem_reg[29][12]_0\ : in STD_LOGIC;
    \genblk1[30].mem_reg[30][12]_0\ : in STD_LOGIC;
    \genblk1[31].mem_reg[31][12]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ODIN_design_ODIN_0_0_fifo__parameterized0\ : entity is "fifo";
end \ODIN_design_ODIN_0_0_fifo__parameterized0\;

architecture STRUCTURE of \ODIN_design_ODIN_0_0_fifo__parameterized0\ is
  signal \AEROUT_ADDR[0]_i_17_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_18_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_20_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_21_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_22_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_23_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[0]_i_24_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_13_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_14_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_15_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_16_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_17_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_18_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[1]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_14_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_15_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_16_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_17_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_18_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_20_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[2]_i_21_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_13_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_14_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_15_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_16_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_17_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_18_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[3]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_14_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_15_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_16_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_17_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_18_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_20_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[4]_i_21_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_54_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_55_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_56_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_57_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_58_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_59_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_60_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_61_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \^sched_data_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sched_empty\ : STD_LOGIC;
  signal \^sched_full\ : STD_LOGIC;
  signal SRAM_reg_0_i_100_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_102_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_103_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_104_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_105_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_106_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_107_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_108_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_109_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_70_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_71_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_72_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_73_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_75_n_0 : STD_LOGIC;
  signal \SRAM_reg_0_i_76__0_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_77_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_78_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_93_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_94_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_95_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_96_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_97_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_98_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_99_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_328_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_329_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_330_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_377_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_378_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_379_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_380_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_381_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_382_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_392_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_393_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_394_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_395_n_0 : STD_LOGIC;
  signal empty0 : STD_LOGIC;
  signal \empty_i_1__56_n_0\ : STD_LOGIC;
  signal \^empty_main\ : STD_LOGIC;
  signal \fill_cnt[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \fill_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \fill_cnt[2]_i_1__56_n_0\ : STD_LOGIC;
  signal \fill_cnt[3]_i_1__56_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_2__56_n_0\ : STD_LOGIC;
  signal \fill_cnt[4]_i_3__56_n_0\ : STD_LOGIC;
  signal fill_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fill_cnt_reg[2]_0\ : STD_LOGIC;
  signal \genblk1[0].mem_reg[0]_228\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[10].mem_reg[10]_238\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[11].mem_reg[11]_239\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[12].mem_reg[12]_240\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[13].mem_reg[13]_241\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[14].mem_reg[14]_242\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[15].mem_reg[15]_243\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[16].mem_reg[16]_244\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[17].mem_reg[17]_245\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[18].mem_reg[18]_246\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[19].mem_reg[19]_247\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[1].mem_reg[1]_229\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[20].mem_reg[20]_248\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[21].mem_reg[21]_249\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[22].mem_reg[22]_250\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[23].mem_reg[23]_251\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[24].mem_reg[24]_252\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[25].mem_reg[25]_253\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[26].mem_reg[26]_254\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[27].mem_reg[27]_255\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[28].mem_reg[28]_256\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[29].mem_reg[29]_257\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[2].mem_reg[2]_230\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[30].mem_reg[30]_258\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[31].mem_reg[31]_259\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[3].mem_reg[3]_231\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[4].mem_reg[4]_232\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[5].mem_reg[5]_233\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[6].mem_reg[6]_234\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[7].mem_reg[7]_235\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[8].mem_reg[8]_236\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \genblk1[9].mem_reg[9]_237\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal push_req_n0226_out : STD_LOGIC;
  signal read_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state_core_next_i1_carry_i_31_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_32_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_33_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_34_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_35_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_36_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_37_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_38_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_39_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_40_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_41_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_42_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_43_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_44_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_45_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_46_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_47_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_48_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_49_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_50_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_51_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_52_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_53_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_54_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_55_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_56_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_57_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_58_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_59_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_60_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_61_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_62_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_63_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_64_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_65_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_66_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_67_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_68_n_0 : STD_LOGIC;
  signal state_core_next_i1_carry_i_69_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_20_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_21_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_22_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_39_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_40_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_41_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_42_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_43_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_44_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_77_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_78_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_79_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_80_n_0 : STD_LOGIC;
  signal \write_ptr[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \write_ptr[4]_i_1__56_n_0\ : STD_LOGIC;
  signal write_ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^write_ptr_reg[2]_0\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_1\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_10\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_11\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_12\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_13\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_14\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_15\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_16\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_17\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_18\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_19\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_2\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_20\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_21\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_22\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_23\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_24\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_25\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_26\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_27\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_28\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_29\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_3\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_30\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_31\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_4\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_5\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_6\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_7\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_8\ : STD_LOGIC;
  signal \^write_ptr_reg[2]_9\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SPI_GATE_ACTIVITY_sync_i_7 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \empty_i_1__56\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of empty_i_4 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fill_cnt[0]_i_1__56\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fill_cnt[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fill_cnt[2]_i_1__56\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fill_cnt[3]_i_1__56\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fill_cnt[4]_i_3__56\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \read_ptr[1]_i_1__56\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \read_ptr[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \read_ptr[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \read_ptr[4]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \write_ptr[1]_i_1__56\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \write_ptr[2]_i_1__56\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \write_ptr[3]_i_1__56\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \write_ptr[4]_i_2__56\ : label is "soft_lutpair158";
begin
  SCHED_DATA_OUT(5 downto 0) <= \^sched_data_out\(5 downto 0);
  SCHED_EMPTY <= \^sched_empty\;
  SCHED_FULL <= \^sched_full\;
  empty_main <= \^empty_main\;
  \fill_cnt_reg[2]_0\ <= \^fill_cnt_reg[2]_0\;
  \write_ptr_reg[2]_0\ <= \^write_ptr_reg[2]_0\;
  \write_ptr_reg[2]_1\ <= \^write_ptr_reg[2]_1\;
  \write_ptr_reg[2]_10\ <= \^write_ptr_reg[2]_10\;
  \write_ptr_reg[2]_11\ <= \^write_ptr_reg[2]_11\;
  \write_ptr_reg[2]_12\ <= \^write_ptr_reg[2]_12\;
  \write_ptr_reg[2]_13\ <= \^write_ptr_reg[2]_13\;
  \write_ptr_reg[2]_14\ <= \^write_ptr_reg[2]_14\;
  \write_ptr_reg[2]_15\ <= \^write_ptr_reg[2]_15\;
  \write_ptr_reg[2]_16\ <= \^write_ptr_reg[2]_16\;
  \write_ptr_reg[2]_17\ <= \^write_ptr_reg[2]_17\;
  \write_ptr_reg[2]_18\ <= \^write_ptr_reg[2]_18\;
  \write_ptr_reg[2]_19\ <= \^write_ptr_reg[2]_19\;
  \write_ptr_reg[2]_2\ <= \^write_ptr_reg[2]_2\;
  \write_ptr_reg[2]_20\ <= \^write_ptr_reg[2]_20\;
  \write_ptr_reg[2]_21\ <= \^write_ptr_reg[2]_21\;
  \write_ptr_reg[2]_22\ <= \^write_ptr_reg[2]_22\;
  \write_ptr_reg[2]_23\ <= \^write_ptr_reg[2]_23\;
  \write_ptr_reg[2]_24\ <= \^write_ptr_reg[2]_24\;
  \write_ptr_reg[2]_25\ <= \^write_ptr_reg[2]_25\;
  \write_ptr_reg[2]_26\ <= \^write_ptr_reg[2]_26\;
  \write_ptr_reg[2]_27\ <= \^write_ptr_reg[2]_27\;
  \write_ptr_reg[2]_28\ <= \^write_ptr_reg[2]_28\;
  \write_ptr_reg[2]_29\ <= \^write_ptr_reg[2]_29\;
  \write_ptr_reg[2]_3\ <= \^write_ptr_reg[2]_3\;
  \write_ptr_reg[2]_30\ <= \^write_ptr_reg[2]_30\;
  \write_ptr_reg[2]_31\ <= \^write_ptr_reg[2]_31\;
  \write_ptr_reg[2]_4\ <= \^write_ptr_reg[2]_4\;
  \write_ptr_reg[2]_5\ <= \^write_ptr_reg[2]_5\;
  \write_ptr_reg[2]_6\ <= \^write_ptr_reg[2]_6\;
  \write_ptr_reg[2]_7\ <= \^write_ptr_reg[2]_7\;
  \write_ptr_reg[2]_8\ <= \^write_ptr_reg[2]_8\;
  \write_ptr_reg[2]_9\ <= \^write_ptr_reg[2]_9\;
\AEROUT_ADDR[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(0),
      I1 => \genblk1[18].mem_reg[18]_246\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(0),
      O => \AEROUT_ADDR[0]_i_17_n_0\
    );
\AEROUT_ADDR[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(0),
      I1 => \genblk1[22].mem_reg[22]_250\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(0),
      O => \AEROUT_ADDR[0]_i_18_n_0\
    );
\AEROUT_ADDR[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(0),
      I1 => \genblk1[26].mem_reg[26]_254\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(0),
      O => \AEROUT_ADDR[0]_i_19_n_0\
    );
\AEROUT_ADDR[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(0),
      I1 => \genblk1[30].mem_reg[30]_258\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(0),
      O => \AEROUT_ADDR[0]_i_20_n_0\
    );
\AEROUT_ADDR[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(0),
      I1 => \genblk1[2].mem_reg[2]_230\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(0),
      O => \AEROUT_ADDR[0]_i_21_n_0\
    );
\AEROUT_ADDR[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(0),
      I1 => \genblk1[6].mem_reg[6]_234\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(0),
      O => \AEROUT_ADDR[0]_i_22_n_0\
    );
\AEROUT_ADDR[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(0),
      I1 => \genblk1[10].mem_reg[10]_238\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(0),
      O => \AEROUT_ADDR[0]_i_23_n_0\
    );
\AEROUT_ADDR[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(0),
      I1 => \genblk1[14].mem_reg[14]_242\(0),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(0),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(0),
      O => \AEROUT_ADDR[0]_i_24_n_0\
    );
\AEROUT_ADDR[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F4F404040"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[0]\,
      I1 => \AEROUT_ADDR_reg[0]_0\,
      I2 => empty_reg_0,
      I3 => \AEROUT_ADDR_reg[0]_i_6_n_0\,
      I4 => read_ptr_reg(4),
      I5 => \AEROUT_ADDR_reg[0]_i_7_n_0\,
      O => \^sched_data_out\(0)
    );
\AEROUT_ADDR[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(1),
      I1 => \genblk1[26].mem_reg[26]_254\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(1),
      O => \AEROUT_ADDR[1]_i_12_n_0\
    );
\AEROUT_ADDR[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(1),
      I1 => \genblk1[30].mem_reg[30]_258\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(1),
      O => \AEROUT_ADDR[1]_i_13_n_0\
    );
\AEROUT_ADDR[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(1),
      I1 => \genblk1[18].mem_reg[18]_246\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(1),
      O => \AEROUT_ADDR[1]_i_14_n_0\
    );
\AEROUT_ADDR[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(1),
      I1 => \genblk1[22].mem_reg[22]_250\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(1),
      O => \AEROUT_ADDR[1]_i_15_n_0\
    );
\AEROUT_ADDR[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(1),
      I1 => \genblk1[10].mem_reg[10]_238\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(1),
      O => \AEROUT_ADDR[1]_i_16_n_0\
    );
\AEROUT_ADDR[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(1),
      I1 => \genblk1[14].mem_reg[14]_242\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(1),
      O => \AEROUT_ADDR[1]_i_17_n_0\
    );
\AEROUT_ADDR[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(1),
      I1 => \genblk1[2].mem_reg[2]_230\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(1),
      O => \AEROUT_ADDR[1]_i_18_n_0\
    );
\AEROUT_ADDR[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(1),
      I1 => \genblk1[6].mem_reg[6]_234\(1),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(1),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(1),
      O => \AEROUT_ADDR[1]_i_19_n_0\
    );
\AEROUT_ADDR[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[1]_i_7_n_0\,
      I1 => \AEROUT_ADDR_reg[1]_i_8_n_0\,
      I2 => read_ptr_reg(4),
      I3 => \AEROUT_ADDR_reg[1]_i_9_n_0\,
      I4 => read_ptr_reg(3),
      I5 => \AEROUT_ADDR_reg[1]_i_10_n_0\,
      O => \read_ptr_reg[4]_0\
    );
\AEROUT_ADDR[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(2),
      I1 => \genblk1[26].mem_reg[26]_254\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(2),
      O => \AEROUT_ADDR[2]_i_14_n_0\
    );
\AEROUT_ADDR[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(2),
      I1 => \genblk1[30].mem_reg[30]_258\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(2),
      O => \AEROUT_ADDR[2]_i_15_n_0\
    );
\AEROUT_ADDR[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(2),
      I1 => \genblk1[18].mem_reg[18]_246\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(2),
      O => \AEROUT_ADDR[2]_i_16_n_0\
    );
\AEROUT_ADDR[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(2),
      I1 => \genblk1[22].mem_reg[22]_250\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(2),
      O => \AEROUT_ADDR[2]_i_17_n_0\
    );
\AEROUT_ADDR[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(2),
      I1 => \genblk1[10].mem_reg[10]_238\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(2),
      O => \AEROUT_ADDR[2]_i_18_n_0\
    );
\AEROUT_ADDR[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(2),
      I1 => \genblk1[14].mem_reg[14]_242\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(2),
      O => \AEROUT_ADDR[2]_i_19_n_0\
    );
\AEROUT_ADDR[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(2),
      I1 => \genblk1[2].mem_reg[2]_230\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(2),
      O => \AEROUT_ADDR[2]_i_20_n_0\
    );
\AEROUT_ADDR[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(2),
      I1 => \genblk1[6].mem_reg[6]_234\(2),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(2),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(2),
      O => \AEROUT_ADDR[2]_i_21_n_0\
    );
\AEROUT_ADDR[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[2]_i_9_n_0\,
      I1 => \AEROUT_ADDR_reg[2]_i_10_n_0\,
      I2 => read_ptr_reg(4),
      I3 => \AEROUT_ADDR_reg[2]_i_11_n_0\,
      I4 => read_ptr_reg(3),
      I5 => \AEROUT_ADDR_reg[2]_i_12_n_0\,
      O => \read_ptr_reg[4]_1\
    );
\AEROUT_ADDR[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(3),
      I1 => \genblk1[26].mem_reg[26]_254\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(3),
      O => \AEROUT_ADDR[3]_i_12_n_0\
    );
\AEROUT_ADDR[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(3),
      I1 => \genblk1[30].mem_reg[30]_258\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(3),
      O => \AEROUT_ADDR[3]_i_13_n_0\
    );
\AEROUT_ADDR[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(3),
      I1 => \genblk1[18].mem_reg[18]_246\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(3),
      O => \AEROUT_ADDR[3]_i_14_n_0\
    );
\AEROUT_ADDR[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(3),
      I1 => \genblk1[22].mem_reg[22]_250\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(3),
      O => \AEROUT_ADDR[3]_i_15_n_0\
    );
\AEROUT_ADDR[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(3),
      I1 => \genblk1[10].mem_reg[10]_238\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(3),
      O => \AEROUT_ADDR[3]_i_16_n_0\
    );
\AEROUT_ADDR[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(3),
      I1 => \genblk1[14].mem_reg[14]_242\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(3),
      O => \AEROUT_ADDR[3]_i_17_n_0\
    );
\AEROUT_ADDR[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(3),
      I1 => \genblk1[2].mem_reg[2]_230\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(3),
      O => \AEROUT_ADDR[3]_i_18_n_0\
    );
\AEROUT_ADDR[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(3),
      I1 => \genblk1[6].mem_reg[6]_234\(3),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(3),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(3),
      O => \AEROUT_ADDR[3]_i_19_n_0\
    );
\AEROUT_ADDR[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[3]_i_7_n_0\,
      I1 => \AEROUT_ADDR_reg[3]_i_8_n_0\,
      I2 => read_ptr_reg(4),
      I3 => \AEROUT_ADDR_reg[3]_i_9_n_0\,
      I4 => read_ptr_reg(3),
      I5 => \AEROUT_ADDR_reg[3]_i_10_n_0\,
      O => \read_ptr_reg[4]_2\
    );
\AEROUT_ADDR[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(4),
      I1 => \genblk1[26].mem_reg[26]_254\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(4),
      O => \AEROUT_ADDR[4]_i_14_n_0\
    );
\AEROUT_ADDR[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(4),
      I1 => \genblk1[30].mem_reg[30]_258\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(4),
      O => \AEROUT_ADDR[4]_i_15_n_0\
    );
\AEROUT_ADDR[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(4),
      I1 => \genblk1[18].mem_reg[18]_246\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(4),
      O => \AEROUT_ADDR[4]_i_16_n_0\
    );
\AEROUT_ADDR[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(4),
      I1 => \genblk1[22].mem_reg[22]_250\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(4),
      O => \AEROUT_ADDR[4]_i_17_n_0\
    );
\AEROUT_ADDR[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(4),
      I1 => \genblk1[10].mem_reg[10]_238\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(4),
      O => \AEROUT_ADDR[4]_i_18_n_0\
    );
\AEROUT_ADDR[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(4),
      I1 => \genblk1[14].mem_reg[14]_242\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(4),
      O => \AEROUT_ADDR[4]_i_19_n_0\
    );
\AEROUT_ADDR[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(4),
      I1 => \genblk1[2].mem_reg[2]_230\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(4),
      O => \AEROUT_ADDR[4]_i_20_n_0\
    );
\AEROUT_ADDR[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(4),
      I1 => \genblk1[6].mem_reg[6]_234\(4),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(4),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(4),
      O => \AEROUT_ADDR[4]_i_21_n_0\
    );
\AEROUT_ADDR[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[4]_i_9_n_0\,
      I1 => \AEROUT_ADDR_reg[4]_i_10_n_0\,
      I2 => read_ptr_reg(4),
      I3 => \AEROUT_ADDR_reg[4]_i_11_n_0\,
      I4 => read_ptr_reg(3),
      I5 => \AEROUT_ADDR_reg[4]_i_12_n_0\,
      O => \read_ptr_reg[4]_3\
    );
\AEROUT_ADDR[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]_i_24_n_0\,
      I1 => \AEROUT_ADDR_reg[7]_i_25_n_0\,
      I2 => read_ptr_reg(4),
      I3 => \AEROUT_ADDR_reg[7]_i_26_n_0\,
      I4 => read_ptr_reg(3),
      I5 => \AEROUT_ADDR_reg[7]_i_27_n_0\,
      O => \read_ptr_reg[4]_6\
    );
\AEROUT_ADDR[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(7),
      I1 => \genblk1[26].mem_reg[26]_254\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(7),
      O => \AEROUT_ADDR[7]_i_54_n_0\
    );
\AEROUT_ADDR[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(7),
      I1 => \genblk1[30].mem_reg[30]_258\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(7),
      O => \AEROUT_ADDR[7]_i_55_n_0\
    );
\AEROUT_ADDR[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(7),
      I1 => \genblk1[18].mem_reg[18]_246\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(7),
      O => \AEROUT_ADDR[7]_i_56_n_0\
    );
\AEROUT_ADDR[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(7),
      I1 => \genblk1[22].mem_reg[22]_250\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(7),
      O => \AEROUT_ADDR[7]_i_57_n_0\
    );
\AEROUT_ADDR[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(7),
      I1 => \genblk1[10].mem_reg[10]_238\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(7),
      O => \AEROUT_ADDR[7]_i_58_n_0\
    );
\AEROUT_ADDR[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(7),
      I1 => \genblk1[14].mem_reg[14]_242\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(7),
      O => \AEROUT_ADDR[7]_i_59_n_0\
    );
\AEROUT_ADDR[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(7),
      I1 => \genblk1[2].mem_reg[2]_230\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(7),
      O => \AEROUT_ADDR[7]_i_60_n_0\
    );
\AEROUT_ADDR[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(7),
      I1 => \genblk1[6].mem_reg[6]_234\(7),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(7),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(7),
      O => \AEROUT_ADDR[7]_i_61_n_0\
    );
\AEROUT_ADDR_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[0]_i_17_n_0\,
      I1 => \AEROUT_ADDR[0]_i_18_n_0\,
      O => \AEROUT_ADDR_reg[0]_i_10_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[0]_i_19_n_0\,
      I1 => \AEROUT_ADDR[0]_i_20_n_0\,
      O => \AEROUT_ADDR_reg[0]_i_11_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[0]_i_21_n_0\,
      I1 => \AEROUT_ADDR[0]_i_22_n_0\,
      O => \AEROUT_ADDR_reg[0]_i_12_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[0]_i_23_n_0\,
      I1 => \AEROUT_ADDR[0]_i_24_n_0\,
      O => \AEROUT_ADDR_reg[0]_i_13_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[0]_i_10_n_0\,
      I1 => \AEROUT_ADDR_reg[0]_i_11_n_0\,
      O => \AEROUT_ADDR_reg[0]_i_6_n_0\,
      S => read_ptr_reg(3)
    );
\AEROUT_ADDR_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AEROUT_ADDR_reg[0]_i_12_n_0\,
      I1 => \AEROUT_ADDR_reg[0]_i_13_n_0\,
      O => \AEROUT_ADDR_reg[0]_i_7_n_0\,
      S => read_ptr_reg(3)
    );
\AEROUT_ADDR_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[1]_i_18_n_0\,
      I1 => \AEROUT_ADDR[1]_i_19_n_0\,
      O => \AEROUT_ADDR_reg[1]_i_10_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[1]_i_12_n_0\,
      I1 => \AEROUT_ADDR[1]_i_13_n_0\,
      O => \AEROUT_ADDR_reg[1]_i_7_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[1]_i_14_n_0\,
      I1 => \AEROUT_ADDR[1]_i_15_n_0\,
      O => \AEROUT_ADDR_reg[1]_i_8_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[1]_i_16_n_0\,
      I1 => \AEROUT_ADDR[1]_i_17_n_0\,
      O => \AEROUT_ADDR_reg[1]_i_9_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[2]_i_16_n_0\,
      I1 => \AEROUT_ADDR[2]_i_17_n_0\,
      O => \AEROUT_ADDR_reg[2]_i_10_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[2]_i_18_n_0\,
      I1 => \AEROUT_ADDR[2]_i_19_n_0\,
      O => \AEROUT_ADDR_reg[2]_i_11_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[2]_i_20_n_0\,
      I1 => \AEROUT_ADDR[2]_i_21_n_0\,
      O => \AEROUT_ADDR_reg[2]_i_12_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[2]_i_14_n_0\,
      I1 => \AEROUT_ADDR[2]_i_15_n_0\,
      O => \AEROUT_ADDR_reg[2]_i_9_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[3]_i_18_n_0\,
      I1 => \AEROUT_ADDR[3]_i_19_n_0\,
      O => \AEROUT_ADDR_reg[3]_i_10_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[3]_i_12_n_0\,
      I1 => \AEROUT_ADDR[3]_i_13_n_0\,
      O => \AEROUT_ADDR_reg[3]_i_7_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[3]_i_14_n_0\,
      I1 => \AEROUT_ADDR[3]_i_15_n_0\,
      O => \AEROUT_ADDR_reg[3]_i_8_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[3]_i_16_n_0\,
      I1 => \AEROUT_ADDR[3]_i_17_n_0\,
      O => \AEROUT_ADDR_reg[3]_i_9_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[4]_i_16_n_0\,
      I1 => \AEROUT_ADDR[4]_i_17_n_0\,
      O => \AEROUT_ADDR_reg[4]_i_10_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[4]_i_18_n_0\,
      I1 => \AEROUT_ADDR[4]_i_19_n_0\,
      O => \AEROUT_ADDR_reg[4]_i_11_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[4]_i_20_n_0\,
      I1 => \AEROUT_ADDR[4]_i_21_n_0\,
      O => \AEROUT_ADDR_reg[4]_i_12_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[4]_i_14_n_0\,
      I1 => \AEROUT_ADDR[4]_i_15_n_0\,
      O => \AEROUT_ADDR_reg[4]_i_9_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_54_n_0\,
      I1 => \AEROUT_ADDR[7]_i_55_n_0\,
      O => \AEROUT_ADDR_reg[7]_i_24_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[7]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_56_n_0\,
      I1 => \AEROUT_ADDR[7]_i_57_n_0\,
      O => \AEROUT_ADDR_reg[7]_i_25_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_58_n_0\,
      I1 => \AEROUT_ADDR[7]_i_59_n_0\,
      O => \AEROUT_ADDR_reg[7]_i_26_n_0\,
      S => read_ptr_reg(2)
    );
\AEROUT_ADDR_reg[7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AEROUT_ADDR[7]_i_60_n_0\,
      I1 => \AEROUT_ADDR[7]_i_61_n_0\,
      O => \AEROUT_ADDR_reg[7]_i_27_n_0\,
      S => read_ptr_reg(2)
    );
\FSM_sequential_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F580F5B0F580C580"
    )
        port map (
      I0 => \^fill_cnt_reg[2]_0\,
      I1 => \FSM_sequential_state[1]_i_5\,
      I2 => AERIN_REQ_sync,
      I3 => \FSM_sequential_state[0]_i_8_n_0\,
      I4 => \^sched_full\,
      I5 => AERIN_ADDR(0),
      O => AERIN_REQ_sync_reg_0
    );
\FSM_sequential_state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sched_data_out\(5),
      I1 => \^sched_data_out\(1),
      I2 => \^sched_data_out\(2),
      I3 => \^sched_data_out\(3),
      I4 => \^sched_data_out\(4),
      O => \FSM_sequential_state[0]_i_8_n_0\
    );
\FSM_sequential_state[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C5FFFF"
    )
        port map (
      I0 => \^fill_cnt_reg[2]_0\,
      I1 => \FSM_sequential_state[1]_i_5\,
      I2 => AERIN_REQ_sync,
      I3 => \^sched_full\,
      I4 => \FSM_sequential_state[1]_i_5_0\,
      O => AERIN_REQ_sync_reg
    );
\FSM_sequential_state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^sched_empty\,
      I1 => fill_cnt_reg(2),
      I2 => fill_cnt_reg(1),
      I3 => fill_cnt_reg(4),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(0),
      O => \^fill_cnt_reg[2]_0\
    );
\FSM_sequential_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => fill_cnt_reg(2),
      I2 => fill_cnt_reg(1),
      I3 => fill_cnt_reg(4),
      I4 => fill_cnt_reg(3),
      I5 => fill_cnt_reg(0),
      O => SPI_GATE_ACTIVITY_sync_reg
    );
\FSM_sequential_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^empty_main\,
      I1 => empty_reg_0,
      O => \^sched_empty\
    );
SPI_GATE_ACTIVITY_sync_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => \^sched_full\
    );
SRAM_reg_0_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(6),
      I1 => \genblk1[6].mem_reg[6]_234\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(6),
      O => SRAM_reg_0_i_100_n_0
    );
SRAM_reg_0_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(5),
      I1 => \genblk1[26].mem_reg[26]_254\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(5),
      O => SRAM_reg_0_i_102_n_0
    );
SRAM_reg_0_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(5),
      I1 => \genblk1[30].mem_reg[30]_258\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(5),
      O => SRAM_reg_0_i_103_n_0
    );
SRAM_reg_0_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(5),
      I1 => \genblk1[18].mem_reg[18]_246\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(5),
      O => SRAM_reg_0_i_104_n_0
    );
SRAM_reg_0_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(5),
      I1 => \genblk1[22].mem_reg[22]_250\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(5),
      O => SRAM_reg_0_i_105_n_0
    );
SRAM_reg_0_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(5),
      I1 => \genblk1[10].mem_reg[10]_238\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(5),
      O => SRAM_reg_0_i_106_n_0
    );
SRAM_reg_0_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(5),
      I1 => \genblk1[14].mem_reg[14]_242\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(5),
      O => SRAM_reg_0_i_107_n_0
    );
SRAM_reg_0_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(5),
      I1 => \genblk1[2].mem_reg[2]_230\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(5),
      O => SRAM_reg_0_i_108_n_0
    );
SRAM_reg_0_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(5),
      I1 => \genblk1[6].mem_reg[6]_234\(5),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(5),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(5),
      O => SRAM_reg_0_i_109_n_0
    );
SRAM_reg_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_70_n_0,
      I1 => SRAM_reg_0_i_71_n_0,
      I2 => read_ptr_reg(4),
      I3 => SRAM_reg_0_i_72_n_0,
      I4 => read_ptr_reg(3),
      I5 => SRAM_reg_0_i_73_n_0,
      O => \read_ptr_reg[4]_5\
    );
SRAM_reg_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SRAM_reg_0_i_75_n_0,
      I1 => \SRAM_reg_0_i_76__0_n_0\,
      I2 => read_ptr_reg(4),
      I3 => SRAM_reg_0_i_77_n_0,
      I4 => read_ptr_reg(3),
      I5 => SRAM_reg_0_i_78_n_0,
      O => \read_ptr_reg[4]_4\
    );
SRAM_reg_0_i_70: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_93_n_0,
      I1 => SRAM_reg_0_i_94_n_0,
      O => SRAM_reg_0_i_70_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_71: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_95_n_0,
      I1 => SRAM_reg_0_i_96_n_0,
      O => SRAM_reg_0_i_71_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_72: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_97_n_0,
      I1 => SRAM_reg_0_i_98_n_0,
      O => SRAM_reg_0_i_72_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_73: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_99_n_0,
      I1 => SRAM_reg_0_i_100_n_0,
      O => SRAM_reg_0_i_73_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_75: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_102_n_0,
      I1 => SRAM_reg_0_i_103_n_0,
      O => SRAM_reg_0_i_75_n_0,
      S => read_ptr_reg(2)
    );
\SRAM_reg_0_i_76__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_104_n_0,
      I1 => SRAM_reg_0_i_105_n_0,
      O => \SRAM_reg_0_i_76__0_n_0\,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_77: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_106_n_0,
      I1 => SRAM_reg_0_i_107_n_0,
      O => SRAM_reg_0_i_77_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_78: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_108_n_0,
      I1 => SRAM_reg_0_i_109_n_0,
      O => SRAM_reg_0_i_78_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_0_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(6),
      I1 => \genblk1[26].mem_reg[26]_254\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(6),
      O => SRAM_reg_0_i_93_n_0
    );
SRAM_reg_0_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(6),
      I1 => \genblk1[30].mem_reg[30]_258\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(6),
      O => SRAM_reg_0_i_94_n_0
    );
SRAM_reg_0_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(6),
      I1 => \genblk1[18].mem_reg[18]_246\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(6),
      O => SRAM_reg_0_i_95_n_0
    );
SRAM_reg_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(6),
      I1 => \genblk1[22].mem_reg[22]_250\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(6),
      O => SRAM_reg_0_i_96_n_0
    );
SRAM_reg_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(6),
      I1 => \genblk1[10].mem_reg[10]_238\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(6),
      O => SRAM_reg_0_i_97_n_0
    );
SRAM_reg_0_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(6),
      I1 => \genblk1[14].mem_reg[14]_242\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(6),
      O => SRAM_reg_0_i_98_n_0
    );
SRAM_reg_0_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(6),
      I1 => \genblk1[2].mem_reg[2]_230\(6),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(6),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(6),
      O => SRAM_reg_0_i_99_n_0
    );
SRAM_reg_1_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => SRAM_reg_1_i_328_n_0,
      I1 => read_ptr_reg(4),
      I2 => SRAM_reg_1_i_329_n_0,
      I3 => read_ptr_reg(3),
      I4 => SRAM_reg_1_i_330_n_0,
      I5 => empty_reg_0,
      O => \^sched_data_out\(1)
    );
SRAM_reg_1_i_328: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_1_i_377_n_0,
      I1 => SRAM_reg_1_i_378_n_0,
      O => SRAM_reg_1_i_328_n_0,
      S => read_ptr_reg(3)
    );
SRAM_reg_1_i_329: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_379_n_0,
      I1 => SRAM_reg_1_i_380_n_0,
      O => SRAM_reg_1_i_329_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_1_i_330: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_381_n_0,
      I1 => SRAM_reg_1_i_382_n_0,
      O => SRAM_reg_1_i_330_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_1_i_377: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_392_n_0,
      I1 => SRAM_reg_1_i_393_n_0,
      O => SRAM_reg_1_i_377_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_1_i_378: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_394_n_0,
      I1 => SRAM_reg_1_i_395_n_0,
      O => SRAM_reg_1_i_378_n_0,
      S => read_ptr_reg(2)
    );
SRAM_reg_1_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(8),
      I1 => \genblk1[18].mem_reg[18]_246\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(8),
      O => SRAM_reg_1_i_379_n_0
    );
SRAM_reg_1_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(8),
      I1 => \genblk1[22].mem_reg[22]_250\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(8),
      O => SRAM_reg_1_i_380_n_0
    );
SRAM_reg_1_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(8),
      I1 => \genblk1[26].mem_reg[26]_254\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(8),
      O => SRAM_reg_1_i_381_n_0
    );
SRAM_reg_1_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(8),
      I1 => \genblk1[30].mem_reg[30]_258\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(8),
      O => SRAM_reg_1_i_382_n_0
    );
SRAM_reg_1_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(8),
      I1 => \genblk1[2].mem_reg[2]_230\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(8),
      O => SRAM_reg_1_i_392_n_0
    );
SRAM_reg_1_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(8),
      I1 => \genblk1[6].mem_reg[6]_234\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(8),
      O => SRAM_reg_1_i_393_n_0
    );
SRAM_reg_1_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(8),
      I1 => \genblk1[10].mem_reg[10]_238\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(8),
      O => SRAM_reg_1_i_394_n_0
    );
SRAM_reg_1_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(8),
      I1 => \genblk1[14].mem_reg[14]_242\(8),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(8),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(8),
      O => SRAM_reg_1_i_395_n_0
    );
\empty_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F00000"
    )
        port map (
      I0 => empty_reg_0,
      I1 => \fill_cnt_reg[0]_0\,
      I2 => \^empty_main\,
      I3 => empty0,
      I4 => push_req_n0226_out,
      O => \empty_i_1__56_n_0\
    );
empty_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => fill_cnt_reg(3),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(1),
      I4 => fill_cnt_reg(2),
      O => empty0
    );
\empty_i_5__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => fill_cnt_reg(2),
      I1 => fill_cnt_reg(1),
      I2 => fill_cnt_reg(4),
      I3 => fill_cnt_reg(3),
      I4 => fill_cnt_reg(0),
      I5 => \fill_cnt_reg[0]_1\,
      O => push_req_n0226_out
    );
empty_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => \empty_i_1__56_n_0\,
      PRE => RST_sync,
      Q => \^empty_main\
    );
\fill_cnt[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fill_cnt_reg(0),
      O => \fill_cnt[0]_i_1__56_n_0\
    );
\fill_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fill_cnt_reg(0),
      I1 => \fill_cnt[4]_i_3__56_n_0\,
      I2 => fill_cnt_reg(1),
      O => \fill_cnt[1]_i_1_n_0\
    );
\fill_cnt[2]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => \fill_cnt[4]_i_3__56_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(2),
      O => \fill_cnt[2]_i_1__56_n_0\
    );
\fill_cnt[3]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => \fill_cnt[4]_i_3__56_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(3),
      O => \fill_cnt[3]_i_1__56_n_0\
    );
\fill_cnt[4]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B040B"
    )
        port map (
      I0 => empty_reg_0,
      I1 => \fill_cnt_reg[0]_0\,
      I2 => \^empty_main\,
      I3 => push_req_n0226_out,
      I4 => empty0,
      O => \fill_cnt[4]_i_1__56_n_0\
    );
\fill_cnt[4]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fill_cnt_reg(1),
      I1 => \fill_cnt[4]_i_3__56_n_0\,
      I2 => fill_cnt_reg(0),
      I3 => fill_cnt_reg(2),
      I4 => fill_cnt_reg(4),
      I5 => fill_cnt_reg(3),
      O => \fill_cnt[4]_i_2__56_n_0\
    );
\fill_cnt[4]_i_3__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => empty_reg_0,
      I1 => \fill_cnt_reg[0]_0\,
      I2 => \^empty_main\,
      I3 => push_req_n0226_out,
      O => \fill_cnt[4]_i_3__56_n_0\
    );
\fill_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => \fill_cnt[0]_i_1__56_n_0\,
      Q => fill_cnt_reg(0)
    );
\fill_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => \fill_cnt[1]_i_1_n_0\,
      Q => fill_cnt_reg(1)
    );
\fill_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => \fill_cnt[2]_i_1__56_n_0\,
      Q => fill_cnt_reg(2)
    );
\fill_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => \fill_cnt[3]_i_1__56_n_0\,
      Q => fill_cnt_reg(3)
    );
\fill_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \fill_cnt[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => \fill_cnt[4]_i_2__56_n_0\,
      Q => fill_cnt_reg(4)
    );
\genblk1[0].mem[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_31\
    );
\genblk1[0].mem_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[0].mem_reg[0]_228\(0),
      R => '0'
    );
\genblk1[0].mem_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[0].mem_reg[0]_228\(10),
      R => \genblk1[0].mem_reg[0][12]_0\
    );
\genblk1[0].mem_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[0].mem_reg[0]_228\(11),
      R => \genblk1[0].mem_reg[0][12]_0\
    );
\genblk1[0].mem_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[0].mem_reg[0]_228\(12),
      R => \genblk1[0].mem_reg[0][12]_0\
    );
\genblk1[0].mem_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[0].mem_reg[0]_228\(1),
      R => '0'
    );
\genblk1[0].mem_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[0].mem_reg[0]_228\(2),
      R => '0'
    );
\genblk1[0].mem_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[0].mem_reg[0]_228\(3),
      R => '0'
    );
\genblk1[0].mem_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[0].mem_reg[0]_228\(4),
      R => '0'
    );
\genblk1[0].mem_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[0].mem_reg[0]_228\(5),
      R => '0'
    );
\genblk1[0].mem_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[0].mem_reg[0]_228\(6),
      R => '0'
    );
\genblk1[0].mem_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[0].mem_reg[0]_228\(7),
      R => '0'
    );
\genblk1[0].mem_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[0].mem_reg[0]_228\(8),
      R => \genblk1[0].mem_reg[0][12]_0\
    );
\genblk1[0].mem_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_31\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[0].mem_reg[0]_228\(9),
      R => \genblk1[0].mem_reg[0][12]_0\
    );
\genblk1[10].mem[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_21\
    );
\genblk1[10].mem_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[10].mem_reg[10]_238\(0),
      R => '0'
    );
\genblk1[10].mem_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[10].mem_reg[10]_238\(10),
      R => \genblk1[10].mem_reg[10][12]_0\
    );
\genblk1[10].mem_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[10].mem_reg[10]_238\(11),
      R => \genblk1[10].mem_reg[10][12]_0\
    );
\genblk1[10].mem_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[10].mem_reg[10]_238\(12),
      R => \genblk1[10].mem_reg[10][12]_0\
    );
\genblk1[10].mem_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[10].mem_reg[10]_238\(1),
      R => '0'
    );
\genblk1[10].mem_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[10].mem_reg[10]_238\(2),
      R => '0'
    );
\genblk1[10].mem_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[10].mem_reg[10]_238\(3),
      R => '0'
    );
\genblk1[10].mem_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[10].mem_reg[10]_238\(4),
      R => '0'
    );
\genblk1[10].mem_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[10].mem_reg[10]_238\(5),
      R => '0'
    );
\genblk1[10].mem_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[10].mem_reg[10]_238\(6),
      R => '0'
    );
\genblk1[10].mem_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[10].mem_reg[10]_238\(7),
      R => '0'
    );
\genblk1[10].mem_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[10].mem_reg[10]_238\(8),
      R => \genblk1[10].mem_reg[10][12]_0\
    );
\genblk1[10].mem_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_21\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[10].mem_reg[10]_238\(9),
      R => \genblk1[10].mem_reg[10][12]_0\
    );
\genblk1[11].mem[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_20\
    );
\genblk1[11].mem_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[11].mem_reg[11]_239\(0),
      R => '0'
    );
\genblk1[11].mem_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[11].mem_reg[11]_239\(10),
      R => \genblk1[11].mem_reg[11][12]_0\
    );
\genblk1[11].mem_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[11].mem_reg[11]_239\(11),
      R => \genblk1[11].mem_reg[11][12]_0\
    );
\genblk1[11].mem_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[11].mem_reg[11]_239\(12),
      R => \genblk1[11].mem_reg[11][12]_0\
    );
\genblk1[11].mem_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[11].mem_reg[11]_239\(1),
      R => '0'
    );
\genblk1[11].mem_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[11].mem_reg[11]_239\(2),
      R => '0'
    );
\genblk1[11].mem_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[11].mem_reg[11]_239\(3),
      R => '0'
    );
\genblk1[11].mem_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[11].mem_reg[11]_239\(4),
      R => '0'
    );
\genblk1[11].mem_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[11].mem_reg[11]_239\(5),
      R => '0'
    );
\genblk1[11].mem_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[11].mem_reg[11]_239\(6),
      R => '0'
    );
\genblk1[11].mem_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[11].mem_reg[11]_239\(7),
      R => '0'
    );
\genblk1[11].mem_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[11].mem_reg[11]_239\(8),
      R => \genblk1[11].mem_reg[11][12]_0\
    );
\genblk1[11].mem_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_20\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[11].mem_reg[11]_239\(9),
      R => \genblk1[11].mem_reg[11][12]_0\
    );
\genblk1[12].mem[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_19\
    );
\genblk1[12].mem_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[12].mem_reg[12]_240\(0),
      R => '0'
    );
\genblk1[12].mem_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[12].mem_reg[12]_240\(10),
      R => \genblk1[12].mem_reg[12][12]_0\
    );
\genblk1[12].mem_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[12].mem_reg[12]_240\(11),
      R => \genblk1[12].mem_reg[12][12]_0\
    );
\genblk1[12].mem_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[12].mem_reg[12]_240\(12),
      R => \genblk1[12].mem_reg[12][12]_0\
    );
\genblk1[12].mem_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[12].mem_reg[12]_240\(1),
      R => '0'
    );
\genblk1[12].mem_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[12].mem_reg[12]_240\(2),
      R => '0'
    );
\genblk1[12].mem_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[12].mem_reg[12]_240\(3),
      R => '0'
    );
\genblk1[12].mem_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[12].mem_reg[12]_240\(4),
      R => '0'
    );
\genblk1[12].mem_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[12].mem_reg[12]_240\(5),
      R => '0'
    );
\genblk1[12].mem_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[12].mem_reg[12]_240\(6),
      R => '0'
    );
\genblk1[12].mem_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[12].mem_reg[12]_240\(7),
      R => '0'
    );
\genblk1[12].mem_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[12].mem_reg[12]_240\(8),
      R => \genblk1[12].mem_reg[12][12]_0\
    );
\genblk1[12].mem_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_19\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[12].mem_reg[12]_240\(9),
      R => \genblk1[12].mem_reg[12][12]_0\
    );
\genblk1[13].mem[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_18\
    );
\genblk1[13].mem_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[13].mem_reg[13]_241\(0),
      R => '0'
    );
\genblk1[13].mem_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[13].mem_reg[13]_241\(10),
      R => \genblk1[13].mem_reg[13][12]_0\
    );
\genblk1[13].mem_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[13].mem_reg[13]_241\(11),
      R => \genblk1[13].mem_reg[13][12]_0\
    );
\genblk1[13].mem_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[13].mem_reg[13]_241\(12),
      R => \genblk1[13].mem_reg[13][12]_0\
    );
\genblk1[13].mem_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[13].mem_reg[13]_241\(1),
      R => '0'
    );
\genblk1[13].mem_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[13].mem_reg[13]_241\(2),
      R => '0'
    );
\genblk1[13].mem_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[13].mem_reg[13]_241\(3),
      R => '0'
    );
\genblk1[13].mem_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[13].mem_reg[13]_241\(4),
      R => '0'
    );
\genblk1[13].mem_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[13].mem_reg[13]_241\(5),
      R => '0'
    );
\genblk1[13].mem_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[13].mem_reg[13]_241\(6),
      R => '0'
    );
\genblk1[13].mem_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[13].mem_reg[13]_241\(7),
      R => '0'
    );
\genblk1[13].mem_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[13].mem_reg[13]_241\(8),
      R => \genblk1[13].mem_reg[13][12]_0\
    );
\genblk1[13].mem_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_18\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[13].mem_reg[13]_241\(9),
      R => \genblk1[13].mem_reg[13][12]_0\
    );
\genblk1[14].mem[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_17\
    );
\genblk1[14].mem_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[14].mem_reg[14]_242\(0),
      R => '0'
    );
\genblk1[14].mem_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[14].mem_reg[14]_242\(10),
      R => \genblk1[14].mem_reg[14][12]_0\
    );
\genblk1[14].mem_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[14].mem_reg[14]_242\(11),
      R => \genblk1[14].mem_reg[14][12]_0\
    );
\genblk1[14].mem_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[14].mem_reg[14]_242\(12),
      R => \genblk1[14].mem_reg[14][12]_0\
    );
\genblk1[14].mem_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[14].mem_reg[14]_242\(1),
      R => '0'
    );
\genblk1[14].mem_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[14].mem_reg[14]_242\(2),
      R => '0'
    );
\genblk1[14].mem_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[14].mem_reg[14]_242\(3),
      R => '0'
    );
\genblk1[14].mem_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[14].mem_reg[14]_242\(4),
      R => '0'
    );
\genblk1[14].mem_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[14].mem_reg[14]_242\(5),
      R => '0'
    );
\genblk1[14].mem_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[14].mem_reg[14]_242\(6),
      R => '0'
    );
\genblk1[14].mem_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[14].mem_reg[14]_242\(7),
      R => '0'
    );
\genblk1[14].mem_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[14].mem_reg[14]_242\(8),
      R => \genblk1[14].mem_reg[14][12]_0\
    );
\genblk1[14].mem_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_17\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[14].mem_reg[14]_242\(9),
      R => \genblk1[14].mem_reg[14][12]_0\
    );
\genblk1[15].mem[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_16\
    );
\genblk1[15].mem_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[15].mem_reg[15]_243\(0),
      R => '0'
    );
\genblk1[15].mem_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[15].mem_reg[15]_243\(10),
      R => \genblk1[15].mem_reg[15][12]_0\
    );
\genblk1[15].mem_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[15].mem_reg[15]_243\(11),
      R => \genblk1[15].mem_reg[15][12]_0\
    );
\genblk1[15].mem_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[15].mem_reg[15]_243\(12),
      R => \genblk1[15].mem_reg[15][12]_0\
    );
\genblk1[15].mem_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[15].mem_reg[15]_243\(1),
      R => '0'
    );
\genblk1[15].mem_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[15].mem_reg[15]_243\(2),
      R => '0'
    );
\genblk1[15].mem_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[15].mem_reg[15]_243\(3),
      R => '0'
    );
\genblk1[15].mem_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[15].mem_reg[15]_243\(4),
      R => '0'
    );
\genblk1[15].mem_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[15].mem_reg[15]_243\(5),
      R => '0'
    );
\genblk1[15].mem_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[15].mem_reg[15]_243\(6),
      R => '0'
    );
\genblk1[15].mem_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[15].mem_reg[15]_243\(7),
      R => '0'
    );
\genblk1[15].mem_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[15].mem_reg[15]_243\(8),
      R => \genblk1[15].mem_reg[15][12]_0\
    );
\genblk1[15].mem_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_16\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[15].mem_reg[15]_243\(9),
      R => \genblk1[15].mem_reg[15][12]_0\
    );
\genblk1[16].mem[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_15\
    );
\genblk1[16].mem_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[16].mem_reg[16]_244\(0),
      R => '0'
    );
\genblk1[16].mem_reg[16][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[16].mem_reg[16]_244\(10),
      R => \genblk1[16].mem_reg[16][12]_0\
    );
\genblk1[16].mem_reg[16][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[16].mem_reg[16]_244\(11),
      R => \genblk1[16].mem_reg[16][12]_0\
    );
\genblk1[16].mem_reg[16][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[16].mem_reg[16]_244\(12),
      R => \genblk1[16].mem_reg[16][12]_0\
    );
\genblk1[16].mem_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[16].mem_reg[16]_244\(1),
      R => '0'
    );
\genblk1[16].mem_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[16].mem_reg[16]_244\(2),
      R => '0'
    );
\genblk1[16].mem_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[16].mem_reg[16]_244\(3),
      R => '0'
    );
\genblk1[16].mem_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[16].mem_reg[16]_244\(4),
      R => '0'
    );
\genblk1[16].mem_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[16].mem_reg[16]_244\(5),
      R => '0'
    );
\genblk1[16].mem_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[16].mem_reg[16]_244\(6),
      R => '0'
    );
\genblk1[16].mem_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[16].mem_reg[16]_244\(7),
      R => '0'
    );
\genblk1[16].mem_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[16].mem_reg[16]_244\(8),
      R => \genblk1[16].mem_reg[16][12]_0\
    );
\genblk1[16].mem_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_15\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[16].mem_reg[16]_244\(9),
      R => \genblk1[16].mem_reg[16][12]_0\
    );
\genblk1[17].mem[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_14\
    );
\genblk1[17].mem_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[17].mem_reg[17]_245\(0),
      R => '0'
    );
\genblk1[17].mem_reg[17][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[17].mem_reg[17]_245\(10),
      R => \genblk1[17].mem_reg[17][12]_0\
    );
\genblk1[17].mem_reg[17][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[17].mem_reg[17]_245\(11),
      R => \genblk1[17].mem_reg[17][12]_0\
    );
\genblk1[17].mem_reg[17][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[17].mem_reg[17]_245\(12),
      R => \genblk1[17].mem_reg[17][12]_0\
    );
\genblk1[17].mem_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[17].mem_reg[17]_245\(1),
      R => '0'
    );
\genblk1[17].mem_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[17].mem_reg[17]_245\(2),
      R => '0'
    );
\genblk1[17].mem_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[17].mem_reg[17]_245\(3),
      R => '0'
    );
\genblk1[17].mem_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[17].mem_reg[17]_245\(4),
      R => '0'
    );
\genblk1[17].mem_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[17].mem_reg[17]_245\(5),
      R => '0'
    );
\genblk1[17].mem_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[17].mem_reg[17]_245\(6),
      R => '0'
    );
\genblk1[17].mem_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[17].mem_reg[17]_245\(7),
      R => '0'
    );
\genblk1[17].mem_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[17].mem_reg[17]_245\(8),
      R => \genblk1[17].mem_reg[17][12]_0\
    );
\genblk1[17].mem_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_14\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[17].mem_reg[17]_245\(9),
      R => \genblk1[17].mem_reg[17][12]_0\
    );
\genblk1[18].mem[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_13\
    );
\genblk1[18].mem_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[18].mem_reg[18]_246\(0),
      R => '0'
    );
\genblk1[18].mem_reg[18][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[18].mem_reg[18]_246\(10),
      R => \genblk1[18].mem_reg[18][12]_0\
    );
\genblk1[18].mem_reg[18][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[18].mem_reg[18]_246\(11),
      R => \genblk1[18].mem_reg[18][12]_0\
    );
\genblk1[18].mem_reg[18][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[18].mem_reg[18]_246\(12),
      R => \genblk1[18].mem_reg[18][12]_0\
    );
\genblk1[18].mem_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[18].mem_reg[18]_246\(1),
      R => '0'
    );
\genblk1[18].mem_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[18].mem_reg[18]_246\(2),
      R => '0'
    );
\genblk1[18].mem_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[18].mem_reg[18]_246\(3),
      R => '0'
    );
\genblk1[18].mem_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[18].mem_reg[18]_246\(4),
      R => '0'
    );
\genblk1[18].mem_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[18].mem_reg[18]_246\(5),
      R => '0'
    );
\genblk1[18].mem_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[18].mem_reg[18]_246\(6),
      R => '0'
    );
\genblk1[18].mem_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[18].mem_reg[18]_246\(7),
      R => '0'
    );
\genblk1[18].mem_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[18].mem_reg[18]_246\(8),
      R => \genblk1[18].mem_reg[18][12]_0\
    );
\genblk1[18].mem_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_13\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[18].mem_reg[18]_246\(9),
      R => \genblk1[18].mem_reg[18][12]_0\
    );
\genblk1[19].mem[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_12\
    );
\genblk1[19].mem_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[19].mem_reg[19]_247\(0),
      R => '0'
    );
\genblk1[19].mem_reg[19][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[19].mem_reg[19]_247\(10),
      R => \genblk1[19].mem_reg[19][12]_0\
    );
\genblk1[19].mem_reg[19][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[19].mem_reg[19]_247\(11),
      R => \genblk1[19].mem_reg[19][12]_0\
    );
\genblk1[19].mem_reg[19][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[19].mem_reg[19]_247\(12),
      R => \genblk1[19].mem_reg[19][12]_0\
    );
\genblk1[19].mem_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[19].mem_reg[19]_247\(1),
      R => '0'
    );
\genblk1[19].mem_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[19].mem_reg[19]_247\(2),
      R => '0'
    );
\genblk1[19].mem_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[19].mem_reg[19]_247\(3),
      R => '0'
    );
\genblk1[19].mem_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[19].mem_reg[19]_247\(4),
      R => '0'
    );
\genblk1[19].mem_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[19].mem_reg[19]_247\(5),
      R => '0'
    );
\genblk1[19].mem_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[19].mem_reg[19]_247\(6),
      R => '0'
    );
\genblk1[19].mem_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[19].mem_reg[19]_247\(7),
      R => '0'
    );
\genblk1[19].mem_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[19].mem_reg[19]_247\(8),
      R => \genblk1[19].mem_reg[19][12]_0\
    );
\genblk1[19].mem_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_12\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[19].mem_reg[19]_247\(9),
      R => \genblk1[19].mem_reg[19][12]_0\
    );
\genblk1[1].mem[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_30\
    );
\genblk1[1].mem_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[1].mem_reg[1]_229\(0),
      R => '0'
    );
\genblk1[1].mem_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[1].mem_reg[1]_229\(10),
      R => \genblk1[1].mem_reg[1][12]_0\
    );
\genblk1[1].mem_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[1].mem_reg[1]_229\(11),
      R => \genblk1[1].mem_reg[1][12]_0\
    );
\genblk1[1].mem_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[1].mem_reg[1]_229\(12),
      R => \genblk1[1].mem_reg[1][12]_0\
    );
\genblk1[1].mem_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[1].mem_reg[1]_229\(1),
      R => '0'
    );
\genblk1[1].mem_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[1].mem_reg[1]_229\(2),
      R => '0'
    );
\genblk1[1].mem_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[1].mem_reg[1]_229\(3),
      R => '0'
    );
\genblk1[1].mem_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[1].mem_reg[1]_229\(4),
      R => '0'
    );
\genblk1[1].mem_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[1].mem_reg[1]_229\(5),
      R => '0'
    );
\genblk1[1].mem_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[1].mem_reg[1]_229\(6),
      R => '0'
    );
\genblk1[1].mem_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[1].mem_reg[1]_229\(7),
      R => '0'
    );
\genblk1[1].mem_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[1].mem_reg[1]_229\(8),
      R => \genblk1[1].mem_reg[1][12]_0\
    );
\genblk1[1].mem_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_30\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[1].mem_reg[1]_229\(9),
      R => \genblk1[1].mem_reg[1][12]_0\
    );
\genblk1[20].mem[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_11\
    );
\genblk1[20].mem_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[20].mem_reg[20]_248\(0),
      R => '0'
    );
\genblk1[20].mem_reg[20][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[20].mem_reg[20]_248\(10),
      R => \genblk1[20].mem_reg[20][12]_0\
    );
\genblk1[20].mem_reg[20][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[20].mem_reg[20]_248\(11),
      R => \genblk1[20].mem_reg[20][12]_0\
    );
\genblk1[20].mem_reg[20][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[20].mem_reg[20]_248\(12),
      R => \genblk1[20].mem_reg[20][12]_0\
    );
\genblk1[20].mem_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[20].mem_reg[20]_248\(1),
      R => '0'
    );
\genblk1[20].mem_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[20].mem_reg[20]_248\(2),
      R => '0'
    );
\genblk1[20].mem_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[20].mem_reg[20]_248\(3),
      R => '0'
    );
\genblk1[20].mem_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[20].mem_reg[20]_248\(4),
      R => '0'
    );
\genblk1[20].mem_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[20].mem_reg[20]_248\(5),
      R => '0'
    );
\genblk1[20].mem_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[20].mem_reg[20]_248\(6),
      R => '0'
    );
\genblk1[20].mem_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[20].mem_reg[20]_248\(7),
      R => '0'
    );
\genblk1[20].mem_reg[20][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[20].mem_reg[20]_248\(8),
      R => \genblk1[20].mem_reg[20][12]_0\
    );
\genblk1[20].mem_reg[20][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_11\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[20].mem_reg[20]_248\(9),
      R => \genblk1[20].mem_reg[20][12]_0\
    );
\genblk1[21].mem[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_10\
    );
\genblk1[21].mem_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[21].mem_reg[21]_249\(0),
      R => '0'
    );
\genblk1[21].mem_reg[21][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[21].mem_reg[21]_249\(10),
      R => \genblk1[21].mem_reg[21][12]_0\
    );
\genblk1[21].mem_reg[21][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[21].mem_reg[21]_249\(11),
      R => \genblk1[21].mem_reg[21][12]_0\
    );
\genblk1[21].mem_reg[21][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[21].mem_reg[21]_249\(12),
      R => \genblk1[21].mem_reg[21][12]_0\
    );
\genblk1[21].mem_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[21].mem_reg[21]_249\(1),
      R => '0'
    );
\genblk1[21].mem_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[21].mem_reg[21]_249\(2),
      R => '0'
    );
\genblk1[21].mem_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[21].mem_reg[21]_249\(3),
      R => '0'
    );
\genblk1[21].mem_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[21].mem_reg[21]_249\(4),
      R => '0'
    );
\genblk1[21].mem_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[21].mem_reg[21]_249\(5),
      R => '0'
    );
\genblk1[21].mem_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[21].mem_reg[21]_249\(6),
      R => '0'
    );
\genblk1[21].mem_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[21].mem_reg[21]_249\(7),
      R => '0'
    );
\genblk1[21].mem_reg[21][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[21].mem_reg[21]_249\(8),
      R => \genblk1[21].mem_reg[21][12]_0\
    );
\genblk1[21].mem_reg[21][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_10\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[21].mem_reg[21]_249\(9),
      R => \genblk1[21].mem_reg[21][12]_0\
    );
\genblk1[22].mem[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_9\
    );
\genblk1[22].mem_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[22].mem_reg[22]_250\(0),
      R => '0'
    );
\genblk1[22].mem_reg[22][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[22].mem_reg[22]_250\(10),
      R => \genblk1[22].mem_reg[22][12]_0\
    );
\genblk1[22].mem_reg[22][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[22].mem_reg[22]_250\(11),
      R => \genblk1[22].mem_reg[22][12]_0\
    );
\genblk1[22].mem_reg[22][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[22].mem_reg[22]_250\(12),
      R => \genblk1[22].mem_reg[22][12]_0\
    );
\genblk1[22].mem_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[22].mem_reg[22]_250\(1),
      R => '0'
    );
\genblk1[22].mem_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[22].mem_reg[22]_250\(2),
      R => '0'
    );
\genblk1[22].mem_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[22].mem_reg[22]_250\(3),
      R => '0'
    );
\genblk1[22].mem_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[22].mem_reg[22]_250\(4),
      R => '0'
    );
\genblk1[22].mem_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[22].mem_reg[22]_250\(5),
      R => '0'
    );
\genblk1[22].mem_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[22].mem_reg[22]_250\(6),
      R => '0'
    );
\genblk1[22].mem_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[22].mem_reg[22]_250\(7),
      R => '0'
    );
\genblk1[22].mem_reg[22][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[22].mem_reg[22]_250\(8),
      R => \genblk1[22].mem_reg[22][12]_0\
    );
\genblk1[22].mem_reg[22][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_9\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[22].mem_reg[22]_250\(9),
      R => \genblk1[22].mem_reg[22][12]_0\
    );
\genblk1[23].mem[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_8\
    );
\genblk1[23].mem_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[23].mem_reg[23]_251\(0),
      R => '0'
    );
\genblk1[23].mem_reg[23][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[23].mem_reg[23]_251\(10),
      R => \genblk1[23].mem_reg[23][12]_0\
    );
\genblk1[23].mem_reg[23][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[23].mem_reg[23]_251\(11),
      R => \genblk1[23].mem_reg[23][12]_0\
    );
\genblk1[23].mem_reg[23][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[23].mem_reg[23]_251\(12),
      R => \genblk1[23].mem_reg[23][12]_0\
    );
\genblk1[23].mem_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[23].mem_reg[23]_251\(1),
      R => '0'
    );
\genblk1[23].mem_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[23].mem_reg[23]_251\(2),
      R => '0'
    );
\genblk1[23].mem_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[23].mem_reg[23]_251\(3),
      R => '0'
    );
\genblk1[23].mem_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[23].mem_reg[23]_251\(4),
      R => '0'
    );
\genblk1[23].mem_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[23].mem_reg[23]_251\(5),
      R => '0'
    );
\genblk1[23].mem_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[23].mem_reg[23]_251\(6),
      R => '0'
    );
\genblk1[23].mem_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[23].mem_reg[23]_251\(7),
      R => '0'
    );
\genblk1[23].mem_reg[23][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[23].mem_reg[23]_251\(8),
      R => \genblk1[23].mem_reg[23][12]_0\
    );
\genblk1[23].mem_reg[23][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_8\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[23].mem_reg[23]_251\(9),
      R => \genblk1[23].mem_reg[23][12]_0\
    );
\genblk1[24].mem[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_7\
    );
\genblk1[24].mem_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[24].mem_reg[24]_252\(0),
      R => '0'
    );
\genblk1[24].mem_reg[24][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[24].mem_reg[24]_252\(10),
      R => \genblk1[24].mem_reg[24][12]_0\
    );
\genblk1[24].mem_reg[24][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[24].mem_reg[24]_252\(11),
      R => \genblk1[24].mem_reg[24][12]_0\
    );
\genblk1[24].mem_reg[24][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[24].mem_reg[24]_252\(12),
      R => \genblk1[24].mem_reg[24][12]_0\
    );
\genblk1[24].mem_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[24].mem_reg[24]_252\(1),
      R => '0'
    );
\genblk1[24].mem_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[24].mem_reg[24]_252\(2),
      R => '0'
    );
\genblk1[24].mem_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[24].mem_reg[24]_252\(3),
      R => '0'
    );
\genblk1[24].mem_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[24].mem_reg[24]_252\(4),
      R => '0'
    );
\genblk1[24].mem_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[24].mem_reg[24]_252\(5),
      R => '0'
    );
\genblk1[24].mem_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[24].mem_reg[24]_252\(6),
      R => '0'
    );
\genblk1[24].mem_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[24].mem_reg[24]_252\(7),
      R => '0'
    );
\genblk1[24].mem_reg[24][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[24].mem_reg[24]_252\(8),
      R => \genblk1[24].mem_reg[24][12]_0\
    );
\genblk1[24].mem_reg[24][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_7\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[24].mem_reg[24]_252\(9),
      R => \genblk1[24].mem_reg[24][12]_0\
    );
\genblk1[25].mem[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_6\
    );
\genblk1[25].mem_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[25].mem_reg[25]_253\(0),
      R => '0'
    );
\genblk1[25].mem_reg[25][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[25].mem_reg[25]_253\(10),
      R => \genblk1[25].mem_reg[25][12]_0\
    );
\genblk1[25].mem_reg[25][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[25].mem_reg[25]_253\(11),
      R => \genblk1[25].mem_reg[25][12]_0\
    );
\genblk1[25].mem_reg[25][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[25].mem_reg[25]_253\(12),
      R => \genblk1[25].mem_reg[25][12]_0\
    );
\genblk1[25].mem_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[25].mem_reg[25]_253\(1),
      R => '0'
    );
\genblk1[25].mem_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[25].mem_reg[25]_253\(2),
      R => '0'
    );
\genblk1[25].mem_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[25].mem_reg[25]_253\(3),
      R => '0'
    );
\genblk1[25].mem_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[25].mem_reg[25]_253\(4),
      R => '0'
    );
\genblk1[25].mem_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[25].mem_reg[25]_253\(5),
      R => '0'
    );
\genblk1[25].mem_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[25].mem_reg[25]_253\(6),
      R => '0'
    );
\genblk1[25].mem_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[25].mem_reg[25]_253\(7),
      R => '0'
    );
\genblk1[25].mem_reg[25][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[25].mem_reg[25]_253\(8),
      R => \genblk1[25].mem_reg[25][12]_0\
    );
\genblk1[25].mem_reg[25][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_6\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[25].mem_reg[25]_253\(9),
      R => \genblk1[25].mem_reg[25][12]_0\
    );
\genblk1[26].mem[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_5\
    );
\genblk1[26].mem_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[26].mem_reg[26]_254\(0),
      R => '0'
    );
\genblk1[26].mem_reg[26][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[26].mem_reg[26]_254\(10),
      R => \genblk1[26].mem_reg[26][12]_0\
    );
\genblk1[26].mem_reg[26][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[26].mem_reg[26]_254\(11),
      R => \genblk1[26].mem_reg[26][12]_0\
    );
\genblk1[26].mem_reg[26][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[26].mem_reg[26]_254\(12),
      R => \genblk1[26].mem_reg[26][12]_0\
    );
\genblk1[26].mem_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[26].mem_reg[26]_254\(1),
      R => '0'
    );
\genblk1[26].mem_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[26].mem_reg[26]_254\(2),
      R => '0'
    );
\genblk1[26].mem_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[26].mem_reg[26]_254\(3),
      R => '0'
    );
\genblk1[26].mem_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[26].mem_reg[26]_254\(4),
      R => '0'
    );
\genblk1[26].mem_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[26].mem_reg[26]_254\(5),
      R => '0'
    );
\genblk1[26].mem_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[26].mem_reg[26]_254\(6),
      R => '0'
    );
\genblk1[26].mem_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[26].mem_reg[26]_254\(7),
      R => '0'
    );
\genblk1[26].mem_reg[26][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[26].mem_reg[26]_254\(8),
      R => \genblk1[26].mem_reg[26][12]_0\
    );
\genblk1[26].mem_reg[26][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_5\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[26].mem_reg[26]_254\(9),
      R => \genblk1[26].mem_reg[26][12]_0\
    );
\genblk1[27].mem[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_4\
    );
\genblk1[27].mem_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[27].mem_reg[27]_255\(0),
      R => '0'
    );
\genblk1[27].mem_reg[27][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[27].mem_reg[27]_255\(10),
      R => \genblk1[27].mem_reg[27][12]_0\
    );
\genblk1[27].mem_reg[27][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[27].mem_reg[27]_255\(11),
      R => \genblk1[27].mem_reg[27][12]_0\
    );
\genblk1[27].mem_reg[27][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[27].mem_reg[27]_255\(12),
      R => \genblk1[27].mem_reg[27][12]_0\
    );
\genblk1[27].mem_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[27].mem_reg[27]_255\(1),
      R => '0'
    );
\genblk1[27].mem_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[27].mem_reg[27]_255\(2),
      R => '0'
    );
\genblk1[27].mem_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[27].mem_reg[27]_255\(3),
      R => '0'
    );
\genblk1[27].mem_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[27].mem_reg[27]_255\(4),
      R => '0'
    );
\genblk1[27].mem_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[27].mem_reg[27]_255\(5),
      R => '0'
    );
\genblk1[27].mem_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[27].mem_reg[27]_255\(6),
      R => '0'
    );
\genblk1[27].mem_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[27].mem_reg[27]_255\(7),
      R => '0'
    );
\genblk1[27].mem_reg[27][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[27].mem_reg[27]_255\(8),
      R => \genblk1[27].mem_reg[27][12]_0\
    );
\genblk1[27].mem_reg[27][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_4\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[27].mem_reg[27]_255\(9),
      R => \genblk1[27].mem_reg[27][12]_0\
    );
\genblk1[28].mem[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_3\
    );
\genblk1[28].mem_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[28].mem_reg[28]_256\(0),
      R => '0'
    );
\genblk1[28].mem_reg[28][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[28].mem_reg[28]_256\(10),
      R => \genblk1[28].mem_reg[28][12]_0\
    );
\genblk1[28].mem_reg[28][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[28].mem_reg[28]_256\(11),
      R => \genblk1[28].mem_reg[28][12]_0\
    );
\genblk1[28].mem_reg[28][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[28].mem_reg[28]_256\(12),
      R => \genblk1[28].mem_reg[28][12]_0\
    );
\genblk1[28].mem_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[28].mem_reg[28]_256\(1),
      R => '0'
    );
\genblk1[28].mem_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[28].mem_reg[28]_256\(2),
      R => '0'
    );
\genblk1[28].mem_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[28].mem_reg[28]_256\(3),
      R => '0'
    );
\genblk1[28].mem_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[28].mem_reg[28]_256\(4),
      R => '0'
    );
\genblk1[28].mem_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[28].mem_reg[28]_256\(5),
      R => '0'
    );
\genblk1[28].mem_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[28].mem_reg[28]_256\(6),
      R => '0'
    );
\genblk1[28].mem_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[28].mem_reg[28]_256\(7),
      R => '0'
    );
\genblk1[28].mem_reg[28][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[28].mem_reg[28]_256\(8),
      R => \genblk1[28].mem_reg[28][12]_0\
    );
\genblk1[28].mem_reg[28][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_3\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[28].mem_reg[28]_256\(9),
      R => \genblk1[28].mem_reg[28][12]_0\
    );
\genblk1[29].mem[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_2\
    );
\genblk1[29].mem_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[29].mem_reg[29]_257\(0),
      R => '0'
    );
\genblk1[29].mem_reg[29][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[29].mem_reg[29]_257\(10),
      R => \genblk1[29].mem_reg[29][12]_0\
    );
\genblk1[29].mem_reg[29][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[29].mem_reg[29]_257\(11),
      R => \genblk1[29].mem_reg[29][12]_0\
    );
\genblk1[29].mem_reg[29][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[29].mem_reg[29]_257\(12),
      R => \genblk1[29].mem_reg[29][12]_0\
    );
\genblk1[29].mem_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[29].mem_reg[29]_257\(1),
      R => '0'
    );
\genblk1[29].mem_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[29].mem_reg[29]_257\(2),
      R => '0'
    );
\genblk1[29].mem_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[29].mem_reg[29]_257\(3),
      R => '0'
    );
\genblk1[29].mem_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[29].mem_reg[29]_257\(4),
      R => '0'
    );
\genblk1[29].mem_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[29].mem_reg[29]_257\(5),
      R => '0'
    );
\genblk1[29].mem_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[29].mem_reg[29]_257\(6),
      R => '0'
    );
\genblk1[29].mem_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[29].mem_reg[29]_257\(7),
      R => '0'
    );
\genblk1[29].mem_reg[29][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[29].mem_reg[29]_257\(8),
      R => \genblk1[29].mem_reg[29][12]_0\
    );
\genblk1[29].mem_reg[29][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_2\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[29].mem_reg[29]_257\(9),
      R => \genblk1[29].mem_reg[29][12]_0\
    );
\genblk1[2].mem[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_29\
    );
\genblk1[2].mem_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[2].mem_reg[2]_230\(0),
      R => '0'
    );
\genblk1[2].mem_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[2].mem_reg[2]_230\(10),
      R => \genblk1[2].mem_reg[2][12]_0\
    );
\genblk1[2].mem_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[2].mem_reg[2]_230\(11),
      R => \genblk1[2].mem_reg[2][12]_0\
    );
\genblk1[2].mem_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[2].mem_reg[2]_230\(12),
      R => \genblk1[2].mem_reg[2][12]_0\
    );
\genblk1[2].mem_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[2].mem_reg[2]_230\(1),
      R => '0'
    );
\genblk1[2].mem_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[2].mem_reg[2]_230\(2),
      R => '0'
    );
\genblk1[2].mem_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[2].mem_reg[2]_230\(3),
      R => '0'
    );
\genblk1[2].mem_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[2].mem_reg[2]_230\(4),
      R => '0'
    );
\genblk1[2].mem_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[2].mem_reg[2]_230\(5),
      R => '0'
    );
\genblk1[2].mem_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[2].mem_reg[2]_230\(6),
      R => '0'
    );
\genblk1[2].mem_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[2].mem_reg[2]_230\(7),
      R => '0'
    );
\genblk1[2].mem_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[2].mem_reg[2]_230\(8),
      R => \genblk1[2].mem_reg[2][12]_0\
    );
\genblk1[2].mem_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_29\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[2].mem_reg[2]_230\(9),
      R => \genblk1[2].mem_reg[2][12]_0\
    );
\genblk1[30].mem[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_1\
    );
\genblk1[30].mem_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[30].mem_reg[30]_258\(0),
      R => '0'
    );
\genblk1[30].mem_reg[30][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[30].mem_reg[30]_258\(10),
      R => \genblk1[30].mem_reg[30][12]_0\
    );
\genblk1[30].mem_reg[30][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[30].mem_reg[30]_258\(11),
      R => \genblk1[30].mem_reg[30][12]_0\
    );
\genblk1[30].mem_reg[30][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[30].mem_reg[30]_258\(12),
      R => \genblk1[30].mem_reg[30][12]_0\
    );
\genblk1[30].mem_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[30].mem_reg[30]_258\(1),
      R => '0'
    );
\genblk1[30].mem_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[30].mem_reg[30]_258\(2),
      R => '0'
    );
\genblk1[30].mem_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[30].mem_reg[30]_258\(3),
      R => '0'
    );
\genblk1[30].mem_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[30].mem_reg[30]_258\(4),
      R => '0'
    );
\genblk1[30].mem_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[30].mem_reg[30]_258\(5),
      R => '0'
    );
\genblk1[30].mem_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[30].mem_reg[30]_258\(6),
      R => '0'
    );
\genblk1[30].mem_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[30].mem_reg[30]_258\(7),
      R => '0'
    );
\genblk1[30].mem_reg[30][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[30].mem_reg[30]_258\(8),
      R => \genblk1[30].mem_reg[30][12]_0\
    );
\genblk1[30].mem_reg[30][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_1\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[30].mem_reg[30]_258\(9),
      R => \genblk1[30].mem_reg[30][12]_0\
    );
\genblk1[31].mem[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_0\
    );
\genblk1[31].mem_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[31].mem_reg[31]_259\(0),
      R => '0'
    );
\genblk1[31].mem_reg[31][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[31].mem_reg[31]_259\(10),
      R => \genblk1[31].mem_reg[31][12]_0\
    );
\genblk1[31].mem_reg[31][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[31].mem_reg[31]_259\(11),
      R => \genblk1[31].mem_reg[31][12]_0\
    );
\genblk1[31].mem_reg[31][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[31].mem_reg[31]_259\(12),
      R => \genblk1[31].mem_reg[31][12]_0\
    );
\genblk1[31].mem_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[31].mem_reg[31]_259\(1),
      R => '0'
    );
\genblk1[31].mem_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[31].mem_reg[31]_259\(2),
      R => '0'
    );
\genblk1[31].mem_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[31].mem_reg[31]_259\(3),
      R => '0'
    );
\genblk1[31].mem_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[31].mem_reg[31]_259\(4),
      R => '0'
    );
\genblk1[31].mem_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[31].mem_reg[31]_259\(5),
      R => '0'
    );
\genblk1[31].mem_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[31].mem_reg[31]_259\(6),
      R => '0'
    );
\genblk1[31].mem_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[31].mem_reg[31]_259\(7),
      R => '0'
    );
\genblk1[31].mem_reg[31][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[31].mem_reg[31]_259\(8),
      R => \genblk1[31].mem_reg[31][12]_0\
    );
\genblk1[31].mem_reg[31][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_0\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[31].mem_reg[31]_259\(9),
      R => \genblk1[31].mem_reg[31][12]_0\
    );
\genblk1[3].mem[3][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_28\
    );
\genblk1[3].mem_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[3].mem_reg[3]_231\(0),
      R => '0'
    );
\genblk1[3].mem_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[3].mem_reg[3]_231\(10),
      R => \genblk1[3].mem_reg[3][12]_0\
    );
\genblk1[3].mem_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[3].mem_reg[3]_231\(11),
      R => \genblk1[3].mem_reg[3][12]_0\
    );
\genblk1[3].mem_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[3].mem_reg[3]_231\(12),
      R => \genblk1[3].mem_reg[3][12]_0\
    );
\genblk1[3].mem_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[3].mem_reg[3]_231\(1),
      R => '0'
    );
\genblk1[3].mem_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[3].mem_reg[3]_231\(2),
      R => '0'
    );
\genblk1[3].mem_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[3].mem_reg[3]_231\(3),
      R => '0'
    );
\genblk1[3].mem_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[3].mem_reg[3]_231\(4),
      R => '0'
    );
\genblk1[3].mem_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[3].mem_reg[3]_231\(5),
      R => '0'
    );
\genblk1[3].mem_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[3].mem_reg[3]_231\(6),
      R => '0'
    );
\genblk1[3].mem_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[3].mem_reg[3]_231\(7),
      R => '0'
    );
\genblk1[3].mem_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[3].mem_reg[3]_231\(8),
      R => \genblk1[3].mem_reg[3][12]_0\
    );
\genblk1[3].mem_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_28\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[3].mem_reg[3]_231\(9),
      R => \genblk1[3].mem_reg[3][12]_0\
    );
\genblk1[4].mem[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_27\
    );
\genblk1[4].mem_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[4].mem_reg[4]_232\(0),
      R => '0'
    );
\genblk1[4].mem_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[4].mem_reg[4]_232\(10),
      R => \genblk1[4].mem_reg[4][12]_0\
    );
\genblk1[4].mem_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[4].mem_reg[4]_232\(11),
      R => \genblk1[4].mem_reg[4][12]_0\
    );
\genblk1[4].mem_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[4].mem_reg[4]_232\(12),
      R => \genblk1[4].mem_reg[4][12]_0\
    );
\genblk1[4].mem_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[4].mem_reg[4]_232\(1),
      R => '0'
    );
\genblk1[4].mem_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[4].mem_reg[4]_232\(2),
      R => '0'
    );
\genblk1[4].mem_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[4].mem_reg[4]_232\(3),
      R => '0'
    );
\genblk1[4].mem_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[4].mem_reg[4]_232\(4),
      R => '0'
    );
\genblk1[4].mem_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[4].mem_reg[4]_232\(5),
      R => '0'
    );
\genblk1[4].mem_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[4].mem_reg[4]_232\(6),
      R => '0'
    );
\genblk1[4].mem_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[4].mem_reg[4]_232\(7),
      R => '0'
    );
\genblk1[4].mem_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[4].mem_reg[4]_232\(8),
      R => \genblk1[4].mem_reg[4][12]_0\
    );
\genblk1[4].mem_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_27\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[4].mem_reg[4]_232\(9),
      R => \genblk1[4].mem_reg[4][12]_0\
    );
\genblk1[5].mem[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_26\
    );
\genblk1[5].mem_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[5].mem_reg[5]_233\(0),
      R => '0'
    );
\genblk1[5].mem_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[5].mem_reg[5]_233\(10),
      R => \genblk1[5].mem_reg[5][12]_0\
    );
\genblk1[5].mem_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[5].mem_reg[5]_233\(11),
      R => \genblk1[5].mem_reg[5][12]_0\
    );
\genblk1[5].mem_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[5].mem_reg[5]_233\(12),
      R => \genblk1[5].mem_reg[5][12]_0\
    );
\genblk1[5].mem_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[5].mem_reg[5]_233\(1),
      R => '0'
    );
\genblk1[5].mem_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[5].mem_reg[5]_233\(2),
      R => '0'
    );
\genblk1[5].mem_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[5].mem_reg[5]_233\(3),
      R => '0'
    );
\genblk1[5].mem_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[5].mem_reg[5]_233\(4),
      R => '0'
    );
\genblk1[5].mem_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[5].mem_reg[5]_233\(5),
      R => '0'
    );
\genblk1[5].mem_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[5].mem_reg[5]_233\(6),
      R => '0'
    );
\genblk1[5].mem_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[5].mem_reg[5]_233\(7),
      R => '0'
    );
\genblk1[5].mem_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[5].mem_reg[5]_233\(8),
      R => \genblk1[5].mem_reg[5][12]_0\
    );
\genblk1[5].mem_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_26\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[5].mem_reg[5]_233\(9),
      R => \genblk1[5].mem_reg[5][12]_0\
    );
\genblk1[6].mem[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_25\
    );
\genblk1[6].mem_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[6].mem_reg[6]_234\(0),
      R => '0'
    );
\genblk1[6].mem_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[6].mem_reg[6]_234\(10),
      R => \genblk1[6].mem_reg[6][12]_0\
    );
\genblk1[6].mem_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[6].mem_reg[6]_234\(11),
      R => \genblk1[6].mem_reg[6][12]_0\
    );
\genblk1[6].mem_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[6].mem_reg[6]_234\(12),
      R => \genblk1[6].mem_reg[6][12]_0\
    );
\genblk1[6].mem_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[6].mem_reg[6]_234\(1),
      R => '0'
    );
\genblk1[6].mem_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[6].mem_reg[6]_234\(2),
      R => '0'
    );
\genblk1[6].mem_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[6].mem_reg[6]_234\(3),
      R => '0'
    );
\genblk1[6].mem_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[6].mem_reg[6]_234\(4),
      R => '0'
    );
\genblk1[6].mem_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[6].mem_reg[6]_234\(5),
      R => '0'
    );
\genblk1[6].mem_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[6].mem_reg[6]_234\(6),
      R => '0'
    );
\genblk1[6].mem_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[6].mem_reg[6]_234\(7),
      R => '0'
    );
\genblk1[6].mem_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[6].mem_reg[6]_234\(8),
      R => \genblk1[6].mem_reg[6][12]_0\
    );
\genblk1[6].mem_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_25\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[6].mem_reg[6]_234\(9),
      R => \genblk1[6].mem_reg[6][12]_0\
    );
\genblk1[7].mem[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_24\
    );
\genblk1[7].mem_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[7].mem_reg[7]_235\(0),
      R => '0'
    );
\genblk1[7].mem_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[7].mem_reg[7]_235\(10),
      R => \genblk1[7].mem_reg[7][12]_0\
    );
\genblk1[7].mem_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[7].mem_reg[7]_235\(11),
      R => \genblk1[7].mem_reg[7][12]_0\
    );
\genblk1[7].mem_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[7].mem_reg[7]_235\(12),
      R => \genblk1[7].mem_reg[7][12]_0\
    );
\genblk1[7].mem_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[7].mem_reg[7]_235\(1),
      R => '0'
    );
\genblk1[7].mem_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[7].mem_reg[7]_235\(2),
      R => '0'
    );
\genblk1[7].mem_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[7].mem_reg[7]_235\(3),
      R => '0'
    );
\genblk1[7].mem_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[7].mem_reg[7]_235\(4),
      R => '0'
    );
\genblk1[7].mem_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[7].mem_reg[7]_235\(5),
      R => '0'
    );
\genblk1[7].mem_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[7].mem_reg[7]_235\(6),
      R => '0'
    );
\genblk1[7].mem_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[7].mem_reg[7]_235\(7),
      R => '0'
    );
\genblk1[7].mem_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[7].mem_reg[7]_235\(8),
      R => \genblk1[7].mem_reg[7][12]_0\
    );
\genblk1[7].mem_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_24\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[7].mem_reg[7]_235\(9),
      R => \genblk1[7].mem_reg[7][12]_0\
    );
\genblk1[8].mem[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_23\
    );
\genblk1[8].mem_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[8].mem_reg[8]_236\(0),
      R => '0'
    );
\genblk1[8].mem_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[8].mem_reg[8]_236\(10),
      R => \genblk1[8].mem_reg[8][12]_0\
    );
\genblk1[8].mem_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[8].mem_reg[8]_236\(11),
      R => \genblk1[8].mem_reg[8][12]_0\
    );
\genblk1[8].mem_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[8].mem_reg[8]_236\(12),
      R => \genblk1[8].mem_reg[8][12]_0\
    );
\genblk1[8].mem_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[8].mem_reg[8]_236\(1),
      R => '0'
    );
\genblk1[8].mem_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[8].mem_reg[8]_236\(2),
      R => '0'
    );
\genblk1[8].mem_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[8].mem_reg[8]_236\(3),
      R => '0'
    );
\genblk1[8].mem_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[8].mem_reg[8]_236\(4),
      R => '0'
    );
\genblk1[8].mem_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[8].mem_reg[8]_236\(5),
      R => '0'
    );
\genblk1[8].mem_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[8].mem_reg[8]_236\(6),
      R => '0'
    );
\genblk1[8].mem_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[8].mem_reg[8]_236\(7),
      R => '0'
    );
\genblk1[8].mem_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[8].mem_reg[8]_236\(8),
      R => \genblk1[8].mem_reg[8][12]_0\
    );
\genblk1[8].mem_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_23\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[8].mem_reg[8]_236\(9),
      R => \genblk1[8].mem_reg[8][12]_0\
    );
\genblk1[9].mem[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(0),
      I3 => write_ptr_reg(4),
      I4 => write_ptr_reg(3),
      I5 => push_req_n0226_out,
      O => \^write_ptr_reg[2]_22\
    );
\genblk1[9].mem_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(0),
      Q => \genblk1[9].mem_reg[9]_237\(0),
      R => '0'
    );
\genblk1[9].mem_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => CTRL_SCHED_VIRTS(2),
      Q => \genblk1[9].mem_reg[9]_237\(10),
      R => \genblk1[9].mem_reg[9][12]_0\
    );
\genblk1[9].mem_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => CTRL_SCHED_VIRTS(3),
      Q => \genblk1[9].mem_reg[9]_237\(11),
      R => \genblk1[9].mem_reg[9][12]_0\
    );
\genblk1[9].mem_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => CTRL_SCHED_VIRTS(4),
      Q => \genblk1[9].mem_reg[9]_237\(12),
      R => \genblk1[9].mem_reg[9][12]_0\
    );
\genblk1[9].mem_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(1),
      Q => \genblk1[9].mem_reg[9]_237\(1),
      R => '0'
    );
\genblk1[9].mem_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(2),
      Q => \genblk1[9].mem_reg[9]_237\(2),
      R => '0'
    );
\genblk1[9].mem_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(3),
      Q => \genblk1[9].mem_reg[9]_237\(3),
      R => '0'
    );
\genblk1[9].mem_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(4),
      Q => \genblk1[9].mem_reg[9]_237\(4),
      R => '0'
    );
\genblk1[9].mem_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(5),
      Q => \genblk1[9].mem_reg[9]_237\(5),
      R => '0'
    );
\genblk1[9].mem_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(6),
      Q => \genblk1[9].mem_reg[9]_237\(6),
      R => '0'
    );
\genblk1[9].mem_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => \genblk1[31].mem_reg[31][7]_0\(7),
      Q => \genblk1[9].mem_reg[9]_237\(7),
      R => '0'
    );
\genblk1[9].mem_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => CTRL_SCHED_VIRTS(0),
      Q => \genblk1[9].mem_reg[9]_237\(8),
      R => \genblk1[9].mem_reg[9][12]_0\
    );
\genblk1[9].mem_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \^write_ptr_reg[2]_22\,
      D => CTRL_SCHED_VIRTS(1),
      Q => \genblk1[9].mem_reg[9]_237\(9),
      R => \genblk1[9].mem_reg[9][12]_0\
    );
\read_ptr[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_ptr_reg(0),
      O => \p_0_in__0\(0)
    );
\read_ptr[1]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => read_ptr_reg(1),
      O => \p_0_in__0\(1)
    );
\read_ptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => read_ptr_reg(0),
      I1 => read_ptr_reg(1),
      I2 => read_ptr_reg(2),
      O => \p_0_in__0\(2)
    );
\read_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => read_ptr_reg(1),
      I1 => read_ptr_reg(0),
      I2 => read_ptr_reg(2),
      I3 => read_ptr_reg(3),
      O => \p_0_in__0\(3)
    );
\read_ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => read_ptr_reg(2),
      I1 => read_ptr_reg(0),
      I2 => read_ptr_reg(1),
      I3 => read_ptr_reg(3),
      I4 => read_ptr_reg(4),
      O => \p_0_in__0\(4)
    );
\read_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => RST_sync,
      D => \p_0_in__0\(0),
      Q => read_ptr_reg(0)
    );
\read_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => RST_sync,
      D => \p_0_in__0\(1),
      Q => read_ptr_reg(1)
    );
\read_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => RST_sync,
      D => \p_0_in__0\(2),
      Q => read_ptr_reg(2)
    );
\read_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => RST_sync,
      D => \p_0_in__0\(3),
      Q => read_ptr_reg(3)
    );
\read_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => RST_sync,
      D => \p_0_in__0\(4),
      Q => read_ptr_reg(4)
    );
state_core_next_i1_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => state_core_next_i1_carry_i_31_n_0,
      I1 => read_ptr_reg(4),
      I2 => state_core_next_i1_carry_i_32_n_0,
      I3 => read_ptr_reg(3),
      I4 => state_core_next_i1_carry_i_33_n_0,
      I5 => empty_reg_0,
      O => \^sched_data_out\(4)
    );
state_core_next_i1_carry_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => state_core_next_i1_carry_i_34_n_0,
      I1 => read_ptr_reg(4),
      I2 => state_core_next_i1_carry_i_35_n_0,
      I3 => read_ptr_reg(3),
      I4 => state_core_next_i1_carry_i_36_n_0,
      I5 => empty_reg_0,
      O => \^sched_data_out\(5)
    );
state_core_next_i1_carry_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => state_core_next_i1_carry_i_37_n_0,
      I1 => read_ptr_reg(4),
      I2 => state_core_next_i1_carry_i_38_n_0,
      I3 => read_ptr_reg(3),
      I4 => state_core_next_i1_carry_i_39_n_0,
      I5 => empty_reg_0,
      O => \^sched_data_out\(3)
    );
state_core_next_i1_carry_i_31: unisim.vcomponents.MUXF8
     port map (
      I0 => state_core_next_i1_carry_i_40_n_0,
      I1 => state_core_next_i1_carry_i_41_n_0,
      O => state_core_next_i1_carry_i_31_n_0,
      S => read_ptr_reg(3)
    );
state_core_next_i1_carry_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_42_n_0,
      I1 => state_core_next_i1_carry_i_43_n_0,
      O => state_core_next_i1_carry_i_32_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_44_n_0,
      I1 => state_core_next_i1_carry_i_45_n_0,
      O => state_core_next_i1_carry_i_33_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_34: unisim.vcomponents.MUXF8
     port map (
      I0 => state_core_next_i1_carry_i_46_n_0,
      I1 => state_core_next_i1_carry_i_47_n_0,
      O => state_core_next_i1_carry_i_34_n_0,
      S => read_ptr_reg(3)
    );
state_core_next_i1_carry_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_48_n_0,
      I1 => state_core_next_i1_carry_i_49_n_0,
      O => state_core_next_i1_carry_i_35_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_50_n_0,
      I1 => state_core_next_i1_carry_i_51_n_0,
      O => state_core_next_i1_carry_i_36_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_37: unisim.vcomponents.MUXF8
     port map (
      I0 => state_core_next_i1_carry_i_52_n_0,
      I1 => state_core_next_i1_carry_i_53_n_0,
      O => state_core_next_i1_carry_i_37_n_0,
      S => read_ptr_reg(3)
    );
state_core_next_i1_carry_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_54_n_0,
      I1 => state_core_next_i1_carry_i_55_n_0,
      O => state_core_next_i1_carry_i_38_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_56_n_0,
      I1 => state_core_next_i1_carry_i_57_n_0,
      O => state_core_next_i1_carry_i_39_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_58_n_0,
      I1 => state_core_next_i1_carry_i_59_n_0,
      O => state_core_next_i1_carry_i_40_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_60_n_0,
      I1 => state_core_next_i1_carry_i_61_n_0,
      O => state_core_next_i1_carry_i_41_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(11),
      I1 => \genblk1[18].mem_reg[18]_246\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(11),
      O => state_core_next_i1_carry_i_42_n_0
    );
state_core_next_i1_carry_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(11),
      I1 => \genblk1[22].mem_reg[22]_250\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(11),
      O => state_core_next_i1_carry_i_43_n_0
    );
state_core_next_i1_carry_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(11),
      I1 => \genblk1[26].mem_reg[26]_254\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(11),
      O => state_core_next_i1_carry_i_44_n_0
    );
state_core_next_i1_carry_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(11),
      I1 => \genblk1[30].mem_reg[30]_258\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(11),
      O => state_core_next_i1_carry_i_45_n_0
    );
state_core_next_i1_carry_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_62_n_0,
      I1 => state_core_next_i1_carry_i_63_n_0,
      O => state_core_next_i1_carry_i_46_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_64_n_0,
      I1 => state_core_next_i1_carry_i_65_n_0,
      O => state_core_next_i1_carry_i_47_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(12),
      I1 => \genblk1[18].mem_reg[18]_246\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(12),
      O => state_core_next_i1_carry_i_48_n_0
    );
state_core_next_i1_carry_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(12),
      I1 => \genblk1[22].mem_reg[22]_250\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(12),
      O => state_core_next_i1_carry_i_49_n_0
    );
state_core_next_i1_carry_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(12),
      I1 => \genblk1[26].mem_reg[26]_254\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(12),
      O => state_core_next_i1_carry_i_50_n_0
    );
state_core_next_i1_carry_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(12),
      I1 => \genblk1[30].mem_reg[30]_258\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(12),
      O => state_core_next_i1_carry_i_51_n_0
    );
state_core_next_i1_carry_i_52: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_66_n_0,
      I1 => state_core_next_i1_carry_i_67_n_0,
      O => state_core_next_i1_carry_i_52_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_53: unisim.vcomponents.MUXF7
     port map (
      I0 => state_core_next_i1_carry_i_68_n_0,
      I1 => state_core_next_i1_carry_i_69_n_0,
      O => state_core_next_i1_carry_i_53_n_0,
      S => read_ptr_reg(2)
    );
state_core_next_i1_carry_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(10),
      I1 => \genblk1[18].mem_reg[18]_246\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(10),
      O => state_core_next_i1_carry_i_54_n_0
    );
state_core_next_i1_carry_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(10),
      I1 => \genblk1[22].mem_reg[22]_250\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(10),
      O => state_core_next_i1_carry_i_55_n_0
    );
state_core_next_i1_carry_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(10),
      I1 => \genblk1[26].mem_reg[26]_254\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(10),
      O => state_core_next_i1_carry_i_56_n_0
    );
state_core_next_i1_carry_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(10),
      I1 => \genblk1[30].mem_reg[30]_258\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(10),
      O => state_core_next_i1_carry_i_57_n_0
    );
state_core_next_i1_carry_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(11),
      I1 => \genblk1[2].mem_reg[2]_230\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(11),
      O => state_core_next_i1_carry_i_58_n_0
    );
state_core_next_i1_carry_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(11),
      I1 => \genblk1[6].mem_reg[6]_234\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(11),
      O => state_core_next_i1_carry_i_59_n_0
    );
state_core_next_i1_carry_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(11),
      I1 => \genblk1[10].mem_reg[10]_238\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(11),
      O => state_core_next_i1_carry_i_60_n_0
    );
state_core_next_i1_carry_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(11),
      I1 => \genblk1[14].mem_reg[14]_242\(11),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(11),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(11),
      O => state_core_next_i1_carry_i_61_n_0
    );
state_core_next_i1_carry_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(12),
      I1 => \genblk1[2].mem_reg[2]_230\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(12),
      O => state_core_next_i1_carry_i_62_n_0
    );
state_core_next_i1_carry_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(12),
      I1 => \genblk1[6].mem_reg[6]_234\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(12),
      O => state_core_next_i1_carry_i_63_n_0
    );
state_core_next_i1_carry_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(12),
      I1 => \genblk1[10].mem_reg[10]_238\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(12),
      O => state_core_next_i1_carry_i_64_n_0
    );
state_core_next_i1_carry_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(12),
      I1 => \genblk1[14].mem_reg[14]_242\(12),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(12),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(12),
      O => state_core_next_i1_carry_i_65_n_0
    );
state_core_next_i1_carry_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(10),
      I1 => \genblk1[2].mem_reg[2]_230\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(10),
      O => state_core_next_i1_carry_i_66_n_0
    );
state_core_next_i1_carry_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(10),
      I1 => \genblk1[6].mem_reg[6]_234\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(10),
      O => state_core_next_i1_carry_i_67_n_0
    );
state_core_next_i1_carry_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(10),
      I1 => \genblk1[10].mem_reg[10]_238\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(10),
      O => state_core_next_i1_carry_i_68_n_0
    );
state_core_next_i1_carry_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(10),
      I1 => \genblk1[14].mem_reg[14]_242\(10),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(10),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(10),
      O => state_core_next_i1_carry_i_69_n_0
    );
state_inacc_next0_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => state_inacc_next0_carry_i_20_n_0,
      I1 => read_ptr_reg(4),
      I2 => state_inacc_next0_carry_i_21_n_0,
      I3 => read_ptr_reg(3),
      I4 => state_inacc_next0_carry_i_22_n_0,
      I5 => empty_reg_0,
      O => \^sched_data_out\(2)
    );
state_inacc_next0_carry_i_20: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_39_n_0,
      I1 => state_inacc_next0_carry_i_40_n_0,
      O => state_inacc_next0_carry_i_20_n_0,
      S => read_ptr_reg(3)
    );
state_inacc_next0_carry_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_41_n_0,
      I1 => state_inacc_next0_carry_i_42_n_0,
      O => state_inacc_next0_carry_i_21_n_0,
      S => read_ptr_reg(2)
    );
state_inacc_next0_carry_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_43_n_0,
      I1 => state_inacc_next0_carry_i_44_n_0,
      O => state_inacc_next0_carry_i_22_n_0,
      S => read_ptr_reg(2)
    );
state_inacc_next0_carry_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_77_n_0,
      I1 => state_inacc_next0_carry_i_78_n_0,
      O => state_inacc_next0_carry_i_39_n_0,
      S => read_ptr_reg(2)
    );
state_inacc_next0_carry_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_79_n_0,
      I1 => state_inacc_next0_carry_i_80_n_0,
      O => state_inacc_next0_carry_i_40_n_0,
      S => read_ptr_reg(2)
    );
state_inacc_next0_carry_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[19].mem_reg[19]_247\(9),
      I1 => \genblk1[18].mem_reg[18]_246\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[17].mem_reg[17]_245\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[16].mem_reg[16]_244\(9),
      O => state_inacc_next0_carry_i_41_n_0
    );
state_inacc_next0_carry_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[23].mem_reg[23]_251\(9),
      I1 => \genblk1[22].mem_reg[22]_250\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[21].mem_reg[21]_249\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[20].mem_reg[20]_248\(9),
      O => state_inacc_next0_carry_i_42_n_0
    );
state_inacc_next0_carry_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[27].mem_reg[27]_255\(9),
      I1 => \genblk1[26].mem_reg[26]_254\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[25].mem_reg[25]_253\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[24].mem_reg[24]_252\(9),
      O => state_inacc_next0_carry_i_43_n_0
    );
state_inacc_next0_carry_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[31].mem_reg[31]_259\(9),
      I1 => \genblk1[30].mem_reg[30]_258\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[29].mem_reg[29]_257\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[28].mem_reg[28]_256\(9),
      O => state_inacc_next0_carry_i_44_n_0
    );
state_inacc_next0_carry_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[3].mem_reg[3]_231\(9),
      I1 => \genblk1[2].mem_reg[2]_230\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[1].mem_reg[1]_229\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[0].mem_reg[0]_228\(9),
      O => state_inacc_next0_carry_i_77_n_0
    );
state_inacc_next0_carry_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[7].mem_reg[7]_235\(9),
      I1 => \genblk1[6].mem_reg[6]_234\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[5].mem_reg[5]_233\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[4].mem_reg[4]_232\(9),
      O => state_inacc_next0_carry_i_78_n_0
    );
state_inacc_next0_carry_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[11].mem_reg[11]_239\(9),
      I1 => \genblk1[10].mem_reg[10]_238\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[9].mem_reg[9]_237\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[8].mem_reg[8]_236\(9),
      O => state_inacc_next0_carry_i_79_n_0
    );
state_inacc_next0_carry_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \genblk1[15].mem_reg[15]_243\(9),
      I1 => \genblk1[14].mem_reg[14]_242\(9),
      I2 => read_ptr_reg(1),
      I3 => \genblk1[13].mem_reg[13]_241\(9),
      I4 => read_ptr_reg(0),
      I5 => \genblk1[12].mem_reg[12]_240\(9),
      O => state_inacc_next0_carry_i_80_n_0
    );
\write_ptr[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_ptr_reg(0),
      O => \write_ptr[0]_i_1__56_n_0\
    );
\write_ptr[1]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      O => p_0_in(1)
    );
\write_ptr[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => write_ptr_reg(0),
      I1 => write_ptr_reg(1),
      I2 => write_ptr_reg(2),
      O => p_0_in(2)
    );
\write_ptr[3]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_ptr_reg(2),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(1),
      I3 => write_ptr_reg(3),
      O => p_0_in(3)
    );
\write_ptr[4]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => push_req_n0226_out,
      O => \write_ptr[4]_i_1__56_n_0\
    );
\write_ptr[4]_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => write_ptr_reg(1),
      I1 => write_ptr_reg(0),
      I2 => write_ptr_reg(2),
      I3 => write_ptr_reg(3),
      I4 => write_ptr_reg(4),
      O => p_0_in(4)
    );
\write_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => \write_ptr[0]_i_1__56_n_0\,
      Q => write_ptr_reg(0)
    );
\write_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => p_0_in(1),
      Q => write_ptr_reg(1)
    );
\write_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => p_0_in(2),
      Q => write_ptr_reg(2)
    );
\write_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => p_0_in(3),
      Q => write_ptr_reg(3)
    );
\write_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \write_ptr[4]_i_1__56_n_0\,
      CLR => RST_sync,
      D => p_0_in(4),
      Q => write_ptr_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_izh_input_accumulator is
  port (
    SRAM_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_2\ : out STD_LOGIC;
    SRAM_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_6\ : out STD_LOGIC;
    event_inh : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_371 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_371_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_366 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_i_366_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    param_leak_en03_out : in STD_LOGIC;
    \SRAM_reg_0_i_94__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRAM_reg_0_i_94__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_323_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_323_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_112 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_i_112_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_0_0 : in STD_LOGIC;
    SRAM_reg_0_1 : in STD_LOGIC;
    SRAM_reg_1_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[3]_i_28\ : in STD_LOGIC;
    SRAM_reg_1_i_250_0 : in STD_LOGIC;
    SRAM_reg_1_i_250_1 : in STD_LOGIC;
    SRAM_reg_1_i_250_2 : in STD_LOGIC;
    SRAM_reg_1_i_250_3 : in STD_LOGIC;
    SRAM_reg_1_i_250_4 : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_izh_input_accumulator;

architecture STRUCTURE of ODIN_design_ODIN_0_0_izh_input_accumulator is
  signal \^sram_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sram_reg_1_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sram_reg_1_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SRAM_reg_1_i_323_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_324_n_0 : STD_LOGIC;
  signal state_inacc_next00_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \state_inacc_next0_carry__0_n_0\ : STD_LOGIC;
  signal \state_inacc_next0_carry__0_n_1\ : STD_LOGIC;
  signal \state_inacc_next0_carry__0_n_2\ : STD_LOGIC;
  signal \state_inacc_next0_carry__0_n_3\ : STD_LOGIC;
  signal \state_inacc_next0_carry__1_n_2\ : STD_LOGIC;
  signal \state_inacc_next0_carry__1_n_3\ : STD_LOGIC;
  signal state_inacc_next0_carry_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_n_1 : STD_LOGIC;
  signal state_inacc_next0_carry_n_2 : STD_LOGIC;
  signal state_inacc_next0_carry_n_3 : STD_LOGIC;
  signal state_inacc_next0_carry_n_5 : STD_LOGIC;
  signal state_inacc_next0_carry_n_6 : STD_LOGIC;
  signal state_inacc_next0_carry_n_7 : STD_LOGIC;
  signal \state_inacc_next1_carry__0_n_0\ : STD_LOGIC;
  signal \state_inacc_next1_carry__0_n_1\ : STD_LOGIC;
  signal \state_inacc_next1_carry__0_n_2\ : STD_LOGIC;
  signal \state_inacc_next1_carry__0_n_3\ : STD_LOGIC;
  signal \state_inacc_next1_carry__1_n_2\ : STD_LOGIC;
  signal \state_inacc_next1_carry__1_n_3\ : STD_LOGIC;
  signal state_inacc_next1_carry_n_0 : STD_LOGIC;
  signal state_inacc_next1_carry_n_1 : STD_LOGIC;
  signal state_inacc_next1_carry_n_2 : STD_LOGIC;
  signal state_inacc_next1_carry_n_3 : STD_LOGIC;
  signal \NLW_state_inacc_next0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_inacc_next0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_inacc_next1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_inacc_next1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of state_inacc_next0_carry : label is 35;
  attribute ADDER_THRESHOLD of \state_inacc_next0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \state_inacc_next0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of state_inacc_next1_carry : label is 35;
  attribute ADDER_THRESHOLD of \state_inacc_next1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \state_inacc_next1_carry__1\ : label is 35;
begin
  SRAM_reg_1(0) <= \^sram_reg_1\(0);
  SRAM_reg_1_0(3 downto 0) <= \^sram_reg_1_0\(3 downto 0);
  SRAM_reg_1_1(3 downto 0) <= \^sram_reg_1_1\(3 downto 0);
\SRAM_reg_0_i_92__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(1),
      I1 => SRAM_reg_0_0,
      I2 => state_inacc_next0_carry_n_6,
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_2(1),
      O => \FSM_sequential_state_reg[1]_0\
    );
\SRAM_reg_0_i_94__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(0),
      I1 => SRAM_reg_0_0,
      I2 => state_inacc_next0_carry_n_7,
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_2(0),
      O => \FSM_sequential_state_reg[1]\
    );
SRAM_reg_1_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^sram_reg_1_1\(0),
      I1 => SRAM_reg_0_0,
      I2 => \^sram_reg_1_0\(3),
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_3(3),
      O => \FSM_sequential_state_reg[1]_2\
    );
SRAM_reg_1_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(6),
      I1 => SRAM_reg_0_0,
      I2 => \^sram_reg_1_0\(2),
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_3(2),
      O => \FSM_sequential_state_reg[1]_4\
    );
SRAM_reg_1_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(5),
      I1 => SRAM_reg_0_0,
      I2 => \^sram_reg_1_0\(1),
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_3(1),
      O => \FSM_sequential_state_reg[1]_3\
    );
SRAM_reg_1_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(4),
      I1 => SRAM_reg_0_0,
      I2 => \^sram_reg_1_0\(0),
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_3(0),
      O => \FSM_sequential_state_reg[1]_5\
    );
SRAM_reg_1_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(3),
      I1 => SRAM_reg_0_0,
      I2 => \^sram_reg_1\(0),
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_2(3),
      O => \FSM_sequential_state_reg[1]_6\
    );
SRAM_reg_1_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => state_inacc_next00_in(2),
      I1 => SRAM_reg_0_0,
      I2 => state_inacc_next0_carry_n_5,
      I3 => SRAM_reg_0_1,
      I4 => SRAM_reg_1_2(2),
      O => \FSM_sequential_state_reg[1]_1\
    );
SRAM_reg_1_i_250: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_323_n_0,
      I1 => SRAM_reg_1_i_324_n_0,
      O => SRAM_reg_0,
      S => \neuron_state_monitor_samp[3]_i_28\
    );
SRAM_reg_1_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_inacc_next00_in(4),
      I1 => SRAM_reg_1_i_250_3,
      I2 => SRAM_reg_1_i_250_1,
      I3 => state_inacc_next00_in(3),
      I4 => SRAM_reg_0_0,
      I5 => SRAM_reg_1_i_250_4,
      O => SRAM_reg_1_i_323_n_0
    );
SRAM_reg_1_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_inacc_next00_in(6),
      I1 => SRAM_reg_1_i_250_0,
      I2 => SRAM_reg_1_i_250_1,
      I3 => state_inacc_next00_in(5),
      I4 => SRAM_reg_0_0,
      I5 => SRAM_reg_1_i_250_2,
      O => SRAM_reg_1_i_324_n_0
    );
state_inacc_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_inacc_next0_carry_n_0,
      CO(2) => state_inacc_next0_carry_n_1,
      CO(1) => state_inacc_next0_carry_n_2,
      CO(0) => state_inacc_next0_carry_n_3,
      CYINIT => event_inh,
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \^sram_reg_1\(0),
      O(2) => state_inacc_next0_carry_n_5,
      O(1) => state_inacc_next0_carry_n_6,
      O(0) => state_inacc_next0_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\state_inacc_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_inacc_next0_carry_n_0,
      CO(3) => \state_inacc_next0_carry__0_n_0\,
      CO(2) => \state_inacc_next0_carry__0_n_1\,
      CO(1) => \state_inacc_next0_carry__0_n_2\,
      CO(0) => \state_inacc_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => SRAM_reg_1_i_371(3 downto 0),
      O(3 downto 0) => \^sram_reg_1_0\(3 downto 0),
      S(3 downto 0) => SRAM_reg_1_i_371_0(3 downto 0)
    );
\state_inacc_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_inacc_next0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_state_inacc_next0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_inacc_next0_carry__1_n_2\,
      CO(0) => \state_inacc_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => SRAM_reg_1_i_366(1 downto 0),
      O(3) => \NLW_state_inacc_next0_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => O(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => SRAM_reg_1_i_366_0(2 downto 0)
    );
state_inacc_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_inacc_next1_carry_n_0,
      CO(2) => state_inacc_next1_carry_n_1,
      CO(1) => state_inacc_next1_carry_n_2,
      CO(0) => state_inacc_next1_carry_n_3,
      CYINIT => param_leak_en03_out,
      DI(3 downto 0) => \SRAM_reg_0_i_94__0_0\(3 downto 0),
      O(3 downto 0) => state_inacc_next00_in(3 downto 0),
      S(3 downto 0) => \SRAM_reg_0_i_94__0_1\(3 downto 0)
    );
\state_inacc_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_inacc_next1_carry_n_0,
      CO(3) => \state_inacc_next1_carry__0_n_0\,
      CO(2) => \state_inacc_next1_carry__0_n_1\,
      CO(1) => \state_inacc_next1_carry__0_n_2\,
      CO(0) => \state_inacc_next1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => SRAM_reg_1_i_323_0(3 downto 0),
      O(3) => \^sram_reg_1_1\(0),
      O(2 downto 0) => state_inacc_next00_in(6 downto 4),
      S(3 downto 0) => SRAM_reg_1_i_323_1(3 downto 0)
    );
\state_inacc_next1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_inacc_next1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_state_inacc_next1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_inacc_next1_carry__1_n_2\,
      CO(0) => \state_inacc_next1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => SRAM_reg_1_i_112(1 downto 0),
      O(3) => \NLW_state_inacc_next1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sram_reg_1_1\(3 downto 1),
      S(3) => '0',
      S(2 downto 0) => SRAM_reg_1_i_112_0(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_lif_calcium is
  port (
    SRAM_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AEROUT_ADDR[6]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[6]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end ODIN_design_ODIN_0_0_lif_calcium;

architecture STRUCTURE of ODIN_design_ODIN_0_0_lif_calcium is
  signal v_down_next2_carry_n_1 : STD_LOGIC;
  signal v_down_next2_carry_n_2 : STD_LOGIC;
  signal v_down_next2_carry_n_3 : STD_LOGIC;
  signal NLW_v_down_next2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of v_down_next2_carry : label is 11;
begin
v_down_next2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SRAM_reg_0(0),
      CO(2) => v_down_next2_carry_n_1,
      CO(1) => v_down_next2_carry_n_2,
      CO(0) => v_down_next2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \AEROUT_ADDR[6]_i_12\(3 downto 0),
      O(3 downto 0) => NLW_v_down_next2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \AEROUT_ADDR[6]_i_12_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_lif_neuron_state is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[2]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[2]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[7]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Qr : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end ODIN_design_ODIN_0_0_lif_neuron_state;

architecture STRUCTURE of ODIN_design_ODIN_0_0_lif_neuron_state is
  signal spike_out_carry_n_1 : STD_LOGIC;
  signal spike_out_carry_n_2 : STD_LOGIC;
  signal spike_out_carry_n_3 : STD_LOGIC;
  signal state_core_next_i1_carry_n_1 : STD_LOGIC;
  signal state_core_next_i1_carry_n_2 : STD_LOGIC;
  signal state_core_next_i1_carry_n_3 : STD_LOGIC;
  signal \state_core_next_i1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state_core_next_i1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state_core_next_i1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state_core_next_i1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \state_core_next_i1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \state_core_next_i1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal NLW_spike_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state_core_next_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_core_next_i1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_core_next_i1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of spike_out_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of state_core_next_i1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_core_next_i1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_core_next_i1_inferred__1/i__carry\ : label is 11;
begin
\i__carry_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(14),
      I1 => Qr(7),
      I2 => Qr(0),
      O => SRAM_reg_1_1(2)
    );
\i__carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(13),
      I1 => Qr(6),
      I2 => Qr(0),
      O => SRAM_reg_1_1(1)
    );
\i__carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(12),
      I1 => Qr(5),
      I2 => Qr(0),
      O => SRAM_reg_1_1(0)
    );
\i__carry_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(11),
      I1 => Qr(4),
      I2 => Qr(0),
      O => SRAM_reg_1_0(3)
    );
\i__carry_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(10),
      I1 => Qr(3),
      I2 => Qr(0),
      O => SRAM_reg_1_0(2)
    );
\i__carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(9),
      I1 => Qr(2),
      I2 => Qr(0),
      O => SRAM_reg_1_0(1)
    );
\i__carry_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => Qr(8),
      I1 => Qr(1),
      I2 => Qr(0),
      O => SRAM_reg_1_0(0)
    );
spike_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SRAM_reg_0_0(0),
      CO(2) => spike_out_carry_n_1,
      CO(1) => spike_out_carry_n_2,
      CO(0) => spike_out_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => SRAM_reg_1_2(3 downto 0),
      O(3 downto 0) => NLW_spike_out_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => SRAM_reg_1_3(3 downto 0)
    );
state_core_next_i1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => state_core_next_i1_carry_n_1,
      CO(1) => state_core_next_i1_carry_n_2,
      CO(0) => state_core_next_i1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_state_core_next_i1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\state_core_next_i1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SRAM_reg_0(0),
      CO(2) => \state_core_next_i1_inferred__0/i__carry_n_1\,
      CO(1) => \state_core_next_i1_inferred__0/i__carry_n_2\,
      CO(0) => \state_core_next_i1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \neuron_state_monitor_samp[2]_i_5\(3 downto 0),
      O(3 downto 0) => \NLW_state_core_next_i1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \neuron_state_monitor_samp[2]_i_5_0\(3 downto 0)
    );
\state_core_next_i1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SRAM_reg_1(0),
      CO(2) => \state_core_next_i1_inferred__1/i__carry_n_1\,
      CO(1) => \state_core_next_i1_inferred__1/i__carry_n_2\,
      CO(0) => \state_core_next_i1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \neuron_state_monitor_samp[7]_i_3\(3 downto 0),
      O(3 downto 0) => \NLW_state_core_next_i1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \neuron_state_monitor_samp[7]_i_3_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_spi_slave is
  port (
    CTRL_PROG_EVENT : out STD_LOGIC;
    CTRL_READBACK_EVENT : out STD_LOGIC;
    SPI_GATE_ACTIVITY : out STD_LOGIC;
    SPI_OPEN_LOOP : out STD_LOGIC;
    SPI_OUT_AER_MONITOR_EN : out STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR : out STD_LOGIC;
    SPI_UPDATE_UNMAPPED_SYN : out STD_LOGIC;
    SPI_PROPAGATE_UNMAPPED_SYN : out STD_LOGIC;
    SPI_SDSP_ON_SYN_STIM : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \CTRL_SPI_ADDR_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \CTRL_OP_CODE_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SPI_OUT_AER_MONITOR_EN_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SPI_MONITOR_NEUR_ADDR_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SPI_MONITOR_NEUR_ADDR_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SPI_SDSP_ON_SYN_STIM_reg_0 : out STD_LOGIC;
    \neur_cnt_reg[6]\ : out STD_LOGIC;
    AERIN_ADDR_1_sp_1 : out STD_LOGIC;
    \AERIN_ADDR[1]_0\ : out STD_LOGIC;
    rst_priority : out STD_LOGIC;
    \SPI_BURST_TIMEREF_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \SPI_BURST_TIMEREF_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CTRL_PROG_DATA_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \CTRL_PROG_DATA_reg[1]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[1]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[1]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[1]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[2]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[2]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[2]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[2]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[5]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[5]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[5]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[5]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[6]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[6]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[6]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[6]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[7]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[7]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[7]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[7]_4\ : out STD_LOGIC;
    SRAM_reg_1 : out STD_LOGIC_VECTOR ( 75 downto 0 );
    SPI_GATE_ACTIVITY_sync_reg : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg_0 : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg_1 : out STD_LOGIC;
    SRAM_reg_1_0 : out STD_LOGIC;
    SRAM_reg_1_1 : out STD_LOGIC;
    SRAM_reg_1_2 : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[10]_0\ : out STD_LOGIC;
    SRAM_reg_1_3 : out STD_LOGIC;
    SRAM_reg_1_4 : out STD_LOGIC;
    SRAM_reg_1_5 : out STD_LOGIC;
    SRAM_reg_1_6 : out STD_LOGIC;
    SRAM_reg_1_7 : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[8]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[9]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[2]_4\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_4\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[12]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[13]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[14]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[15]_0\ : out STD_LOGIC;
    SRAM_reg_1_8 : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[8]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[9]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[9]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[10]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[10]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[11]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_5\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[12]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[12]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[13]_1\ : out STD_LOGIC;
    SRAM_reg_1_9 : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[15]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[15]_2\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[14]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[15]_3\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[0]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[1]_4\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[2]_5\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[3]_6\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[4]_0\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[5]_4\ : out STD_LOGIC;
    SRAM_reg_1_10 : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[7]_5\ : out STD_LOGIC;
    SRAM_reg_1_11 : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[1]_5\ : out STD_LOGIC;
    SRAM_reg_1_12 : out STD_LOGIC;
    SRAM_reg_1_13 : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[4]_1\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[5]_5\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[6]_4\ : out STD_LOGIC;
    \CTRL_PROG_DATA_reg[7]_6\ : out STD_LOGIC;
    MISO : out STD_LOGIC;
    SPI_SYN_SIGN : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SCK : in STD_LOGIC;
    RST : in STD_LOGIC;
    CTRL_SYNARRAY_ADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPI_GATE_ACTIVITY_sync : in STD_LOGIC;
    \AEROUT_ADDR_reg[7]\ : in STD_LOGIC;
    SCHED_DATA_OUT : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_NEURMEM_ADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \spi_shift_reg_out_reg[12]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[12]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[13]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[14]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[15]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[16]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[17]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[18]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[19]_0\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[13]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[14]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[15]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[16]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[17]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[18]_1\ : in STD_LOGIC;
    \spi_shift_reg_out_reg[19]_1\ : in STD_LOGIC;
    MOSI : in STD_LOGIC;
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \AEROUT_ADDR[7]_i_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RST_sync : in STD_LOGIC;
    SPI_OPEN_LOOP_sync : in STD_LOGIC;
    \priority_reg[2]_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Qr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SRAM_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_6 : in STD_LOGIC;
    SRAM_reg_5 : in STD_LOGIC;
    SRAM_reg_4 : in STD_LOGIC;
    SRAM_reg_3 : in STD_LOGIC;
    SRAM_reg_2 : in STD_LOGIC;
    SRAM_reg_1_14 : in STD_LOGIC;
    SRAM_reg_0 : in STD_LOGIC;
    SRAM_reg_1_15 : in STD_LOGIC_VECTOR ( 110 downto 0 );
    SRAM_reg_1_16 : in STD_LOGIC;
    SRAM_reg_1_17 : in STD_LOGIC;
    SRAM_reg_1_18 : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_spi_slave;

architecture STRUCTURE of ODIN_design_ODIN_0_0_spi_slave is
  signal AERIN_ADDR_1_sn_1 : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_28_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_29_n_0\ : STD_LOGIC;
  signal \CTRL_OP_CODE[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ctrl_op_code_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CTRL_PROG_DATA : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \CTRL_PROG_DATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \^ctrl_prog_data_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CTRL_PROG_EVENT_i_1_n_0 : STD_LOGIC;
  signal CTRL_PROG_EVENT_i_3_n_0 : STD_LOGIC;
  signal CTRL_PROG_EVENT_i_4_n_0 : STD_LOGIC;
  signal CTRL_READBACK_EVENT_i_1_n_0 : STD_LOGIC;
  signal CTRL_SPI_ADDR : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^ctrl_spi_addr_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^spi_aer_src_ctrl_nneur\ : STD_LOGIC;
  signal SPI_AER_SRC_CTRL_nNEUR_i_1_n_0 : STD_LOGIC;
  signal SPI_AER_SRC_CTRL_nNEUR_i_2_n_0 : STD_LOGIC;
  signal SPI_AER_SRC_CTRL_nNEUR_i_3_n_0 : STD_LOGIC;
  signal SPI_AER_SRC_CTRL_nNEUR_i_4_n_0 : STD_LOGIC;
  signal SPI_BURST_TIMEREF : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal SPI_BURST_TIMEREF0 : STD_LOGIC;
  signal \^spi_burst_timeref_reg[17]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^spi_gate_activity\ : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_i_1_n_0 : STD_LOGIC;
  signal SPI_MONITOR_NEUR_ADDR0 : STD_LOGIC;
  signal \SPI_MONITOR_NEUR_ADDR[7]_i_2_n_0\ : STD_LOGIC;
  signal \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\ : STD_LOGIC;
  signal \SPI_MONITOR_NEUR_ADDR[7]_i_4_n_0\ : STD_LOGIC;
  signal \SPI_MONITOR_NEUR_ADDR[7]_i_5_n_0\ : STD_LOGIC;
  signal \^spi_monitor_neur_addr_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SPI_MONITOR_SYN_ADDR : STD_LOGIC_VECTOR ( 7 to 7 );
  signal SPI_MONITOR_SYN_ADDR0 : STD_LOGIC;
  signal \SPI_MONITOR_SYN_ADDR[7]_i_2_n_0\ : STD_LOGIC;
  signal \^spi_open_loop\ : STD_LOGIC;
  signal SPI_OPEN_LOOP_i_1_n_0 : STD_LOGIC;
  signal \^spi_out_aer_monitor_en\ : STD_LOGIC;
  signal SPI_OUT_AER_MONITOR_EN_i_1_n_0 : STD_LOGIC;
  signal SPI_OUT_AER_MONITOR_EN_i_2_n_0 : STD_LOGIC;
  signal \^spi_propagate_unmapped_syn\ : STD_LOGIC;
  signal SPI_PROPAGATE_UNMAPPED_SYN_i_1_n_0 : STD_LOGIC;
  signal SPI_PROPAGATE_UNMAPPED_SYN_i_2_n_0 : STD_LOGIC;
  signal \^spi_sdsp_on_syn_stim\ : STD_LOGIC;
  signal SPI_SDSP_ON_SYN_STIM_i_1_n_0 : STD_LOGIC;
  signal SPI_SDSP_ON_SYN_STIM_i_2_n_0 : STD_LOGIC;
  signal \^spi_update_unmapped_syn\ : STD_LOGIC;
  signal SPI_UPDATE_UNMAPPED_SYN_i_1_n_0 : STD_LOGIC;
  signal SPI_UPDATE_UNMAPPED_SYN_i_2_n_0 : STD_LOGIC;
  signal \SRAM_reg_0_i_48__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_77__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_78__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_79__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_80__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_81__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_82__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_83__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_84__0_n_0\ : STD_LOGIC;
  signal SRAM_reg_0_i_85_n_0 : STD_LOGIC;
  signal \SRAM_reg_0_i_86__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_87__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_88__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_89__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_90__0_n_0\ : STD_LOGIC;
  signal \SRAM_reg_0_i_95__0_n_0\ : STD_LOGIC;
  signal SRAM_reg_1_i_126_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_127_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_128_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_129_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_173_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_181_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_189_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_198_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_209_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_210_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_230_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_60_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_62_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_12_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_12_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_12_n_0 : STD_LOGIC;
  signal \empty_i_11__28_n_0\ : STD_LOGIC;
  signal \empty_i_12__16_n_0\ : STD_LOGIC;
  signal \empty_i_13__15_n_0\ : STD_LOGIC;
  signal \empty_i_6__54_n_0\ : STD_LOGIC;
  signal \empty_i_7__53_n_0\ : STD_LOGIC;
  signal \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[0].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[10].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[11].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[12].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[13].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\ : STD_LOGIC;
  signal \genblk1[14].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[15].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[1].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\ : STD_LOGIC;
  signal \genblk1[2].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[3].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[4].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[5].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[6].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[7].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[8].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal \genblk1[9].SPI_SYN_SIGN_reg0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal p_0_in19_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 19 downto 13 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in20_in : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal \spi_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \spi_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal spi_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \spi_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \spi_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \spi_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \spi_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \spi_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \spi_shift_reg_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \spi_shift_reg_in_reg_n_0_[17]\ : STD_LOGIC;
  signal spi_shift_reg_out1 : STD_LOGIC;
  signal spi_shift_reg_out123_out : STD_LOGIC;
  signal \spi_shift_reg_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_12_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \spi_shift_reg_out[19]_i_6_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[0]_i_2_n_0\ : STD_LOGIC;
  signal \synapse_state_samp[0]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[0]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[10]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[11]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[12]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[13]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[14]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[15]_i_2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[1]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[2]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[3]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[4]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[5]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[6]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[7]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[8]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \CTRL_PROG_DATA[9]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of CTRL_PROG_EVENT_i_4 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of SPI_AER_SRC_CTRL_nNEUR_i_2 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of SPI_AER_SRC_CTRL_nNEUR_i_3 : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of SPI_AER_SRC_CTRL_nNEUR_i_4 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \SPI_MONITOR_NEUR_ADDR[7]_i_2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \SPI_MONITOR_SYN_ADDR[7]_i_2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of SPI_OUT_AER_MONITOR_EN_i_2 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of SPI_PROPAGATE_UNMAPPED_SYN_i_2 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of SPI_SDSP_ON_SYN_STIM_i_2 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of SPI_UPDATE_UNMAPPED_SYN_i_2 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_47 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_48__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_77__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_78__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_79__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_80__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_81__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_82__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_83__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_84__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_85 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_86__0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of SRAM_reg_0_i_87 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_87__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_88__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_90__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \SRAM_reg_0_i_95__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_113 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_126 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_127 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_128 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_129 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_139 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_141 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_143 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_146 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_152 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_154 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_189 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_209 : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_210 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_230 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of SRAM_reg_1_i_83 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of SRAM_reg_2_i_11 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of SRAM_reg_2_i_12 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of SRAM_reg_3_i_19 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of SRAM_reg_4_i_11 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of SRAM_reg_4_i_12 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of SRAM_reg_6_i_11 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of SRAM_reg_6_i_12 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \genblk1[0].SPI_SYN_SIGN[15]_i_2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \genblk1[14].SPI_SYN_SIGN[239]_i_2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \genblk1[14].SPI_SYN_SIGN[239]_i_3\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \spi_cnt[0]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \spi_cnt[1]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \spi_cnt[2]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \spi_cnt[4]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \spi_shift_reg_out[19]_i_12\ : label is "soft_lutpair493";
begin
  AERIN_ADDR_1_sp_1 <= AERIN_ADDR_1_sn_1;
  \CTRL_OP_CODE_reg[1]_0\(1 downto 0) <= \^ctrl_op_code_reg[1]_0\(1 downto 0);
  \CTRL_PROG_DATA_reg[7]_0\(7 downto 0) <= \^ctrl_prog_data_reg[7]_0\(7 downto 0);
  \CTRL_SPI_ADDR_reg[14]_0\(14 downto 0) <= \^ctrl_spi_addr_reg[14]_0\(14 downto 0);
  D(7 downto 0) <= \^d\(7 downto 0);
  SPI_AER_SRC_CTRL_nNEUR <= \^spi_aer_src_ctrl_nneur\;
  \SPI_BURST_TIMEREF_reg[17]_0\(17 downto 0) <= \^spi_burst_timeref_reg[17]_0\(17 downto 0);
  SPI_GATE_ACTIVITY <= \^spi_gate_activity\;
  \SPI_MONITOR_NEUR_ADDR_reg[7]_0\(7 downto 0) <= \^spi_monitor_neur_addr_reg[7]_0\(7 downto 0);
  SPI_OPEN_LOOP <= \^spi_open_loop\;
  SPI_OUT_AER_MONITOR_EN <= \^spi_out_aer_monitor_en\;
  SPI_PROPAGATE_UNMAPPED_SYN <= \^spi_propagate_unmapped_syn\;
  SPI_SDSP_ON_SYN_STIM <= \^spi_sdsp_on_syn_stim\;
  SPI_UPDATE_UNMAPPED_SYN <= \^spi_update_unmapped_syn\;
\AEROUT_ADDR[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \AEROUT_ADDR[7]_i_28_n_0\,
      I1 => \AEROUT_ADDR[7]_i_29_n_0\,
      I2 => \AEROUT_ADDR[7]_i_8\(6),
      I3 => \^spi_monitor_neur_addr_reg[7]_0\(6),
      I4 => \AEROUT_ADDR[7]_i_8\(7),
      I5 => \^spi_monitor_neur_addr_reg[7]_0\(7),
      O => \neur_cnt_reg[6]\
    );
\AEROUT_ADDR[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \AEROUT_ADDR_reg[7]\,
      I1 => \^spi_out_aer_monitor_en\,
      I2 => SCHED_DATA_OUT(0),
      I3 => \^spi_aer_src_ctrl_nneur\,
      I4 => CTRL_NEURMEM_ADDR(0),
      O => SPI_OUT_AER_MONITOR_EN_reg_0(0)
    );
\AEROUT_ADDR[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^spi_monitor_neur_addr_reg[7]_0\(0),
      I1 => \AEROUT_ADDR[7]_i_8\(0),
      I2 => \AEROUT_ADDR[7]_i_8\(1),
      I3 => \^spi_monitor_neur_addr_reg[7]_0\(1),
      I4 => \AEROUT_ADDR[7]_i_8\(2),
      I5 => \^spi_monitor_neur_addr_reg[7]_0\(2),
      O => \AEROUT_ADDR[7]_i_28_n_0\
    );
\AEROUT_ADDR[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^spi_monitor_neur_addr_reg[7]_0\(3),
      I1 => \AEROUT_ADDR[7]_i_8\(3),
      I2 => \AEROUT_ADDR[7]_i_8\(4),
      I3 => \^spi_monitor_neur_addr_reg[7]_0\(4),
      I4 => \AEROUT_ADDR[7]_i_8\(5),
      I5 => \^spi_monitor_neur_addr_reg[7]_0\(5),
      O => \AEROUT_ADDR[7]_i_29_n_0\
    );
\CTRL_OP_CODE[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => p_1_in22_in,
      I1 => p_0_in19_in,
      I2 => p_1_in20_in,
      O => \CTRL_OP_CODE[1]_i_1_n_0\
    );
\CTRL_OP_CODE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[3]\,
      I1 => \spi_cnt_reg_n_0_[2]\,
      I2 => \spi_cnt_reg_n_0_[1]\,
      I3 => \spi_cnt_reg_n_0_[0]\,
      I4 => \spi_cnt_reg_n_0_[4]\,
      I5 => \spi_cnt_reg_n_0_[5]\,
      O => p_0_in19_in
    );
\CTRL_OP_CODE_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => \spi_shift_reg_in_reg_n_0_[16]\,
      Q => \^ctrl_op_code_reg[1]_0\(0)
    );
\CTRL_OP_CODE_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => \spi_shift_reg_in_reg_n_0_[17]\,
      Q => \^ctrl_op_code_reg[1]_0\(1)
    );
\CTRL_PROG_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(1),
      O => p_1_in(0)
    );
\CTRL_PROG_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(11),
      O => p_1_in(10)
    );
\CTRL_PROG_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(12),
      O => p_1_in(11)
    );
\CTRL_PROG_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(13),
      O => p_1_in(12)
    );
\CTRL_PROG_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(14),
      O => p_1_in(13)
    );
\CTRL_PROG_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(15),
      O => p_1_in(14)
    );
\CTRL_PROG_DATA[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => CTRL_PROG_EVENT_i_3_n_0,
      I3 => p_1_in15_in,
      O => \CTRL_PROG_DATA[15]_i_1_n_0\
    );
\CTRL_PROG_DATA[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(16),
      O => p_1_in(15)
    );
\CTRL_PROG_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(2),
      O => p_1_in(1)
    );
\CTRL_PROG_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(3),
      O => p_1_in(2)
    );
\CTRL_PROG_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(4),
      O => p_1_in(3)
    );
\CTRL_PROG_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(5),
      O => p_1_in(4)
    );
\CTRL_PROG_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(6),
      O => p_1_in(5)
    );
\CTRL_PROG_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(7),
      O => p_1_in(6)
    );
\CTRL_PROG_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(8),
      O => p_1_in(7)
    );
\CTRL_PROG_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(9),
      O => p_1_in(8)
    );
\CTRL_PROG_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_0_in(10),
      O => p_1_in(9)
    );
\CTRL_PROG_DATA_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(0),
      Q => \^ctrl_prog_data_reg[7]_0\(0)
    );
\CTRL_PROG_DATA_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(10),
      Q => CTRL_PROG_DATA(10)
    );
\CTRL_PROG_DATA_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(11),
      Q => CTRL_PROG_DATA(11)
    );
\CTRL_PROG_DATA_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(12),
      Q => CTRL_PROG_DATA(12)
    );
\CTRL_PROG_DATA_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(13),
      Q => CTRL_PROG_DATA(13)
    );
\CTRL_PROG_DATA_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(14),
      Q => CTRL_PROG_DATA(14)
    );
\CTRL_PROG_DATA_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(15),
      Q => CTRL_PROG_DATA(15)
    );
\CTRL_PROG_DATA_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(1),
      Q => \^ctrl_prog_data_reg[7]_0\(1)
    );
\CTRL_PROG_DATA_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(2),
      Q => \^ctrl_prog_data_reg[7]_0\(2)
    );
\CTRL_PROG_DATA_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(3),
      Q => \^ctrl_prog_data_reg[7]_0\(3)
    );
\CTRL_PROG_DATA_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(4),
      Q => \^ctrl_prog_data_reg[7]_0\(4)
    );
\CTRL_PROG_DATA_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(5),
      Q => \^ctrl_prog_data_reg[7]_0\(5)
    );
\CTRL_PROG_DATA_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(6),
      Q => \^ctrl_prog_data_reg[7]_0\(6)
    );
\CTRL_PROG_DATA_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(7),
      Q => \^ctrl_prog_data_reg[7]_0\(7)
    );
\CTRL_PROG_DATA_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(8),
      Q => CTRL_PROG_DATA(8)
    );
\CTRL_PROG_DATA_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => p_1_in(9),
      Q => CTRL_PROG_DATA(9)
    );
CTRL_PROG_EVENT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => \CTRL_OP_CODE[1]_i_1_n_0\,
      I1 => spi_shift_reg_out1,
      I2 => p_1_in15_in,
      I3 => CTRL_PROG_EVENT_i_3_n_0,
      I4 => \^ctrl_op_code_reg[1]_0\(0),
      I5 => \^ctrl_op_code_reg[1]_0\(1),
      O => CTRL_PROG_EVENT_i_1_n_0
    );
CTRL_PROG_EVENT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[2]\,
      I1 => \spi_cnt_reg_n_0_[3]\,
      I2 => p_1_in18_in,
      I3 => CTRL_PROG_EVENT_i_4_n_0,
      I4 => \spi_cnt_reg_n_0_[4]\,
      I5 => \spi_cnt_reg_n_0_[5]\,
      O => spi_shift_reg_out1
    );
CTRL_PROG_EVENT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[5]\,
      I1 => \spi_cnt_reg_n_0_[4]\,
      I2 => \spi_cnt_reg_n_0_[2]\,
      I3 => \spi_cnt_reg_n_0_[3]\,
      I4 => \spi_cnt_reg_n_0_[0]\,
      I5 => \spi_cnt_reg_n_0_[1]\,
      O => CTRL_PROG_EVENT_i_3_n_0
    );
CTRL_PROG_EVENT_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[1]\,
      I1 => \spi_cnt_reg_n_0_[0]\,
      O => CTRL_PROG_EVENT_i_4_n_0
    );
CTRL_PROG_EVENT_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => CTRL_PROG_EVENT_i_1_n_0,
      Q => CTRL_PROG_EVENT
    );
CTRL_READBACK_EVENT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \spi_shift_reg_in_reg_n_0_[16]\,
      I1 => \spi_shift_reg_in_reg_n_0_[17]\,
      I2 => spi_shift_reg_out123_out,
      O => CTRL_READBACK_EVENT_i_1_n_0
    );
CTRL_READBACK_EVENT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_1_in22_in,
      I1 => \spi_cnt_reg_n_0_[5]\,
      I2 => \spi_cnt_reg_n_0_[4]\,
      I3 => CTRL_PROG_EVENT_i_4_n_0,
      I4 => \spi_cnt_reg_n_0_[2]\,
      I5 => \spi_cnt_reg_n_0_[3]\,
      O => spi_shift_reg_out123_out
    );
CTRL_READBACK_EVENT_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_PROG_DATA[15]_i_1_n_0\,
      CLR => RST,
      D => CTRL_READBACK_EVENT_i_1_n_0,
      Q => CTRL_READBACK_EVENT
    );
\CTRL_SPI_ADDR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(1),
      Q => \^ctrl_spi_addr_reg[14]_0\(0)
    );
\CTRL_SPI_ADDR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(11),
      Q => \^ctrl_spi_addr_reg[14]_0\(10)
    );
\CTRL_SPI_ADDR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(12),
      Q => \^ctrl_spi_addr_reg[14]_0\(11)
    );
\CTRL_SPI_ADDR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(13),
      Q => \^ctrl_spi_addr_reg[14]_0\(12)
    );
\CTRL_SPI_ADDR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(14),
      Q => \^ctrl_spi_addr_reg[14]_0\(13)
    );
\CTRL_SPI_ADDR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(15),
      Q => \^ctrl_spi_addr_reg[14]_0\(14)
    );
\CTRL_SPI_ADDR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(16),
      Q => CTRL_SPI_ADDR(15)
    );
\CTRL_SPI_ADDR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(2),
      Q => \^ctrl_spi_addr_reg[14]_0\(1)
    );
\CTRL_SPI_ADDR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(3),
      Q => \^ctrl_spi_addr_reg[14]_0\(2)
    );
\CTRL_SPI_ADDR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(4),
      Q => \^ctrl_spi_addr_reg[14]_0\(3)
    );
\CTRL_SPI_ADDR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(5),
      Q => \^ctrl_spi_addr_reg[14]_0\(4)
    );
\CTRL_SPI_ADDR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(6),
      Q => \^ctrl_spi_addr_reg[14]_0\(5)
    );
\CTRL_SPI_ADDR_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(7),
      Q => \^ctrl_spi_addr_reg[14]_0\(6)
    );
\CTRL_SPI_ADDR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(8),
      Q => \^ctrl_spi_addr_reg[14]_0\(7)
    );
\CTRL_SPI_ADDR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(9),
      Q => \^ctrl_spi_addr_reg[14]_0\(8)
    );
\CTRL_SPI_ADDR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \CTRL_OP_CODE[1]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(10),
      Q => \^ctrl_spi_addr_reg[14]_0\(9)
    );
SPI_AER_SRC_CTRL_nNEUR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => MOSI,
      I1 => SPI_AER_SRC_CTRL_nNEUR_i_2_n_0,
      I2 => SPI_AER_SRC_CTRL_nNEUR_i_3_n_0,
      I3 => SPI_AER_SRC_CTRL_nNEUR_i_4_n_0,
      I4 => \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\,
      I5 => \^spi_aer_src_ctrl_nneur\,
      O => SPI_AER_SRC_CTRL_nNEUR_i_1_n_0
    );
SPI_AER_SRC_CTRL_nNEUR_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[5]\,
      I1 => \spi_addr_reg_n_0_[7]\,
      I2 => \spi_addr_reg_n_0_[6]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      O => SPI_AER_SRC_CTRL_nNEUR_i_2_n_0
    );
SPI_AER_SRC_CTRL_nNEUR_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[3]\,
      I1 => \spi_addr_reg_n_0_[4]\,
      O => SPI_AER_SRC_CTRL_nNEUR_i_3_n_0
    );
SPI_AER_SRC_CTRL_nNEUR_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[1]\,
      I1 => \spi_addr_reg_n_0_[0]\,
      O => SPI_AER_SRC_CTRL_nNEUR_i_4_n_0
    );
SPI_AER_SRC_CTRL_nNEUR_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_AER_SRC_CTRL_nNEUR_i_1_n_0,
      Q => \^spi_aer_src_ctrl_nneur\,
      R => '0'
    );
\SPI_BURST_TIMEREF[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      I5 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      O => SPI_BURST_TIMEREF0
    );
\SPI_BURST_TIMEREF_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => MOSI,
      Q => \^spi_burst_timeref_reg[17]_0\(0),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(10),
      Q => \^spi_burst_timeref_reg[17]_0\(10),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(11),
      Q => \^spi_burst_timeref_reg[17]_0\(11),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(12),
      Q => \^spi_burst_timeref_reg[17]_0\(12),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(13),
      Q => \^spi_burst_timeref_reg[17]_0\(13),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(14),
      Q => \^spi_burst_timeref_reg[17]_0\(14),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(15),
      Q => \^spi_burst_timeref_reg[17]_0\(15),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(16),
      Q => \^spi_burst_timeref_reg[17]_0\(16),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => \spi_shift_reg_in_reg_n_0_[16]\,
      Q => \^spi_burst_timeref_reg[17]_0\(17),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => \spi_shift_reg_in_reg_n_0_[17]\,
      Q => SPI_BURST_TIMEREF(18),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_1_in20_in,
      Q => SPI_BURST_TIMEREF(19),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(1),
      Q => \^spi_burst_timeref_reg[17]_0\(1),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(2),
      Q => \^spi_burst_timeref_reg[17]_0\(2),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(3),
      Q => \^spi_burst_timeref_reg[17]_0\(3),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(4),
      Q => \^spi_burst_timeref_reg[17]_0\(4),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(5),
      Q => \^spi_burst_timeref_reg[17]_0\(5),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(6),
      Q => \^spi_burst_timeref_reg[17]_0\(6),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(7),
      Q => \^spi_burst_timeref_reg[17]_0\(7),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(8),
      Q => \^spi_burst_timeref_reg[17]_0\(8),
      R => '0'
    );
\SPI_BURST_TIMEREF_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_BURST_TIMEREF0,
      D => p_0_in(9),
      Q => \^spi_burst_timeref_reg[17]_0\(9),
      R => '0'
    );
SPI_GATE_ACTIVITY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => MOSI,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[3]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      I5 => \^spi_gate_activity\,
      O => SPI_GATE_ACTIVITY_i_1_n_0
    );
SPI_GATE_ACTIVITY_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_GATE_ACTIVITY_i_1_n_0,
      Q => \^spi_gate_activity\,
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \SPI_MONITOR_NEUR_ADDR[7]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[4]\,
      I2 => \spi_addr_reg_n_0_[3]\,
      I3 => \spi_addr_reg_n_0_[0]\,
      I4 => \spi_addr_reg_n_0_[2]\,
      I5 => \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\,
      O => SPI_MONITOR_NEUR_ADDR0
    );
\SPI_MONITOR_NEUR_ADDR[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[5]\,
      I1 => \spi_addr_reg_n_0_[7]\,
      I2 => \spi_addr_reg_n_0_[6]\,
      I3 => \spi_addr_reg_n_0_[1]\,
      O => \SPI_MONITOR_NEUR_ADDR[7]_i_2_n_0\
    );
\SPI_MONITOR_NEUR_ADDR[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \SPI_MONITOR_NEUR_ADDR[7]_i_4_n_0\,
      I1 => \SPI_MONITOR_NEUR_ADDR[7]_i_5_n_0\,
      I2 => \spi_addr_reg_n_0_[17]\,
      I3 => \spi_addr_reg_n_0_[16]\,
      I4 => CTRL_PROG_EVENT_i_3_n_0,
      O => \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\
    );
\SPI_MONITOR_NEUR_ADDR[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[8]\,
      I1 => \spi_addr_reg_n_0_[9]\,
      I2 => \spi_addr_reg_n_0_[10]\,
      I3 => \spi_addr_reg_n_0_[11]\,
      O => \SPI_MONITOR_NEUR_ADDR[7]_i_4_n_0\
    );
\SPI_MONITOR_NEUR_ADDR[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[12]\,
      I1 => \spi_addr_reg_n_0_[13]\,
      I2 => \spi_addr_reg_n_0_[15]\,
      I3 => \spi_addr_reg_n_0_[14]\,
      O => \SPI_MONITOR_NEUR_ADDR[7]_i_5_n_0\
    );
\SPI_MONITOR_NEUR_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => MOSI,
      Q => \^spi_monitor_neur_addr_reg[7]_0\(0),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(1),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(1),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(2),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(2),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(3),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(3),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(4),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(4),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(5),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(5),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(6),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(6),
      R => '0'
    );
\SPI_MONITOR_NEUR_ADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_NEUR_ADDR0,
      D => p_0_in(7),
      Q => \^spi_monitor_neur_addr_reg[7]_0\(7),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \SPI_MONITOR_SYN_ADDR[7]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[2]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[4]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      I5 => \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\,
      O => SPI_MONITOR_SYN_ADDR0
    );
\SPI_MONITOR_SYN_ADDR[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[5]\,
      I1 => \spi_addr_reg_n_0_[7]\,
      I2 => \spi_addr_reg_n_0_[6]\,
      I3 => \spi_addr_reg_n_0_[0]\,
      O => \SPI_MONITOR_SYN_ADDR[7]_i_2_n_0\
    );
\SPI_MONITOR_SYN_ADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => MOSI,
      Q => Q(0),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(1),
      Q => Q(1),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(2),
      Q => Q(2),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(3),
      Q => Q(3),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(4),
      Q => Q(4),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(5),
      Q => Q(5),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(6),
      Q => Q(6),
      R => '0'
    );
\SPI_MONITOR_SYN_ADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => SPI_MONITOR_SYN_ADDR0,
      D => p_0_in(7),
      Q => SPI_MONITOR_SYN_ADDR(7),
      R => '0'
    );
SPI_OPEN_LOOP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => MOSI,
      I1 => \spi_addr_reg_n_0_[3]\,
      I2 => \spi_addr_reg_n_0_[2]\,
      I3 => \spi_addr_reg_n_0_[0]\,
      I4 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      I5 => \^spi_open_loop\,
      O => SPI_OPEN_LOOP_i_1_n_0
    );
SPI_OPEN_LOOP_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_OPEN_LOOP_i_1_n_0,
      Q => \^spi_open_loop\,
      R => '0'
    );
SPI_OUT_AER_MONITOR_EN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => MOSI,
      I1 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => SPI_OUT_AER_MONITOR_EN_i_2_n_0,
      I4 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      I5 => \^spi_out_aer_monitor_en\,
      O => SPI_OUT_AER_MONITOR_EN_i_1_n_0
    );
SPI_OUT_AER_MONITOR_EN_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[2]\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[3]\,
      O => SPI_OUT_AER_MONITOR_EN_i_2_n_0
    );
SPI_OUT_AER_MONITOR_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_OUT_AER_MONITOR_EN_i_1_n_0,
      Q => \^spi_out_aer_monitor_en\,
      R => '0'
    );
SPI_PROPAGATE_UNMAPPED_SYN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => MOSI,
      I1 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => SPI_PROPAGATE_UNMAPPED_SYN_i_2_n_0,
      I4 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      I5 => \^spi_propagate_unmapped_syn\,
      O => SPI_PROPAGATE_UNMAPPED_SYN_i_1_n_0
    );
SPI_PROPAGATE_UNMAPPED_SYN_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[3]\,
      I1 => \spi_addr_reg_n_0_[2]\,
      I2 => \spi_addr_reg_n_0_[0]\,
      O => SPI_PROPAGATE_UNMAPPED_SYN_i_2_n_0
    );
SPI_PROPAGATE_UNMAPPED_SYN_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_PROPAGATE_UNMAPPED_SYN_i_1_n_0,
      Q => \^spi_propagate_unmapped_syn\,
      R => '0'
    );
SPI_SDSP_ON_SYN_STIM_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => MOSI,
      I1 => SPI_SDSP_ON_SYN_STIM_i_2_n_0,
      I2 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      I3 => \^spi_sdsp_on_syn_stim\,
      O => SPI_SDSP_ON_SYN_STIM_i_1_n_0
    );
SPI_SDSP_ON_SYN_STIM_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[0]\,
      I1 => \spi_addr_reg_n_0_[3]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      O => SPI_SDSP_ON_SYN_STIM_i_2_n_0
    );
SPI_SDSP_ON_SYN_STIM_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_SDSP_ON_SYN_STIM_i_1_n_0,
      Q => \^spi_sdsp_on_syn_stim\,
      R => '0'
    );
SPI_UPDATE_UNMAPPED_SYN_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => MOSI,
      I1 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      I2 => SPI_UPDATE_UNMAPPED_SYN_i_2_n_0,
      I3 => SPI_AER_SRC_CTRL_nNEUR_i_4_n_0,
      I4 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      I5 => \^spi_update_unmapped_syn\,
      O => SPI_UPDATE_UNMAPPED_SYN_i_1_n_0
    );
SPI_UPDATE_UNMAPPED_SYN_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[2]\,
      I1 => \spi_addr_reg_n_0_[3]\,
      O => SPI_UPDATE_UNMAPPED_SYN_i_2_n_0
    );
SPI_UPDATE_UNMAPPED_SYN_reg: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => SPI_UPDATE_UNMAPPED_SYN_i_1_n_0,
      Q => \^spi_update_unmapped_syn\,
      R => '0'
    );
\SRAM_reg_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => \SRAM_reg_0_i_79__0_n_0\,
      I2 => CTRL_PROG_DATA(9),
      I3 => \SRAM_reg_0_i_78__0_n_0\,
      I4 => SRAM_reg_1_15(25),
      O => SRAM_reg_1(25)
    );
\SRAM_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCC8F88"
    )
        port map (
      I0 => \SRAM_reg_0_i_77__0_n_0\,
      I1 => SRAM_reg_1_15(24),
      I2 => \SRAM_reg_0_i_78__0_n_0\,
      I3 => \^ctrl_prog_data_reg[7]_0\(0),
      I4 => \SRAM_reg_0_i_79__0_n_0\,
      I5 => CTRL_PROG_DATA(8),
      O => SRAM_reg_1(24)
    );
\SRAM_reg_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_80__0_n_0\,
      I4 => SRAM_reg_1_15(23),
      O => SRAM_reg_1(23)
    );
\SRAM_reg_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_80__0_n_0\,
      I4 => SRAM_reg_1_15(22),
      O => SRAM_reg_1(22)
    );
\SRAM_reg_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_80__0_n_0\,
      I4 => SRAM_reg_1_15(21),
      O => SRAM_reg_1(21)
    );
\SRAM_reg_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_80__0_n_0\,
      I4 => SRAM_reg_1_15(20),
      O => SRAM_reg_1(20)
    );
\SRAM_reg_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_80__0_n_0\,
      I4 => SRAM_reg_1_15(19),
      O => SRAM_reg_1(19)
    );
SRAM_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(18),
      I1 => \SRAM_reg_0_i_80__0_n_0\,
      I2 => CTRL_PROG_DATA(10),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(2),
      O => SRAM_reg_1(18)
    );
SRAM_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => CTRL_PROG_DATA(8),
      I2 => \SRAM_reg_0_i_48__0_n_0\,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(0),
      I5 => SRAM_reg_0,
      O => \^d\(0)
    );
\SRAM_reg_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(17),
      I1 => \SRAM_reg_0_i_80__0_n_0\,
      I2 => CTRL_PROG_DATA(9),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(1),
      O => SRAM_reg_1(17)
    );
\SRAM_reg_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => CTRL_PROG_DATA(8),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_80__0_n_0\,
      I4 => SRAM_reg_1_15(16),
      O => SRAM_reg_1(16)
    );
\SRAM_reg_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(15),
      O => SRAM_reg_1(15)
    );
\SRAM_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(14),
      O => SRAM_reg_1(14)
    );
\SRAM_reg_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(13),
      O => SRAM_reg_1(13)
    );
\SRAM_reg_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(12),
      O => SRAM_reg_1(12)
    );
\SRAM_reg_0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(11),
      O => SRAM_reg_1(11)
    );
\SRAM_reg_0_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => CTRL_PROG_DATA(10),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(10),
      O => SRAM_reg_1(10)
    );
\SRAM_reg_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => CTRL_PROG_DATA(9),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_81__0_n_0\,
      I4 => SRAM_reg_1_15(9),
      O => SRAM_reg_1(9)
    );
\SRAM_reg_0_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(8),
      I1 => \SRAM_reg_0_i_81__0_n_0\,
      I2 => CTRL_PROG_DATA(8),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(0),
      O => SRAM_reg_1(8)
    );
\SRAM_reg_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(15),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(7),
      O => SRAM_reg_1(7)
    );
\SRAM_reg_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(14),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(6),
      O => SRAM_reg_1(6)
    );
\SRAM_reg_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(13),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(5),
      O => SRAM_reg_1(5)
    );
\SRAM_reg_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(12),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(4),
      O => SRAM_reg_1(4)
    );
\SRAM_reg_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(11),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(3),
      O => SRAM_reg_1(3)
    );
\SRAM_reg_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(10),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(2),
      O => SRAM_reg_1(2)
    );
\SRAM_reg_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(9),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(1),
      O => SRAM_reg_1(1)
    );
\SRAM_reg_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => SRAM_reg_1_15(0),
      I1 => \SRAM_reg_0_i_82__0_n_0\,
      I2 => \SRAM_reg_0_i_83__0_n_0\,
      I3 => CTRL_PROG_DATA(8),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => \^ctrl_prog_data_reg[7]_0\(0),
      O => SRAM_reg_1(0)
    );
\SRAM_reg_0_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => SRAM_reg_0_i_85_n_0,
      I2 => CTRL_PROG_DATA(11),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_15(67),
      O => SRAM_reg_1(67)
    );
\SRAM_reg_0_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => SRAM_reg_1_15(66),
      I1 => SRAM_reg_0_i_85_n_0,
      I2 => CTRL_PROG_DATA(10),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(2),
      O => SRAM_reg_1(66)
    );
\SRAM_reg_0_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => SRAM_reg_0_i_85_n_0,
      I2 => CTRL_PROG_DATA(9),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_15(65),
      O => SRAM_reg_1(65)
    );
\SRAM_reg_0_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => SRAM_reg_0_i_85_n_0,
      I2 => CTRL_PROG_DATA(8),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_15(64),
      O => SRAM_reg_1(64)
    );
\SRAM_reg_0_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => SRAM_reg_1_15(63),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(15),
      I4 => \^ctrl_prog_data_reg[7]_0\(7),
      O => SRAM_reg_1(63)
    );
\SRAM_reg_0_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => SRAM_reg_1_15(62),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(14),
      I4 => \^ctrl_prog_data_reg[7]_0\(6),
      O => SRAM_reg_1(62)
    );
SRAM_reg_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(3),
      O => \CTRL_PROG_DATA_reg[3]_3\
    );
\SRAM_reg_0_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => SRAM_reg_1_15(61),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(13),
      I4 => \^ctrl_prog_data_reg[7]_0\(5),
      O => SRAM_reg_1(61)
    );
SRAM_reg_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(60),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(4),
      I3 => \SRAM_reg_0_i_87__0_n_0\,
      I4 => CTRL_PROG_DATA(12),
      O => SRAM_reg_1(60)
    );
\SRAM_reg_0_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(59),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(3),
      I3 => \SRAM_reg_0_i_87__0_n_0\,
      I4 => CTRL_PROG_DATA(11),
      O => SRAM_reg_1(59)
    );
SRAM_reg_0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => CTRL_PROG_DATA(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(2),
      O => \CTRL_PROG_DATA_reg[2]_3\
    );
\SRAM_reg_0_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(58),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(2),
      I3 => \SRAM_reg_0_i_87__0_n_0\,
      I4 => CTRL_PROG_DATA(10),
      O => SRAM_reg_1(58)
    );
\SRAM_reg_0_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(57),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(1),
      I3 => \SRAM_reg_0_i_87__0_n_0\,
      I4 => CTRL_PROG_DATA(9),
      O => SRAM_reg_1(57)
    );
SRAM_reg_0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(1),
      O => \CTRL_PROG_DATA_reg[1]_3\
    );
\SRAM_reg_0_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(56),
      I1 => \SRAM_reg_0_i_86__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(0),
      I3 => \SRAM_reg_0_i_87__0_n_0\,
      I4 => CTRL_PROG_DATA(8),
      O => SRAM_reg_1(56)
    );
SRAM_reg_0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(55),
      O => SRAM_reg_1(55)
    );
\SRAM_reg_0_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(13),
      I1 => \^ctrl_spi_addr_reg[14]_0\(14),
      O => \SRAM_reg_0_i_48__0_n_0\
    );
\SRAM_reg_0_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(54),
      O => SRAM_reg_1(54)
    );
\SRAM_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC8FCCCCCC88"
    )
        port map (
      I0 => \SRAM_reg_0_i_77__0_n_0\,
      I1 => SRAM_reg_1_15(31),
      I2 => \SRAM_reg_0_i_78__0_n_0\,
      I3 => \SRAM_reg_0_i_79__0_n_0\,
      I4 => CTRL_PROG_DATA(15),
      I5 => \^ctrl_prog_data_reg[7]_0\(7),
      O => SRAM_reg_1(31)
    );
\SRAM_reg_0_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(53),
      O => SRAM_reg_1(53)
    );
\SRAM_reg_0_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(52),
      O => SRAM_reg_1(52)
    );
\SRAM_reg_0_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(51),
      O => SRAM_reg_1(51)
    );
\SRAM_reg_0_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => CTRL_PROG_DATA(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(50),
      O => SRAM_reg_1(50)
    );
\SRAM_reg_0_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => SRAM_reg_1_15(49),
      O => SRAM_reg_1(49)
    );
\SRAM_reg_0_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => SRAM_reg_1_15(48),
      I1 => CTRL_PROG_DATA(8),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_86__0_n_0\,
      I4 => \^ctrl_prog_data_reg[7]_0\(0),
      O => SRAM_reg_1(48)
    );
\SRAM_reg_0_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => SRAM_reg_1_15(47),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => \SRAM_reg_0_i_89__0_n_0\,
      I4 => CTRL_PROG_DATA(15),
      I5 => \^ctrl_prog_data_reg[7]_0\(7),
      O => SRAM_reg_1(47)
    );
\SRAM_reg_0_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(46),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(6),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(14),
      O => SRAM_reg_1(46)
    );
\SRAM_reg_0_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(45),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(5),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(13),
      O => SRAM_reg_1(45)
    );
\SRAM_reg_0_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(44),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(4),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(12),
      O => SRAM_reg_1(44)
    );
\SRAM_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC8FCCCCCC88"
    )
        port map (
      I0 => \SRAM_reg_0_i_77__0_n_0\,
      I1 => SRAM_reg_1_15(30),
      I2 => \SRAM_reg_0_i_78__0_n_0\,
      I3 => \SRAM_reg_0_i_79__0_n_0\,
      I4 => CTRL_PROG_DATA(14),
      I5 => \^ctrl_prog_data_reg[7]_0\(6),
      O => SRAM_reg_1(30)
    );
\SRAM_reg_0_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(43),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(3),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(11),
      O => SRAM_reg_1(43)
    );
\SRAM_reg_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(42),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(2),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(10),
      O => SRAM_reg_1(42)
    );
\SRAM_reg_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(41),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(1),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(9),
      O => SRAM_reg_1(41)
    );
\SRAM_reg_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAB8B8AAB8"
    )
        port map (
      I0 => SRAM_reg_1_15(40),
      I1 => \SRAM_reg_0_i_88__0_n_0\,
      I2 => \^ctrl_prog_data_reg[7]_0\(0),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(8),
      O => SRAM_reg_1(40)
    );
\SRAM_reg_0_i_64__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(39),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(15),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(7),
      O => SRAM_reg_1(39)
    );
\SRAM_reg_0_i_65__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(38),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(14),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(6),
      O => SRAM_reg_1(38)
    );
\SRAM_reg_0_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(37),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(13),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(5),
      O => SRAM_reg_1(37)
    );
\SRAM_reg_0_i_67__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(36),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(12),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(4),
      O => SRAM_reg_1(36)
    );
\SRAM_reg_0_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(35),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(11),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(3),
      O => SRAM_reg_1(35)
    );
\SRAM_reg_0_i_69__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(34),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(10),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(2),
      O => SRAM_reg_1(34)
    );
\SRAM_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC8FCCCCCC88"
    )
        port map (
      I0 => \SRAM_reg_0_i_77__0_n_0\,
      I1 => SRAM_reg_1_15(29),
      I2 => \SRAM_reg_0_i_78__0_n_0\,
      I3 => \SRAM_reg_0_i_79__0_n_0\,
      I4 => CTRL_PROG_DATA(13),
      I5 => \^ctrl_prog_data_reg[7]_0\(5),
      O => SRAM_reg_1(29)
    );
\SRAM_reg_0_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => SRAM_reg_1_15(33),
      I1 => \SRAM_reg_0_i_90__0_n_0\,
      I2 => CTRL_PROG_DATA(9),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => \^ctrl_prog_data_reg[7]_0\(1),
      O => SRAM_reg_1(33)
    );
\SRAM_reg_0_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => CTRL_PROG_DATA(8),
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => \SRAM_reg_0_i_90__0_n_0\,
      I4 => SRAM_reg_1_15(32),
      O => SRAM_reg_1(32)
    );
\SRAM_reg_0_i_74__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => SRAM_reg_0_i_85_n_0,
      I2 => CTRL_PROG_DATA(13),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_15(69),
      O => SRAM_reg_1(69)
    );
\SRAM_reg_0_i_75__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => SRAM_reg_0_i_85_n_0,
      I2 => CTRL_PROG_DATA(12),
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_15(68),
      O => SRAM_reg_1(68)
    );
\SRAM_reg_0_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \SRAM_reg_0_i_82__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      I3 => SPI_GATE_ACTIVITY_sync,
      O => \SRAM_reg_0_i_77__0_n_0\
    );
\SRAM_reg_0_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(9),
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \SRAM_reg_0_i_82__0_n_0\,
      I3 => SPI_GATE_ACTIVITY_sync,
      O => \SRAM_reg_0_i_78__0_n_0\
    );
\SRAM_reg_0_i_79__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(10),
      I1 => \^ctrl_spi_addr_reg[14]_0\(8),
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      O => \SRAM_reg_0_i_79__0_n_0\
    );
\SRAM_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC8FCCCCCC88"
    )
        port map (
      I0 => \SRAM_reg_0_i_77__0_n_0\,
      I1 => SRAM_reg_1_15(28),
      I2 => \SRAM_reg_0_i_78__0_n_0\,
      I3 => \SRAM_reg_0_i_79__0_n_0\,
      I4 => CTRL_PROG_DATA(12),
      I5 => \^ctrl_prog_data_reg[7]_0\(4),
      O => SRAM_reg_1(28)
    );
\SRAM_reg_0_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(10),
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_82__0_n_0\,
      O => \SRAM_reg_0_i_80__0_n_0\
    );
\SRAM_reg_0_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \SRAM_reg_0_i_82__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \^ctrl_spi_addr_reg[14]_0\(9),
      O => \SRAM_reg_0_i_81__0_n_0\
    );
\SRAM_reg_0_i_82__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => CTRL_SPI_ADDR(15),
      I1 => \^ctrl_spi_addr_reg[14]_0\(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(12),
      I4 => \^ctrl_spi_addr_reg[14]_0\(11),
      O => \SRAM_reg_0_i_82__0_n_0\
    );
\SRAM_reg_0_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(8),
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => SPI_GATE_ACTIVITY_sync,
      O => \SRAM_reg_0_i_83__0_n_0\
    );
\SRAM_reg_0_i_84__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(9),
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      O => \SRAM_reg_0_i_84__0_n_0\
    );
SRAM_reg_0_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \SRAM_reg_0_i_95__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => SRAM_reg_0_i_85_n_0
    );
\SRAM_reg_0_i_86__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => \SRAM_reg_0_i_82__0_n_0\,
      O => \SRAM_reg_0_i_86__0_n_0\
    );
SRAM_reg_0_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => AERIN_ADDR(1),
      I1 => \^spi_sdsp_on_syn_stim\,
      I2 => AERIN_ADDR(0),
      O => AERIN_ADDR_1_sn_1
    );
\SRAM_reg_0_i_87__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(10),
      I1 => \^ctrl_spi_addr_reg[14]_0\(8),
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      O => \SRAM_reg_0_i_87__0_n_0\
    );
\SRAM_reg_0_i_88__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(10),
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \SRAM_reg_0_i_82__0_n_0\,
      I3 => SPI_GATE_ACTIVITY_sync,
      O => \SRAM_reg_0_i_88__0_n_0\
    );
\SRAM_reg_0_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(8),
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      O => \SRAM_reg_0_i_89__0_n_0\
    );
\SRAM_reg_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => \SRAM_reg_0_i_79__0_n_0\,
      I2 => CTRL_PROG_DATA(11),
      I3 => \SRAM_reg_0_i_78__0_n_0\,
      I4 => SRAM_reg_1_15(27),
      O => SRAM_reg_1(27)
    );
\SRAM_reg_0_i_90__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(9),
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \SRAM_reg_0_i_82__0_n_0\,
      O => \SRAM_reg_0_i_90__0_n_0\
    );
\SRAM_reg_0_i_91__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => CTRL_PROG_DATA(15),
      I1 => \^ctrl_prog_data_reg[7]_0\(7),
      I2 => SRAM_reg_0_i_85_n_0,
      I3 => SRAM_reg_1_15(71),
      O => \CTRL_PROG_DATA_reg[15]_3\
    );
\SRAM_reg_0_i_93__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => CTRL_PROG_DATA(14),
      I1 => \^ctrl_prog_data_reg[7]_0\(6),
      I2 => SRAM_reg_0_i_85_n_0,
      I3 => SRAM_reg_1_15(70),
      O => \CTRL_PROG_DATA_reg[14]_1\
    );
\SRAM_reg_0_i_95__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(11),
      I1 => CTRL_SPI_ADDR(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(12),
      O => \SRAM_reg_0_i_95__0_n_0\
    );
\SRAM_reg_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => \SRAM_reg_0_i_79__0_n_0\,
      I2 => CTRL_PROG_DATA(10),
      I3 => \SRAM_reg_0_i_78__0_n_0\,
      I4 => SRAM_reg_1_15(26),
      O => SRAM_reg_1(26)
    );
SRAM_reg_1_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CTRL_PROG_DATA(10),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_198_n_0,
      O => \CTRL_PROG_DATA_reg[10]_0\
    );
SRAM_reg_1_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CTRL_PROG_DATA(9),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_198_n_0,
      O => \CTRL_PROG_DATA_reg[9]_1\
    );
SRAM_reg_1_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888C08888"
    )
        port map (
      I0 => SRAM_reg_1_15(80),
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^ctrl_prog_data_reg[7]_0\(0),
      I3 => CTRL_PROG_DATA(8),
      I4 => SRAM_reg_1_i_181_n_0,
      I5 => SRAM_reg_1_i_198_n_0,
      O => SRAM_reg_1_8
    );
SRAM_reg_1_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(15),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(79),
      O => \CTRL_PROG_DATA_reg[7]_5\
    );
SRAM_reg_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(5),
      O => \CTRL_PROG_DATA_reg[5]_3\
    );
SRAM_reg_1_i_113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => SRAM_reg_1_15(78),
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => SRAM_reg_1_i_210_n_0,
      I3 => \^ctrl_prog_data_reg[7]_0\(6),
      O => SRAM_reg_1_10
    );
SRAM_reg_1_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(13),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(77),
      O => \CTRL_PROG_DATA_reg[5]_4\
    );
SRAM_reg_1_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(12),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(76),
      O => \CTRL_PROG_DATA_reg[4]_0\
    );
SRAM_reg_1_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(11),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(75),
      O => \CTRL_PROG_DATA_reg[3]_6\
    );
SRAM_reg_1_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(10),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(74),
      O => \CTRL_PROG_DATA_reg[2]_5\
    );
SRAM_reg_1_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(9),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(73),
      O => \CTRL_PROG_DATA_reg[1]_4\
    );
SRAM_reg_1_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => SRAM_reg_1_i_209_n_0,
      I2 => \SRAM_reg_0_i_95__0_n_0\,
      I3 => CTRL_PROG_DATA(8),
      I4 => \SRAM_reg_0_i_84__0_n_0\,
      I5 => SRAM_reg_1_15(72),
      O => \CTRL_PROG_DATA_reg[0]_0\
    );
SRAM_reg_1_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \SRAM_reg_0_i_95__0_n_0\,
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      O => SRAM_reg_1_i_126_n_0
    );
SRAM_reg_1_i_127: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => SPI_GATE_ACTIVITY_sync,
      O => SRAM_reg_1_i_127_n_0
    );
SRAM_reg_1_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => CTRL_PROG_DATA(12),
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      O => SRAM_reg_1_i_128_n_0
    );
SRAM_reg_1_i_129: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \SRAM_reg_0_i_95__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      O => SRAM_reg_1_i_129_n_0
    );
SRAM_reg_1_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(106),
      I1 => \^ctrl_prog_data_reg[7]_0\(3),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(11),
      I4 => SRAM_reg_1_i_129_n_0,
      O => SRAM_reg_1_7
    );
SRAM_reg_1_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(105),
      I1 => \^ctrl_prog_data_reg[7]_0\(2),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(10),
      I4 => SRAM_reg_1_i_129_n_0,
      O => SRAM_reg_1_6
    );
SRAM_reg_1_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAA00000000"
    )
        port map (
      I0 => SRAM_reg_1_15(104),
      I1 => \^ctrl_prog_data_reg[7]_0\(1),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(9),
      I4 => SRAM_reg_1_i_129_n_0,
      I5 => SPI_GATE_ACTIVITY_sync,
      O => SRAM_reg_1_5
    );
SRAM_reg_1_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACAAAA00000000"
    )
        port map (
      I0 => SRAM_reg_1_15(103),
      I1 => \^ctrl_prog_data_reg[7]_0\(0),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(8),
      I4 => SRAM_reg_1_i_129_n_0,
      I5 => SPI_GATE_ACTIVITY_sync,
      O => SRAM_reg_1_4
    );
SRAM_reg_1_i_139: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => CTRL_PROG_DATA(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => \CTRL_PROG_DATA_reg[15]_0\
    );
SRAM_reg_1_i_141: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => \CTRL_PROG_DATA_reg[14]_0\
    );
SRAM_reg_1_i_143: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => \CTRL_PROG_DATA_reg[13]_0\
    );
SRAM_reg_1_i_146: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => CTRL_PROG_DATA(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => \CTRL_PROG_DATA_reg[12]_0\
    );
SRAM_reg_1_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C088C0C0C0C0"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => SRAM_reg_1_15(102),
      I3 => \^ctrl_spi_addr_reg[14]_0\(8),
      I4 => CTRL_PROG_DATA(11),
      I5 => SRAM_reg_1_i_129_n_0,
      O => \CTRL_PROG_DATA_reg[3]_4\
    );
SRAM_reg_1_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C088C0C0C0C0"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => SRAM_reg_1_15(101),
      I3 => \^ctrl_spi_addr_reg[14]_0\(8),
      I4 => CTRL_PROG_DATA(10),
      I5 => SRAM_reg_1_i_129_n_0,
      O => \CTRL_PROG_DATA_reg[2]_4\
    );
SRAM_reg_1_i_152: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => \CTRL_PROG_DATA_reg[9]_0\
    );
SRAM_reg_1_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SRAM_reg_1_i_129_n_0,
      I1 => CTRL_PROG_DATA(8),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => \CTRL_PROG_DATA_reg[8]_0\
    );
SRAM_reg_1_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFF00A20000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \SRAM_reg_0_i_89__0_n_0\,
      I3 => CTRL_PROG_DATA(15),
      I4 => SRAM_reg_1_i_230_n_0,
      I5 => SRAM_reg_1_15(100),
      O => \CTRL_PROG_DATA_reg[7]_6\
    );
SRAM_reg_1_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACACCCAC"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => SRAM_reg_1_15(99),
      I2 => SRAM_reg_1_i_230_n_0,
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(14),
      O => \CTRL_PROG_DATA_reg[6]_4\
    );
SRAM_reg_1_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACACCCAC"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => SRAM_reg_1_15(98),
      I2 => SRAM_reg_1_i_230_n_0,
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \SRAM_reg_0_i_89__0_n_0\,
      I5 => CTRL_PROG_DATA(13),
      O => \CTRL_PROG_DATA_reg[5]_5\
    );
SRAM_reg_1_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFF00A20000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \SRAM_reg_0_i_89__0_n_0\,
      I3 => CTRL_PROG_DATA(12),
      I4 => SRAM_reg_1_i_230_n_0,
      I5 => SRAM_reg_1_15(97),
      O => \CTRL_PROG_DATA_reg[4]_1\
    );
SRAM_reg_1_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCACAAAAAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(96),
      I1 => \^ctrl_prog_data_reg[7]_0\(3),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => \SRAM_reg_0_i_89__0_n_0\,
      I4 => CTRL_PROG_DATA(11),
      I5 => SRAM_reg_1_i_230_n_0,
      O => SRAM_reg_1_13
    );
SRAM_reg_1_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCACAAAAAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(95),
      I1 => \^ctrl_prog_data_reg[7]_0\(2),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => \SRAM_reg_0_i_89__0_n_0\,
      I4 => CTRL_PROG_DATA(10),
      I5 => SRAM_reg_1_i_230_n_0,
      O => SRAM_reg_1_12
    );
SRAM_reg_1_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFF00A20000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \SRAM_reg_0_i_89__0_n_0\,
      I3 => CTRL_PROG_DATA(9),
      I4 => SRAM_reg_1_i_230_n_0,
      I5 => SRAM_reg_1_15(94),
      O => \CTRL_PROG_DATA_reg[1]_5\
    );
SRAM_reg_1_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCACAAAAAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(93),
      I1 => \^ctrl_prog_data_reg[7]_0\(0),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      I3 => \SRAM_reg_0_i_89__0_n_0\,
      I4 => CTRL_PROG_DATA(8),
      I5 => SRAM_reg_1_i_230_n_0,
      O => SRAM_reg_1_11
    );
SRAM_reg_1_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F20000"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(11),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(9),
      I4 => \^ctrl_spi_addr_reg[14]_0\(10),
      I5 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => SRAM_reg_1_i_173_n_0
    );
SRAM_reg_1_i_181: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(12),
      I1 => \^ctrl_spi_addr_reg[14]_0\(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => CTRL_SPI_ADDR(15),
      O => SRAM_reg_1_i_181_n_0
    );
SRAM_reg_1_i_189: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \SRAM_reg_0_i_95__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(10),
      O => SRAM_reg_1_i_189_n_0
    );
SRAM_reg_1_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0DFFFF"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(11),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => \^ctrl_spi_addr_reg[14]_0\(9),
      I5 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => SRAM_reg_1_i_198_n_0
    );
SRAM_reg_1_i_209: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(10),
      I1 => \^ctrl_spi_addr_reg[14]_0\(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      O => SRAM_reg_1_i_209_n_0
    );
SRAM_reg_1_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \SRAM_reg_0_i_95__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(8),
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      I3 => \^ctrl_spi_addr_reg[14]_0\(10),
      I4 => CTRL_PROG_DATA(14),
      O => SRAM_reg_1_i_210_n_0
    );
SRAM_reg_1_i_230: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \SRAM_reg_0_i_95__0_n_0\,
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(9),
      O => SRAM_reg_1_i_230_n_0
    );
\SRAM_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88880FFF0F00"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => SRAM_reg_1_i_60_n_0,
      I2 => SRAM_reg_1_18,
      I3 => SRAM_reg_1_17,
      I4 => SRAM_reg_1_15(92),
      I5 => SPI_GATE_ACTIVITY_sync,
      O => SRAM_reg_1(71)
    );
SRAM_reg_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => SRAM_reg_1_i_62_n_0,
      I2 => SPI_GATE_ACTIVITY_sync,
      I3 => SRAM_reg_1_15(90),
      I4 => SRAM_reg_1_17,
      I5 => SRAM_reg_1_15(91),
      O => SRAM_reg_1(70)
    );
\SRAM_reg_1_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCC4CCC4CCC4"
    )
        port map (
      I0 => SRAM_reg_1_i_126_n_0,
      I1 => SRAM_reg_1_15(110),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(15),
      I4 => \^ctrl_prog_data_reg[7]_0\(7),
      I5 => SRAM_reg_1_i_127_n_0,
      O => SRAM_reg_1(75)
    );
\SRAM_reg_1_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCC4CCC4CCC4"
    )
        port map (
      I0 => SRAM_reg_1_i_126_n_0,
      I1 => SRAM_reg_1_15(109),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(14),
      I4 => \^ctrl_prog_data_reg[7]_0\(6),
      I5 => SRAM_reg_1_i_127_n_0,
      O => SRAM_reg_1(74)
    );
\SRAM_reg_1_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCC4CCC4CCC4"
    )
        port map (
      I0 => SRAM_reg_1_i_126_n_0,
      I1 => SRAM_reg_1_15(108),
      I2 => \SRAM_reg_0_i_87__0_n_0\,
      I3 => CTRL_PROG_DATA(13),
      I4 => \^ctrl_prog_data_reg[7]_0\(5),
      I5 => SRAM_reg_1_i_127_n_0,
      O => SRAM_reg_1(73)
    );
\SRAM_reg_1_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFF20FF"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => SRAM_reg_1_i_128_n_0,
      I2 => SRAM_reg_1_i_129_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => SRAM_reg_1_15(107),
      I5 => SRAM_reg_1_16,
      O => SRAM_reg_1(72)
    );
SRAM_reg_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => \SRAM_reg_0_i_48__0_n_0\,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(4),
      I5 => SRAM_reg_1_14,
      O => \^d\(1)
    );
SRAM_reg_1_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => CTRL_PROG_DATA(15),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_173_n_0,
      O => \CTRL_PROG_DATA_reg[15]_2\
    );
SRAM_reg_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(7),
      O => \CTRL_PROG_DATA_reg[7]_4\
    );
SRAM_reg_1_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => SRAM_reg_1_i_173_n_0,
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(14),
      I5 => CTRL_SPI_ADDR(15),
      O => SRAM_reg_1_i_60_n_0
    );
SRAM_reg_1_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => SRAM_reg_1_i_173_n_0,
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(14),
      I5 => CTRL_SPI_ADDR(15),
      O => SRAM_reg_1_i_62_n_0
    );
SRAM_reg_1_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => SRAM_reg_1_i_173_n_0,
      I1 => CTRL_PROG_DATA(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(14),
      I5 => CTRL_SPI_ADDR(15),
      O => \CTRL_PROG_DATA_reg[12]_2\
    );
SRAM_reg_1_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C088C0C0C0C0C0"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => SRAM_reg_1_15(89),
      I3 => SRAM_reg_1_i_181_n_0,
      I4 => CTRL_PROG_DATA(11),
      I5 => SRAM_reg_1_i_173_n_0,
      O => \CTRL_PROG_DATA_reg[3]_5\
    );
SRAM_reg_1_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => SRAM_reg_1_i_173_n_0,
      I1 => CTRL_PROG_DATA(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(14),
      I5 => CTRL_SPI_ADDR(15),
      O => \CTRL_PROG_DATA_reg[10]_1\
    );
SRAM_reg_1_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => SRAM_reg_1_i_173_n_0,
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(14),
      I5 => CTRL_SPI_ADDR(15),
      O => \CTRL_PROG_DATA_reg[9]_2\
    );
SRAM_reg_1_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => SRAM_reg_1_i_173_n_0,
      I1 => CTRL_PROG_DATA(8),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => \^ctrl_spi_addr_reg[14]_0\(14),
      I5 => CTRL_SPI_ADDR(15),
      O => \CTRL_PROG_DATA_reg[8]_1\
    );
SRAM_reg_1_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA200000080"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => SRAM_reg_1_i_189_n_0,
      I2 => \^ctrl_prog_data_reg[7]_0\(7),
      I3 => CTRL_PROG_DATA(15),
      I4 => \SRAM_reg_0_i_79__0_n_0\,
      I5 => SRAM_reg_1_15(88),
      O => SPI_GATE_ACTIVITY_sync_reg_1
    );
SRAM_reg_1_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA200000080"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => SRAM_reg_1_i_189_n_0,
      I2 => \^ctrl_prog_data_reg[7]_0\(6),
      I3 => CTRL_PROG_DATA(14),
      I4 => \SRAM_reg_0_i_79__0_n_0\,
      I5 => SRAM_reg_1_15(87),
      O => SPI_GATE_ACTIVITY_sync_reg_0
    );
SRAM_reg_1_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA200000080"
    )
        port map (
      I0 => SPI_GATE_ACTIVITY_sync,
      I1 => SRAM_reg_1_i_189_n_0,
      I2 => \^ctrl_prog_data_reg[7]_0\(5),
      I3 => CTRL_PROG_DATA(13),
      I4 => \SRAM_reg_0_i_79__0_n_0\,
      I5 => SRAM_reg_1_15(86),
      O => SPI_GATE_ACTIVITY_sync_reg
    );
SRAM_reg_1_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54575555"
    )
        port map (
      I0 => SRAM_reg_1_15(85),
      I1 => \SRAM_reg_0_i_79__0_n_0\,
      I2 => CTRL_PROG_DATA(12),
      I3 => \^ctrl_prog_data_reg[7]_0\(4),
      I4 => SRAM_reg_1_i_189_n_0,
      O => SRAM_reg_1_3
    );
SRAM_reg_1_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => SRAM_reg_1_i_189_n_0,
      I1 => \^ctrl_spi_addr_reg[14]_0\(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(8),
      I3 => \^ctrl_spi_addr_reg[14]_0\(9),
      I4 => CTRL_PROG_DATA(11),
      O => \CTRL_SPI_ADDR_reg[10]_0\
    );
SRAM_reg_1_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(84),
      I1 => \^ctrl_prog_data_reg[7]_0\(2),
      I2 => \SRAM_reg_0_i_79__0_n_0\,
      I3 => CTRL_PROG_DATA(10),
      I4 => SRAM_reg_1_i_189_n_0,
      O => SRAM_reg_1_2
    );
SRAM_reg_1_i_86: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(83),
      I1 => \^ctrl_prog_data_reg[7]_0\(1),
      I2 => \SRAM_reg_0_i_79__0_n_0\,
      I3 => CTRL_PROG_DATA(9),
      I4 => SRAM_reg_1_i_189_n_0,
      O => SRAM_reg_1_1
    );
SRAM_reg_1_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAA"
    )
        port map (
      I0 => SRAM_reg_1_15(82),
      I1 => \^ctrl_prog_data_reg[7]_0\(0),
      I2 => \SRAM_reg_0_i_79__0_n_0\,
      I3 => CTRL_PROG_DATA(8),
      I4 => SRAM_reg_1_i_189_n_0,
      O => SRAM_reg_1_0
    );
SRAM_reg_1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(6),
      O => \CTRL_PROG_DATA_reg[6]_3\
    );
SRAM_reg_1_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CTRL_PROG_DATA(15),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_198_n_0,
      O => \CTRL_PROG_DATA_reg[15]_1\
    );
SRAM_reg_1_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8888888088"
    )
        port map (
      I0 => SRAM_reg_1_15(81),
      I1 => SPI_GATE_ACTIVITY_sync,
      I2 => SRAM_reg_1_i_198_n_0,
      I3 => SRAM_reg_1_i_181_n_0,
      I4 => CTRL_PROG_DATA(14),
      I5 => \^ctrl_prog_data_reg[7]_0\(6),
      O => SRAM_reg_1_9
    );
SRAM_reg_1_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CTRL_PROG_DATA(13),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_198_n_0,
      O => \CTRL_PROG_DATA_reg[13]_1\
    );
SRAM_reg_1_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CTRL_PROG_DATA(12),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_198_n_0,
      O => \CTRL_PROG_DATA_reg[12]_1\
    );
SRAM_reg_1_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CTRL_PROG_DATA(11),
      I1 => \^ctrl_spi_addr_reg[14]_0\(12),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => CTRL_SPI_ADDR(15),
      I5 => SRAM_reg_1_i_198_n_0,
      O => \CTRL_PROG_DATA_reg[11]_0\
    );
SRAM_reg_2_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(9),
      O => \CTRL_PROG_DATA_reg[1]_2\
    );
SRAM_reg_2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(13),
      I1 => \^ctrl_spi_addr_reg[14]_0\(14),
      O => SRAM_reg_2_i_12_n_0
    );
SRAM_reg_2_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AERIN_ADDR(1),
      I1 => \^spi_sdsp_on_syn_stim\,
      I2 => AERIN_ADDR(0),
      O => \AERIN_ADDR[1]_0\
    );
SRAM_reg_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => CTRL_PROG_DATA(8),
      I2 => SRAM_reg_2_i_12_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(8),
      I5 => SRAM_reg_2,
      O => \^d\(2)
    );
SRAM_reg_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(11),
      O => \CTRL_PROG_DATA_reg[3]_2\
    );
SRAM_reg_2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => CTRL_PROG_DATA(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(10),
      O => \CTRL_PROG_DATA_reg[2]_2\
    );
SRAM_reg_3_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(13),
      O => \CTRL_PROG_DATA_reg[5]_2\
    );
SRAM_reg_3_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^spi_sdsp_on_syn_stim\,
      I1 => AERIN_ADDR(1),
      I2 => AERIN_ADDR(0),
      O => SPI_SDSP_ON_SYN_STIM_reg_0
    );
SRAM_reg_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => SRAM_reg_2_i_12_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(12),
      I5 => SRAM_reg_3,
      O => \^d\(3)
    );
SRAM_reg_3_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(15),
      O => \CTRL_PROG_DATA_reg[7]_3\
    );
SRAM_reg_3_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(14),
      O => \CTRL_PROG_DATA_reg[6]_2\
    );
SRAM_reg_4_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => Qr(17),
      O => \CTRL_PROG_DATA_reg[1]_1\
    );
SRAM_reg_4_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(14),
      I1 => \^ctrl_spi_addr_reg[14]_0\(13),
      O => SRAM_reg_4_i_12_n_0
    );
SRAM_reg_4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => CTRL_PROG_DATA(8),
      I2 => SRAM_reg_4_i_12_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(16),
      I5 => SRAM_reg_4,
      O => \^d\(4)
    );
SRAM_reg_4_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => Qr(19),
      O => \CTRL_PROG_DATA_reg[3]_1\
    );
SRAM_reg_4_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => CTRL_PROG_DATA(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => Qr(18),
      O => \CTRL_PROG_DATA_reg[2]_1\
    );
SRAM_reg_5_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => Qr(21),
      O => \CTRL_PROG_DATA_reg[5]_1\
    );
SRAM_reg_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => SRAM_reg_4_i_12_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(20),
      I5 => SRAM_reg_5,
      O => \^d\(5)
    );
SRAM_reg_5_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => Qr(23),
      O => \CTRL_PROG_DATA_reg[7]_2\
    );
SRAM_reg_5_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(14),
      I3 => \^ctrl_spi_addr_reg[14]_0\(13),
      I4 => Qr(22),
      O => \CTRL_PROG_DATA_reg[6]_1\
    );
SRAM_reg_6_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(1),
      I1 => CTRL_PROG_DATA(9),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(25),
      O => \CTRL_PROG_DATA_reg[1]_0\
    );
SRAM_reg_6_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ctrl_spi_addr_reg[14]_0\(13),
      I1 => \^ctrl_spi_addr_reg[14]_0\(14),
      O => SRAM_reg_6_i_12_n_0
    );
SRAM_reg_6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(0),
      I1 => CTRL_PROG_DATA(8),
      I2 => SRAM_reg_6_i_12_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(24),
      I5 => SRAM_reg_6,
      O => \^d\(6)
    );
SRAM_reg_6_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(3),
      I1 => CTRL_PROG_DATA(11),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(27),
      O => \CTRL_PROG_DATA_reg[3]_0\
    );
SRAM_reg_6_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(2),
      I1 => CTRL_PROG_DATA(10),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(26),
      O => \CTRL_PROG_DATA_reg[2]_0\
    );
SRAM_reg_7_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(5),
      I1 => CTRL_PROG_DATA(13),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(29),
      O => \CTRL_PROG_DATA_reg[5]_0\
    );
SRAM_reg_7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0020FFEFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(4),
      I1 => CTRL_PROG_DATA(12),
      I2 => SRAM_reg_6_i_12_n_0,
      I3 => SPI_GATE_ACTIVITY_sync,
      I4 => Qr(28),
      I5 => SRAM_reg_7(0),
      O => \^d\(7)
    );
SRAM_reg_7_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(7),
      I1 => CTRL_PROG_DATA(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(31),
      O => \CTRL_PROG_DATA_reg[7]_1\
    );
SRAM_reg_7_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^ctrl_prog_data_reg[7]_0\(6),
      I1 => CTRL_PROG_DATA(14),
      I2 => \^ctrl_spi_addr_reg[14]_0\(13),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => Qr(30),
      O => \CTRL_PROG_DATA_reg[6]_0\
    );
\empty_i_11__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^spi_burst_timeref_reg[17]_0\(6),
      I1 => \^spi_burst_timeref_reg[17]_0\(5),
      I2 => \^spi_burst_timeref_reg[17]_0\(8),
      I3 => \^spi_burst_timeref_reg[17]_0\(4),
      O => \empty_i_11__28_n_0\
    );
\empty_i_12__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => SPI_BURST_TIMEREF(19),
      I1 => \^spi_burst_timeref_reg[17]_0\(7),
      I2 => \^spi_burst_timeref_reg[17]_0\(14),
      I3 => \^spi_burst_timeref_reg[17]_0\(9),
      O => \empty_i_12__16_n_0\
    );
\empty_i_13__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^spi_burst_timeref_reg[17]_0\(17),
      I1 => \^spi_burst_timeref_reg[17]_0\(16),
      I2 => SPI_BURST_TIMEREF(18),
      I3 => \^spi_burst_timeref_reg[17]_0\(10),
      O => \empty_i_13__15_n_0\
    );
\empty_i_2__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \empty_i_6__54_n_0\,
      I1 => \empty_i_7__53_n_0\,
      I2 => RST_sync,
      I3 => SPI_OPEN_LOOP_sync,
      O => rst_priority
    );
\empty_i_6__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^spi_burst_timeref_reg[17]_0\(11),
      I1 => \^spi_burst_timeref_reg[17]_0\(12),
      I2 => \^spi_burst_timeref_reg[17]_0\(0),
      I3 => \^spi_burst_timeref_reg[17]_0\(3),
      I4 => \empty_i_11__28_n_0\,
      I5 => \empty_i_12__16_n_0\,
      O => \empty_i_6__54_n_0\
    );
\empty_i_7__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^spi_burst_timeref_reg[17]_0\(1),
      I1 => \^spi_burst_timeref_reg[17]_0\(15),
      I2 => \^spi_burst_timeref_reg[17]_0\(2),
      I3 => \^spi_burst_timeref_reg[17]_0\(13),
      I4 => \empty_i_13__15_n_0\,
      O => \empty_i_7__53_n_0\
    );
\genblk1[0].SPI_SYN_SIGN[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[1]\,
      I2 => \spi_addr_reg_n_0_[0]\,
      I3 => \spi_addr_reg_n_0_[3]\,
      I4 => \spi_addr_reg_n_0_[2]\,
      O => \genblk1[0].SPI_SYN_SIGN_reg0\
    );
\genblk1[0].SPI_SYN_SIGN[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\,
      I1 => \spi_addr_reg_n_0_[4]\,
      I2 => \spi_addr_reg_n_0_[6]\,
      I3 => \spi_addr_reg_n_0_[7]\,
      I4 => \spi_addr_reg_n_0_[5]\,
      O => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\
    );
\genblk1[0].SPI_SYN_SIGN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(0),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(10),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(11),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(12),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(13),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(14),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(15),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(1),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(2),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(3),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(4),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(5),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(6),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(7),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(8),
      R => '0'
    );
\genblk1[0].SPI_SYN_SIGN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[0].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(9),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN[175]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[0]\,
      I1 => \spi_addr_reg_n_0_[2]\,
      I2 => \spi_addr_reg_n_0_[3]\,
      I3 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      O => \genblk1[10].SPI_SYN_SIGN_reg0\
    );
\genblk1[10].SPI_SYN_SIGN_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(160),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(161),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(162),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(163),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(164),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(165),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(166),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(167),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(168),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(169),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(170),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(171),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(172),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(173),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(174),
      R => '0'
    );
\genblk1[10].SPI_SYN_SIGN_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[10].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(175),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN[191]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[3]\,
      I1 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      I2 => \spi_addr_reg_n_0_[0]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      O => \genblk1[11].SPI_SYN_SIGN_reg0\
    );
\genblk1[11].SPI_SYN_SIGN_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(176),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(177),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(178),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(179),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(180),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(181),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(182),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(183),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(184),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(185),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(186),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(187),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(188),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(189),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(190),
      R => '0'
    );
\genblk1[11].SPI_SYN_SIGN_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[11].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(191),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN[207]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[1]\,
      I2 => \spi_addr_reg_n_0_[0]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      O => \genblk1[12].SPI_SYN_SIGN_reg0\
    );
\genblk1[12].SPI_SYN_SIGN_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(192),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(193),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(194),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(195),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(196),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(197),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(198),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(199),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(200),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(201),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(202),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(203),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(204),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(205),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(206),
      R => '0'
    );
\genblk1[12].SPI_SYN_SIGN_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[12].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(207),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN[223]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[3]\,
      I4 => \spi_addr_reg_n_0_[2]\,
      O => \genblk1[13].SPI_SYN_SIGN_reg0\
    );
\genblk1[13].SPI_SYN_SIGN_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(208),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(209),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(210),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(211),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(212),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(213),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(214),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(215),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(216),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(217),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(218),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(219),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(220),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(221),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(222),
      R => '0'
    );
\genblk1[13].SPI_SYN_SIGN_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[13].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(223),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN[239]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[2]\,
      I3 => \spi_addr_reg_n_0_[3]\,
      I4 => \spi_addr_reg_n_0_[1]\,
      I5 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      O => \genblk1[14].SPI_SYN_SIGN_reg0\
    );
\genblk1[14].SPI_SYN_SIGN[239]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[6]\,
      I1 => \spi_addr_reg_n_0_[7]\,
      I2 => \spi_addr_reg_n_0_[5]\,
      O => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\
    );
\genblk1[14].SPI_SYN_SIGN[239]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SPI_MONITOR_NEUR_ADDR[7]_i_3_n_0\,
      I1 => \spi_addr_reg_n_0_[4]\,
      O => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\
    );
\genblk1[14].SPI_SYN_SIGN_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(224),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(225),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(226),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(227),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(228),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(229),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(230),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(231),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(232),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(233),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(234),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(235),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(236),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(237),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(238),
      R => '0'
    );
\genblk1[14].SPI_SYN_SIGN_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[14].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(239),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN[255]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \genblk1[14].SPI_SYN_SIGN[239]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[1]\,
      I2 => \spi_addr_reg_n_0_[0]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      I5 => \genblk1[14].SPI_SYN_SIGN[239]_i_3_n_0\,
      O => \genblk1[15].SPI_SYN_SIGN_reg0\
    );
\genblk1[15].SPI_SYN_SIGN_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(240),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(241),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(242),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(243),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(244),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(245),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(246),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(247),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(248),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(249),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(250),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(251),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(252),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(253),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(254),
      R => '0'
    );
\genblk1[15].SPI_SYN_SIGN_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[15].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(255),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      O => \genblk1[1].SPI_SYN_SIGN_reg0\
    );
\genblk1[1].SPI_SYN_SIGN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(16),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(17),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(18),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(19),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(20),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(21),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(22),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(23),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(24),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(25),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(26),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(27),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(28),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(29),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(30),
      R => '0'
    );
\genblk1[1].SPI_SYN_SIGN_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[1].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(31),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[3]\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[2]\,
      I3 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      O => \genblk1[2].SPI_SYN_SIGN_reg0\
    );
\genblk1[2].SPI_SYN_SIGN[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[1]\,
      O => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\
    );
\genblk1[2].SPI_SYN_SIGN_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(32),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(33),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(34),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(35),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(36),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(37),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(38),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(39),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(40),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(41),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(42),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(43),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(44),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(45),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(46),
      R => '0'
    );
\genblk1[2].SPI_SYN_SIGN_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[2].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(47),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[3]\,
      I1 => \spi_addr_reg_n_0_[2]\,
      I2 => \spi_addr_reg_n_0_[0]\,
      I3 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      O => \genblk1[3].SPI_SYN_SIGN_reg0\
    );
\genblk1[3].SPI_SYN_SIGN_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(48),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(49),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(50),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(51),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(52),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(53),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(54),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(55),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(56),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(57),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(58),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(59),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(60),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(61),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(62),
      R => '0'
    );
\genblk1[3].SPI_SYN_SIGN_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[3].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(63),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[1]\,
      I2 => \spi_addr_reg_n_0_[3]\,
      I3 => \spi_addr_reg_n_0_[0]\,
      I4 => \spi_addr_reg_n_0_[2]\,
      O => \genblk1[4].SPI_SYN_SIGN_reg0\
    );
\genblk1[4].SPI_SYN_SIGN_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(64),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(65),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(66),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(67),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(68),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(69),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(70),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(71),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(72),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(73),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(74),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(75),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(76),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(77),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(78),
      R => '0'
    );
\genblk1[4].SPI_SYN_SIGN_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[4].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(79),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[3]\,
      I4 => \spi_addr_reg_n_0_[2]\,
      O => \genblk1[5].SPI_SYN_SIGN_reg0\
    );
\genblk1[5].SPI_SYN_SIGN_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(80),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(81),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(82),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(83),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(84),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(85),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(86),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(87),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(88),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(89),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(90),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(91),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(92),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(93),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(94),
      R => '0'
    );
\genblk1[5].SPI_SYN_SIGN_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[5].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(95),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN[111]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[3]\,
      I1 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      I2 => \spi_addr_reg_n_0_[2]\,
      I3 => \spi_addr_reg_n_0_[0]\,
      O => \genblk1[6].SPI_SYN_SIGN_reg0\
    );
\genblk1[6].SPI_SYN_SIGN_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(100),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(101),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(102),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(103),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(104),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(105),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(106),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(107),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(108),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(109),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(110),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(111),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(96),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(97),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(98),
      R => '0'
    );
\genblk1[6].SPI_SYN_SIGN_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[6].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(99),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN[127]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \spi_addr_reg_n_0_[2]\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[3]\,
      I3 => \genblk1[2].SPI_SYN_SIGN[47]_i_2_n_0\,
      O => \genblk1[7].SPI_SYN_SIGN_reg0\
    );
\genblk1[7].SPI_SYN_SIGN_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(112),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(113),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(114),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(115),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(116),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(117),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(118),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(119),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(120),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(121),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(122),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(123),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(124),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(125),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(126),
      R => '0'
    );
\genblk1[7].SPI_SYN_SIGN_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[7].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(127),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN[143]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[1]\,
      I2 => \spi_addr_reg_n_0_[0]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      O => \genblk1[8].SPI_SYN_SIGN_reg0\
    );
\genblk1[8].SPI_SYN_SIGN_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(128),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(129),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(130),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(131),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(132),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(133),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(134),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(135),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(136),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(137),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(138),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(139),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(140),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(141),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(142),
      R => '0'
    );
\genblk1[8].SPI_SYN_SIGN_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[8].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(143),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN[159]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \genblk1[0].SPI_SYN_SIGN[15]_i_2_n_0\,
      I1 => \spi_addr_reg_n_0_[0]\,
      I2 => \spi_addr_reg_n_0_[1]\,
      I3 => \spi_addr_reg_n_0_[2]\,
      I4 => \spi_addr_reg_n_0_[3]\,
      O => \genblk1[9].SPI_SYN_SIGN_reg0\
    );
\genblk1[9].SPI_SYN_SIGN_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => MOSI,
      Q => SPI_SYN_SIGN(144),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(1),
      Q => SPI_SYN_SIGN(145),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(2),
      Q => SPI_SYN_SIGN(146),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(3),
      Q => SPI_SYN_SIGN(147),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(4),
      Q => SPI_SYN_SIGN(148),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(5),
      Q => SPI_SYN_SIGN(149),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(6),
      Q => SPI_SYN_SIGN(150),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(7),
      Q => SPI_SYN_SIGN(151),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(8),
      Q => SPI_SYN_SIGN(152),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(9),
      Q => SPI_SYN_SIGN(153),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(10),
      Q => SPI_SYN_SIGN(154),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(11),
      Q => SPI_SYN_SIGN(155),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(12),
      Q => SPI_SYN_SIGN(156),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(13),
      Q => SPI_SYN_SIGN(157),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(14),
      Q => SPI_SYN_SIGN(158),
      R => '0'
    );
\genblk1[9].SPI_SYN_SIGN_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => \genblk1[9].SPI_SYN_SIGN_reg0\,
      D => p_0_in(15),
      Q => SPI_SYN_SIGN(159),
      R => '0'
    );
\priority[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => SPI_BURST_TIMEREF(19),
      I1 => \priority_reg[2]_rep__1\(1),
      I2 => SPI_BURST_TIMEREF(18),
      I3 => \priority_reg[2]_rep__1\(0),
      O => \SPI_BURST_TIMEREF_reg[19]_0\(0)
    );
\spi_addr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[4]\,
      I1 => \spi_cnt_reg_n_0_[5]\,
      I2 => \spi_cnt_reg_n_0_[2]\,
      I3 => \spi_cnt_reg_n_0_[3]\,
      I4 => \spi_cnt_reg_n_0_[0]\,
      I5 => \spi_cnt_reg_n_0_[1]\,
      O => \spi_addr[19]_i_1_n_0\
    );
\spi_addr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(1),
      Q => \spi_addr_reg_n_0_[0]\
    );
\spi_addr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(11),
      Q => \spi_addr_reg_n_0_[10]\
    );
\spi_addr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(12),
      Q => \spi_addr_reg_n_0_[11]\
    );
\spi_addr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(13),
      Q => \spi_addr_reg_n_0_[12]\
    );
\spi_addr_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(14),
      Q => \spi_addr_reg_n_0_[13]\
    );
\spi_addr_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(15),
      Q => \spi_addr_reg_n_0_[14]\
    );
\spi_addr_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(16),
      Q => \spi_addr_reg_n_0_[15]\
    );
\spi_addr_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => \spi_shift_reg_in_reg_n_0_[16]\,
      Q => \spi_addr_reg_n_0_[16]\
    );
\spi_addr_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => \spi_shift_reg_in_reg_n_0_[17]\,
      Q => \spi_addr_reg_n_0_[17]\
    );
\spi_addr_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_1_in20_in,
      Q => p_1_in15_in
    );
\spi_addr_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_1_in22_in,
      Q => p_1_in18_in
    );
\spi_addr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(2),
      Q => \spi_addr_reg_n_0_[1]\
    );
\spi_addr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(3),
      Q => \spi_addr_reg_n_0_[2]\
    );
\spi_addr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(4),
      Q => \spi_addr_reg_n_0_[3]\
    );
\spi_addr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(5),
      Q => \spi_addr_reg_n_0_[4]\
    );
\spi_addr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(6),
      Q => \spi_addr_reg_n_0_[5]\
    );
\spi_addr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(7),
      Q => \spi_addr_reg_n_0_[6]\
    );
\spi_addr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(8),
      Q => \spi_addr_reg_n_0_[7]\
    );
\spi_addr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(9),
      Q => \spi_addr_reg_n_0_[8]\
    );
\spi_addr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => \spi_addr[19]_i_1_n_0\,
      CLR => RST,
      D => p_0_in(10),
      Q => \spi_addr_reg_n_0_[9]\
    );
\spi_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[0]\,
      O => spi_cnt(0)
    );
\spi_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[1]\,
      I1 => \spi_cnt_reg_n_0_[0]\,
      O => spi_cnt(1)
    );
\spi_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[2]\,
      I1 => \spi_cnt_reg_n_0_[1]\,
      I2 => \spi_cnt_reg_n_0_[0]\,
      O => spi_cnt(2)
    );
\spi_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AAAAAA26AAAAAA"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[3]\,
      I1 => \spi_cnt_reg_n_0_[2]\,
      I2 => \spi_cnt_reg_n_0_[5]\,
      I3 => \spi_cnt_reg_n_0_[1]\,
      I4 => \spi_cnt_reg_n_0_[0]\,
      I5 => \spi_cnt_reg_n_0_[4]\,
      O => spi_cnt(3)
    );
\spi_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[3]\,
      I1 => \spi_cnt_reg_n_0_[1]\,
      I2 => \spi_cnt_reg_n_0_[0]\,
      I3 => \spi_cnt_reg_n_0_[2]\,
      I4 => \spi_cnt_reg_n_0_[4]\,
      O => spi_cnt(4)
    );
\spi_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFBFFF80000000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[4]\,
      I1 => \spi_cnt_reg_n_0_[2]\,
      I2 => \spi_cnt_reg_n_0_[0]\,
      I3 => \spi_cnt_reg_n_0_[1]\,
      I4 => \spi_cnt_reg_n_0_[3]\,
      I5 => \spi_cnt_reg_n_0_[5]\,
      O => spi_cnt(5)
    );
\spi_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => spi_cnt(0),
      Q => \spi_cnt_reg_n_0_[0]\
    );
\spi_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => spi_cnt(1),
      Q => \spi_cnt_reg_n_0_[1]\
    );
\spi_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => spi_cnt(2),
      Q => \spi_cnt_reg_n_0_[2]\
    );
\spi_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => spi_cnt(3),
      Q => \spi_cnt_reg_n_0_[3]\
    );
\spi_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => spi_cnt(4),
      Q => \spi_cnt_reg_n_0_[4]\
    );
\spi_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => spi_cnt(5),
      Q => \spi_cnt_reg_n_0_[5]\
    );
\spi_shift_reg_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => MOSI,
      Q => p_0_in(1),
      R => '0'
    );
\spi_shift_reg_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(10),
      Q => p_0_in(11),
      R => '0'
    );
\spi_shift_reg_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(11),
      Q => p_0_in(12),
      R => '0'
    );
\spi_shift_reg_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(12),
      Q => p_0_in(13),
      R => '0'
    );
\spi_shift_reg_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(13),
      Q => p_0_in(14),
      R => '0'
    );
\spi_shift_reg_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(14),
      Q => p_0_in(15),
      R => '0'
    );
\spi_shift_reg_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(15),
      Q => p_0_in(16),
      R => '0'
    );
\spi_shift_reg_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(16),
      Q => \spi_shift_reg_in_reg_n_0_[16]\,
      R => '0'
    );
\spi_shift_reg_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => \spi_shift_reg_in_reg_n_0_[16]\,
      Q => \spi_shift_reg_in_reg_n_0_[17]\,
      R => '0'
    );
\spi_shift_reg_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => \spi_shift_reg_in_reg_n_0_[17]\,
      Q => p_1_in20_in,
      R => '0'
    );
\spi_shift_reg_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_1_in20_in,
      Q => p_1_in22_in,
      R => '0'
    );
\spi_shift_reg_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\spi_shift_reg_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\spi_shift_reg_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(4),
      R => '0'
    );
\spi_shift_reg_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in(5),
      R => '0'
    );
\spi_shift_reg_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(5),
      Q => p_0_in(6),
      R => '0'
    );
\spi_shift_reg_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(6),
      Q => p_0_in(7),
      R => '0'
    );
\spi_shift_reg_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(7),
      Q => p_0_in(8),
      R => '0'
    );
\spi_shift_reg_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(8),
      Q => p_0_in(9),
      R => '0'
    );
\spi_shift_reg_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => SCK,
      CE => '1',
      D => p_0_in(9),
      Q => p_0_in(10),
      R => '0'
    );
\spi_shift_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00200020002000"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[12]_0\,
      I1 => \^ctrl_op_code_reg[1]_0\(0),
      I2 => \^ctrl_op_code_reg[1]_0\(1),
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \spi_shift_reg_out_reg[12]_1\,
      I5 => \spi_shift_reg_out[19]_i_4_n_0\,
      O => \spi_shift_reg_out[12]_i_1_n_0\
    );
\spi_shift_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[13]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[13]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(13),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[13]_i_1_n_0\
    );
\spi_shift_reg_out[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[13]_1\,
      I1 => \p_0_in__0\(13),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[13]_i_2_n_0\
    );
\spi_shift_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[14]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[14]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(14),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[14]_i_1_n_0\
    );
\spi_shift_reg_out[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[14]_1\,
      I1 => \p_0_in__0\(14),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[14]_i_2_n_0\
    );
\spi_shift_reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[15]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[15]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(15),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[15]_i_1_n_0\
    );
\spi_shift_reg_out[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[15]_1\,
      I1 => \p_0_in__0\(15),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[15]_i_2_n_0\
    );
\spi_shift_reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[16]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[16]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(16),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[16]_i_1_n_0\
    );
\spi_shift_reg_out[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[16]_1\,
      I1 => \p_0_in__0\(16),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[16]_i_2_n_0\
    );
\spi_shift_reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[17]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[17]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(17),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[17]_i_1_n_0\
    );
\spi_shift_reg_out[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[17]_1\,
      I1 => \p_0_in__0\(17),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[17]_i_2_n_0\
    );
\spi_shift_reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[18]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[18]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(18),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[18]_i_1_n_0\
    );
\spi_shift_reg_out[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[18]_1\,
      I1 => \p_0_in__0\(18),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[18]_i_2_n_0\
    );
\spi_shift_reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00EA00EA00"
    )
        port map (
      I0 => \spi_shift_reg_out[19]_i_2_n_0\,
      I1 => \spi_shift_reg_out_reg[19]_0\,
      I2 => \spi_shift_reg_out[19]_i_4_n_0\,
      I3 => \spi_shift_reg_out[19]_i_5_n_0\,
      I4 => \p_0_in__0\(19),
      I5 => \spi_shift_reg_out[19]_i_6_n_0\,
      O => \spi_shift_reg_out[19]_i_1_n_0\
    );
\spi_shift_reg_out[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \spi_cnt_reg_n_0_[5]\,
      I1 => \spi_cnt_reg_n_0_[4]\,
      I2 => \spi_cnt_reg_n_0_[0]\,
      I3 => \spi_cnt_reg_n_0_[1]\,
      O => \spi_shift_reg_out[19]_i_12_n_0\
    );
\spi_shift_reg_out[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA0C"
    )
        port map (
      I0 => \spi_shift_reg_out_reg[19]_1\,
      I1 => \p_0_in__0\(19),
      I2 => \^ctrl_op_code_reg[1]_0\(0),
      I3 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[19]_i_2_n_0\
    );
\spi_shift_reg_out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^ctrl_op_code_reg[1]_0\(0),
      I1 => CTRL_SPI_ADDR(15),
      I2 => \^ctrl_spi_addr_reg[14]_0\(12),
      I3 => \^ctrl_spi_addr_reg[14]_0\(14),
      I4 => \^ctrl_spi_addr_reg[14]_0\(13),
      I5 => \^ctrl_op_code_reg[1]_0\(1),
      O => \spi_shift_reg_out[19]_i_4_n_0\
    );
\spi_shift_reg_out[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => spi_shift_reg_out1,
      I1 => \CTRL_OP_CODE[1]_i_1_n_0\,
      O => \spi_shift_reg_out[19]_i_5_n_0\
    );
\spi_shift_reg_out[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF3FF5FFFF"
    )
        port map (
      I0 => p_1_in20_in,
      I1 => p_1_in18_in,
      I2 => \spi_cnt_reg_n_0_[3]\,
      I3 => \spi_cnt_reg_n_0_[2]\,
      I4 => \spi_shift_reg_out[19]_i_12_n_0\,
      I5 => p_1_in22_in,
      O => \spi_shift_reg_out[19]_i_6_n_0\
    );
\spi_shift_reg_out_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[12]_i_1_n_0\,
      Q => \p_0_in__0\(13)
    );
\spi_shift_reg_out_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[13]_i_1_n_0\,
      Q => \p_0_in__0\(14)
    );
\spi_shift_reg_out_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[14]_i_1_n_0\,
      Q => \p_0_in__0\(15)
    );
\spi_shift_reg_out_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[15]_i_1_n_0\,
      Q => \p_0_in__0\(16)
    );
\spi_shift_reg_out_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[16]_i_1_n_0\,
      Q => \p_0_in__0\(17)
    );
\spi_shift_reg_out_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[17]_i_1_n_0\,
      Q => \p_0_in__0\(18)
    );
\spi_shift_reg_out_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[18]_i_1_n_0\,
      Q => \p_0_in__0\(19)
    );
\spi_shift_reg_out_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => SCK,
      CE => '1',
      CLR => RST,
      D => \spi_shift_reg_out[19]_i_1_n_0\,
      Q => MISO
    );
\synapse_state_samp[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^spi_monitor_neur_addr_reg[7]_0\(1),
      I3 => \^d\(1),
      I4 => \^spi_monitor_neur_addr_reg[7]_0\(0),
      I5 => \^d\(0),
      O => \synapse_state_samp[0]_i_2_n_0\
    );
\synapse_state_samp[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(6),
      I2 => \^spi_monitor_neur_addr_reg[7]_0\(1),
      I3 => \^d\(5),
      I4 => \^spi_monitor_neur_addr_reg[7]_0\(0),
      I5 => \^d\(4),
      O => \synapse_state_samp[0]_i_3_n_0\
    );
\synapse_state_samp[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => SPI_MONITOR_SYN_ADDR(7),
      I1 => CTRL_SYNARRAY_ADDR(0),
      O => S(0)
    );
\synapse_state_samp_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \synapse_state_samp[0]_i_2_n_0\,
      I1 => \synapse_state_samp[0]_i_3_n_0\,
      O => \SPI_MONITOR_NEUR_ADDR_reg[2]_0\(0),
      S => \^spi_monitor_neur_addr_reg[7]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_izh_neuron is
  port (
    SRAM_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_1_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_2\ : out STD_LOGIC;
    SRAM_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_3\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_4\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_5\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]_6\ : out STD_LOGIC;
    event_inh : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_371 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_371_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_366 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_i_366_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    param_leak_en03_out : in STD_LOGIC;
    \SRAM_reg_0_i_94__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRAM_reg_0_i_94__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_323 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_323_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_i_112 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SRAM_reg_1_i_112_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM_reg_0_0 : in STD_LOGIC;
    SRAM_reg_0_1 : in STD_LOGIC;
    SRAM_reg_1_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[3]_i_28\ : in STD_LOGIC;
    SRAM_reg_1_i_250 : in STD_LOGIC;
    SRAM_reg_1_i_250_0 : in STD_LOGIC;
    SRAM_reg_1_i_250_1 : in STD_LOGIC;
    SRAM_reg_1_i_250_2 : in STD_LOGIC;
    SRAM_reg_1_i_250_3 : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_izh_neuron;

architecture STRUCTURE of ODIN_design_ODIN_0_0_izh_neuron is
begin
input_accumulator_0: entity work.ODIN_design_ODIN_0_0_izh_input_accumulator
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state_reg[1]_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state_reg[1]_1\,
      \FSM_sequential_state_reg[1]_2\ => \FSM_sequential_state_reg[1]_2\,
      \FSM_sequential_state_reg[1]_3\ => \FSM_sequential_state_reg[1]_3\,
      \FSM_sequential_state_reg[1]_4\ => \FSM_sequential_state_reg[1]_4\,
      \FSM_sequential_state_reg[1]_5\ => \FSM_sequential_state_reg[1]_5\,
      \FSM_sequential_state_reg[1]_6\ => \FSM_sequential_state_reg[1]_6\,
      O(2 downto 0) => O(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SRAM_reg_0 => SRAM_reg_0,
      SRAM_reg_0_0 => SRAM_reg_0_0,
      SRAM_reg_0_1 => SRAM_reg_0_1,
      \SRAM_reg_0_i_94__0_0\(3 downto 0) => \SRAM_reg_0_i_94__0\(3 downto 0),
      \SRAM_reg_0_i_94__0_1\(3 downto 0) => \SRAM_reg_0_i_94__0_0\(3 downto 0),
      SRAM_reg_1(0) => SRAM_reg_1(0),
      SRAM_reg_1_0(3 downto 0) => SRAM_reg_1_0(3 downto 0),
      SRAM_reg_1_1(3 downto 0) => SRAM_reg_1_1(3 downto 0),
      SRAM_reg_1_2(3 downto 0) => SRAM_reg_1_2(3 downto 0),
      SRAM_reg_1_3(3 downto 0) => SRAM_reg_1_3(3 downto 0),
      SRAM_reg_1_i_112(1 downto 0) => SRAM_reg_1_i_112(1 downto 0),
      SRAM_reg_1_i_112_0(2 downto 0) => SRAM_reg_1_i_112_0(2 downto 0),
      SRAM_reg_1_i_250_0 => SRAM_reg_1_i_250,
      SRAM_reg_1_i_250_1 => SRAM_reg_1_i_250_0,
      SRAM_reg_1_i_250_2 => SRAM_reg_1_i_250_1,
      SRAM_reg_1_i_250_3 => SRAM_reg_1_i_250_2,
      SRAM_reg_1_i_250_4 => SRAM_reg_1_i_250_3,
      SRAM_reg_1_i_323_0(3 downto 0) => SRAM_reg_1_i_323(3 downto 0),
      SRAM_reg_1_i_323_1(3 downto 0) => SRAM_reg_1_i_323_0(3 downto 0),
      SRAM_reg_1_i_366(1 downto 0) => SRAM_reg_1_i_366(1 downto 0),
      SRAM_reg_1_i_366_0(2 downto 0) => SRAM_reg_1_i_366_0(2 downto 0),
      SRAM_reg_1_i_371(3 downto 0) => SRAM_reg_1_i_371(3 downto 0),
      SRAM_reg_1_i_371_0(3 downto 0) => SRAM_reg_1_i_371_0(3 downto 0),
      event_inh => event_inh,
      \neuron_state_monitor_samp[3]_i_28\ => \neuron_state_monitor_samp[3]_i_28\,
      param_leak_en03_out => param_leak_en03_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_lif_neuron is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[2]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[2]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[7]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \neuron_state_monitor_samp[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[6]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \AEROUT_ADDR[6]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Qr : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end ODIN_design_ODIN_0_0_lif_neuron;

architecture STRUCTURE of ODIN_design_ODIN_0_0_lif_neuron is
begin
calcium_0: entity work.ODIN_design_ODIN_0_0_lif_calcium
     port map (
      \AEROUT_ADDR[6]_i_12\(3 downto 0) => \AEROUT_ADDR[6]_i_12\(3 downto 0),
      \AEROUT_ADDR[6]_i_12_0\(3 downto 0) => \AEROUT_ADDR[6]_i_12_0\(3 downto 0),
      SRAM_reg_0(0) => SRAM_reg_0_1(0)
    );
neuron_state_0: entity work.ODIN_design_ODIN_0_0_lif_neuron_state
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      Qr(14 downto 0) => Qr(14 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SRAM_reg_0(0) => SRAM_reg_0(0),
      SRAM_reg_0_0(0) => SRAM_reg_0_0(0),
      SRAM_reg_1(0) => SRAM_reg_1(0),
      SRAM_reg_1_0(3 downto 0) => SRAM_reg_1_0(3 downto 0),
      SRAM_reg_1_1(2 downto 0) => SRAM_reg_1_1(2 downto 0),
      SRAM_reg_1_2(3 downto 0) => SRAM_reg_1_2(3 downto 0),
      SRAM_reg_1_3(3 downto 0) => SRAM_reg_1_3(3 downto 0),
      \neuron_state_monitor_samp[2]_i_5\(3 downto 0) => \neuron_state_monitor_samp[2]_i_5\(3 downto 0),
      \neuron_state_monitor_samp[2]_i_5_0\(3 downto 0) => \neuron_state_monitor_samp[2]_i_5_0\(3 downto 0),
      \neuron_state_monitor_samp[7]_i_3\(3 downto 0) => \neuron_state_monitor_samp[7]_i_3\(3 downto 0),
      \neuron_state_monitor_samp[7]_i_3_0\(3 downto 0) => \neuron_state_monitor_samp[7]_i_3_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_scheduler is
  port (
    SPI_OPEN_LOOP_sync : out STD_LOGIC;
    \priority_cnt_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[1]_rep_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[1]_rep__0_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_1\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_0 : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_2\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    \priority_reg[1]_rep__1_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_ptr_reg[2]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[2]_rep_1\ : out STD_LOGIC;
    \priority_reg[3]_2\ : out STD_LOGIC;
    \priority_reg[4]_1\ : out STD_LOGIC;
    \priority_reg[3]_3\ : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    \priority_reg[4]_2\ : out STD_LOGIC;
    \priority_reg[5]_4\ : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    SCHED_DATA_OUT : out STD_LOGIC_VECTOR ( 12 downto 0 );
    SPI_AER_SRC_CTRL_nNEUR_reg : out STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR_reg_0 : out STD_LOGIC;
    \AERIN_ADDR[10]\ : out STD_LOGIC;
    \AERIN_ADDR[11]\ : out STD_LOGIC;
    \AERIN_ADDR[12]\ : out STD_LOGIC;
    \AERIN_ADDR[13]\ : out STD_LOGIC;
    \AERIN_ADDR[14]\ : out STD_LOGIC;
    \AERIN_ADDR[15]\ : out STD_LOGIC;
    AERIN_REQ_sync_reg : out STD_LOGIC;
    \fill_cnt_reg[2]\ : out STD_LOGIC;
    SCHED_FULL : out STD_LOGIC;
    AERIN_REQ_sync_reg_0 : out STD_LOGIC;
    SCHED_EMPTY : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg : out STD_LOGIC;
    \neur_cnt_reg[2]\ : out STD_LOGIC;
    \neur_cnt_reg[5]\ : out STD_LOGIC;
    \priority_reg[4]_3\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    \priority_reg[5]_5\ : out STD_LOGIC;
    \priority_reg[5]_6\ : out STD_LOGIC;
    \priority_reg[4]_4\ : out STD_LOGIC;
    \priority_reg[5]_7\ : out STD_LOGIC;
    \priority_reg[3]_4\ : out STD_LOGIC;
    \priority_reg[4]_5\ : out STD_LOGIC;
    \priority_reg[3]_5\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_1 : out STD_LOGIC;
    \priority_reg[5]_8\ : out STD_LOGIC;
    \priority_reg[5]_9\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_3\ : out STD_LOGIC;
    SPI_OPEN_LOOP : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RST_sync : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    \write_ptr_reg[0]\ : in STD_LOGIC;
    \fill_cnt_reg[4]\ : in STD_LOGIC;
    \write_ptr_reg[0]_0\ : in STD_LOGIC;
    \fill_cnt_reg[4]_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_1\ : in STD_LOGIC;
    \write_ptr_reg[0]_2\ : in STD_LOGIC;
    \write_ptr_reg[0]_3\ : in STD_LOGIC;
    \write_ptr_reg[0]_4\ : in STD_LOGIC;
    \write_ptr_reg[0]_5\ : in STD_LOGIC;
    \fill_cnt_reg[4]_1\ : in STD_LOGIC;
    \fill_cnt_reg[4]_2\ : in STD_LOGIC;
    \read_ptr_reg[4]\ : in STD_LOGIC;
    \write_ptr_reg[0]_6\ : in STD_LOGIC;
    \write_ptr_reg[0]_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_0\ : in STD_LOGIC;
    \fill_cnt_reg[0]\ : in STD_LOGIC;
    \empty_i_7__30\ : in STD_LOGIC;
    \empty_i_8__31\ : in STD_LOGIC;
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_8__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_i_12__8\ : in STD_LOGIC;
    \empty_i_3__15\ : in STD_LOGIC;
    \empty_i_3__15_0\ : in STD_LOGIC;
    \empty_i_3__15_1\ : in STD_LOGIC;
    \empty_i_8__30_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__9\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__15\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__52\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__16\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_11__6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \empty_i_6__48\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_14\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__27\ : in STD_LOGIC;
    \empty_i_5__30\ : in STD_LOGIC;
    \empty_i_5__48\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__12\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_14_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    CTRL_AEROUT_POP_NEUR : in STD_LOGIC;
    \neuron_state_monitor_samp[3]_i_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SPI_AER_SRC_CTRL_nNEUR : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SRAM_reg_0 : in STD_LOGIC;
    \FSM_sequential_state[1]_i_5\ : in STD_LOGIC;
    AERIN_REQ_sync : in STD_LOGIC;
    \FSM_sequential_state[1]_i_5_0\ : in STD_LOGIC;
    SPI_GATE_ACTIVITY_sync : in STD_LOGIC;
    SRAM_reg_1_i_282 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SRAM_reg_1_i_215 : in STD_LOGIC;
    \write_ptr_reg[0]_8\ : in STD_LOGIC;
    \empty_i_3__7\ : in STD_LOGIC;
    \empty_i_3__41\ : in STD_LOGIC;
    \write_ptr_reg[0]_9\ : in STD_LOGIC;
    \empty_i_3__15_2\ : in STD_LOGIC;
    \empty_i_3__15_3\ : in STD_LOGIC;
    \empty_i_3__20\ : in STD_LOGIC;
    \empty_i_3__22\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__39\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__32\ : in STD_LOGIC;
    \empty_i_3__29\ : in STD_LOGIC;
    \empty_i_3__31\ : in STD_LOGIC;
    \write_ptr_reg[0]_10\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__54\ : in STD_LOGIC;
    \empty_i_3__20_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__47\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__5\ : in STD_LOGIC;
    \empty_i_3__20_1\ : in STD_LOGIC;
    \empty_i_3__20_2\ : in STD_LOGIC;
    \empty_i_7__6\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__38\ : in STD_LOGIC;
    \empty_i_3__39\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__53\ : in STD_LOGIC;
    \empty_i_3__43\ : in STD_LOGIC;
    \empty_i_3__43_0\ : in STD_LOGIC;
    \write_ptr_reg[0]_11\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__30\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__45\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_6\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_7\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_8\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_9\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_10\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_11\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_12\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_13\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_14\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_15\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_16\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_17\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_18\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_19\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_20\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_21\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_22\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__15_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_23\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__18\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__11\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__1_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_24\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_25\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_26\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_7__0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_27\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_28\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_10_0\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_29\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__16\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_30\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__14\ : in STD_LOGIC;
    \empty_i_3__14\ : in STD_LOGIC;
    \empty_i_3__14_0\ : in STD_LOGIC;
    \empty_i_3__31_0\ : in STD_LOGIC;
    \empty_i_3__31_1\ : in STD_LOGIC;
    \empty_i_5__10\ : in STD_LOGIC;
    \empty_i_5__10_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__40\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__33\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__20\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__55\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__40_0\ : in STD_LOGIC;
    \empty_i_5__10_1\ : in STD_LOGIC;
    \empty_i_5__7\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__23\ : in STD_LOGIC;
    \empty_i_3__30\ : in STD_LOGIC;
    \empty_i_5__10_2\ : in STD_LOGIC;
    \empty_i_5__11\ : in STD_LOGIC;
    \empty_i_5__30_0\ : in STD_LOGIC;
    \empty_i_4__56\ : in STD_LOGIC;
    \empty_i_4__56_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__48\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__55_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__7\ : in STD_LOGIC;
    \empty_i_6__18\ : in STD_LOGIC;
    \empty_i_8__26\ : in STD_LOGIC;
    \empty_i_6__18_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3\ : in STD_LOGIC;
    \empty_i_6__21\ : in STD_LOGIC;
    \empty_i_6__21_0\ : in STD_LOGIC;
    \empty_i_7__19\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__7\ : in STD_LOGIC;
    \empty_i_5__38\ : in STD_LOGIC;
    \empty_i_5__38_0\ : in STD_LOGIC;
    \empty_i_7__19_0\ : in STD_LOGIC;
    \empty_i_3__6\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__9\ : in STD_LOGIC;
    \empty_i_3__46\ : in STD_LOGIC;
    \empty_i_3__51\ : in STD_LOGIC;
    \empty_i_3__3\ : in STD_LOGIC;
    \empty_i_3__9\ : in STD_LOGIC;
    \empty_i_3__1\ : in STD_LOGIC;
    \empty_i_6__31\ : in STD_LOGIC;
    \empty_i_5__24\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__5\ : in STD_LOGIC;
    \empty_i_5__24_0\ : in STD_LOGIC;
    \empty_i_3__23\ : in STD_LOGIC;
    \empty_i_6__14\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__21\ : in STD_LOGIC;
    \empty_i_3__31_2\ : in STD_LOGIC;
    \empty_i_3__31_3\ : in STD_LOGIC;
    \empty_i_8__30_1\ : in STD_LOGIC;
    \empty_i_7__24\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__10\ : in STD_LOGIC;
    \empty_i_7__19_1\ : in STD_LOGIC;
    \empty_i_9__26\ : in STD_LOGIC;
    \empty_i_14__1\ : in STD_LOGIC;
    \empty_i_14__1_0\ : in STD_LOGIC;
    \empty_i_8__24\ : in STD_LOGIC;
    \empty_i_8__26_0\ : in STD_LOGIC;
    \empty_i_6__25\ : in STD_LOGIC;
    \empty_i_6__25_0\ : in STD_LOGIC;
    \empty_i_6__25_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__13\ : in STD_LOGIC;
    \empty_i_5__41\ : in STD_LOGIC;
    \empty_i_8__34\ : in STD_LOGIC;
    \empty_i_8__34_0\ : in STD_LOGIC;
    \empty_i_8__34_1\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__11\ : in STD_LOGIC;
    \empty_i_8__36\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__4\ : in STD_LOGIC;
    \empty_i_5__15\ : in STD_LOGIC;
    \empty_i_5__15_0\ : in STD_LOGIC;
    \empty_i_5__13\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__22\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__22_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__30\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__30_0\ : in STD_LOGIC;
    \empty_i_9__23\ : in STD_LOGIC;
    \empty_i_7__30_0\ : in STD_LOGIC;
    \empty_i_8__26_1\ : in STD_LOGIC;
    \empty_i_5__37\ : in STD_LOGIC;
    \empty_i_6__28\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__16_0\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__24\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__28_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__15\ : in STD_LOGIC;
    \empty_i_5__31\ : in STD_LOGIC;
    \empty_i_5__31_0\ : in STD_LOGIC;
    \empty_i_11__18\ : in STD_LOGIC;
    \empty_i_12__6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_3__22\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_6__25_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__4_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__9\ : in STD_LOGIC;
    \empty_i_7__32\ : in STD_LOGIC;
    \empty_i_7__32_0\ : in STD_LOGIC;
    \empty_i_7__32_1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__49\ : in STD_LOGIC;
    \empty_i_6__44\ : in STD_LOGIC;
    \empty_i_6__44_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__26\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__52_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__10\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__28\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__23\ : in STD_LOGIC;
    \empty_i_5__55\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_5__3_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_31\ : in STD_LOGIC;
    \empty_i_6__42\ : in STD_LOGIC;
    \empty_i_6__43\ : in STD_LOGIC;
    \priority_reg[2]_rep__1_2\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[1].mem_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk1[31].mem_reg[31][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk1[0].mem_reg[0][12]\ : in STD_LOGIC;
    CTRL_SCHED_VIRTS : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \genblk1[1].mem_reg[1][12]\ : in STD_LOGIC;
    \genblk1[2].mem_reg[2][12]\ : in STD_LOGIC;
    \genblk1[3].mem_reg[3][12]\ : in STD_LOGIC;
    \genblk1[4].mem_reg[4][12]\ : in STD_LOGIC;
    \genblk1[5].mem_reg[5][12]\ : in STD_LOGIC;
    \genblk1[6].mem_reg[6][12]\ : in STD_LOGIC;
    \genblk1[7].mem_reg[7][12]\ : in STD_LOGIC;
    \genblk1[8].mem_reg[8][12]\ : in STD_LOGIC;
    \genblk1[9].mem_reg[9][12]\ : in STD_LOGIC;
    \genblk1[10].mem_reg[10][12]\ : in STD_LOGIC;
    \genblk1[11].mem_reg[11][12]\ : in STD_LOGIC;
    \genblk1[12].mem_reg[12][12]\ : in STD_LOGIC;
    \genblk1[13].mem_reg[13][12]\ : in STD_LOGIC;
    \genblk1[14].mem_reg[14][12]\ : in STD_LOGIC;
    \genblk1[15].mem_reg[15][12]\ : in STD_LOGIC;
    \genblk1[16].mem_reg[16][12]\ : in STD_LOGIC;
    \genblk1[17].mem_reg[17][12]\ : in STD_LOGIC;
    \genblk1[18].mem_reg[18][12]\ : in STD_LOGIC;
    \genblk1[19].mem_reg[19][12]\ : in STD_LOGIC;
    \genblk1[20].mem_reg[20][12]\ : in STD_LOGIC;
    \genblk1[21].mem_reg[21][12]\ : in STD_LOGIC;
    \genblk1[22].mem_reg[22][12]\ : in STD_LOGIC;
    \genblk1[23].mem_reg[23][12]\ : in STD_LOGIC;
    \genblk1[24].mem_reg[24][12]\ : in STD_LOGIC;
    \genblk1[25].mem_reg[25][12]\ : in STD_LOGIC;
    \genblk1[26].mem_reg[26][12]\ : in STD_LOGIC;
    \genblk1[27].mem_reg[27][12]\ : in STD_LOGIC;
    \genblk1[28].mem_reg[28][12]\ : in STD_LOGIC;
    \genblk1[29].mem_reg[29][12]\ : in STD_LOGIC;
    \genblk1[30].mem_reg[30][12]\ : in STD_LOGIC;
    \genblk1[31].mem_reg[31][12]\ : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_scheduler;

architecture STRUCTURE of ODIN_design_ODIN_0_0_scheduler is
  signal \AEROUT_ADDR[7]_i_11_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_38_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_39_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_40_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_62_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR[7]_i_63_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_30_n_1\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_30_n_2\ : STD_LOGIC;
  signal \AEROUT_ADDR_reg[7]_i_30_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sched_data_out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^spi_open_loop_sync\ : STD_LOGIC;
  signal SPI_OPEN_LOOP_sync_int : STD_LOGIC;
  signal \^spi_open_loop_sync_reg_1\ : STD_LOGIC;
  signal data_out_fifo : STD_LOGIC_VECTOR ( 512 downto 0 );
  signal empty_burst_fifo : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal empty_main : STD_LOGIC;
  signal fifo_spike_0_n_45 : STD_LOGIC;
  signal fifo_spike_0_n_46 : STD_LOGIC;
  signal fifo_spike_0_n_47 : STD_LOGIC;
  signal fifo_spike_0_n_48 : STD_LOGIC;
  signal fifo_spike_0_n_49 : STD_LOGIC;
  signal fifo_spike_0_n_50 : STD_LOGIC;
  signal fifo_spike_0_n_51 : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[0].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[10].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[10].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[10].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[11].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[12].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[12].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[12].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[13].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[14].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[15].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[16].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[16].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[16].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[17].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[18].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[19].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[19].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[19].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[19].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[19].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[1].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[1].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[1].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[1].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[1].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[20].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[20].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[20].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[20].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[20].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[21].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[22].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[23].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[24].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[25].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[26].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[26].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[26].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[26].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[26].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[26].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[27].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_24\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_25\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_26\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_27\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_28\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_29\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_30\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_31\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_32\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_33\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_34\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_35\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[28].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[29].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[2].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[2].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[2].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[2].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[2].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[2].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[30].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[31].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_24\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_25\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[32].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[33].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_24\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_25\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_26\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[34].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[35].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[36].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[37].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[38].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[39].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[3].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[3].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[3].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[3].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[3].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[40].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_24\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_25\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_26\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_27\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[41].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[42].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[43].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[44].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[45].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[46].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[47].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[48].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[49].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[4].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[4].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[4].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[4].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[4].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_15\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_16\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_17\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_18\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_19\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_20\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_21\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_22\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_23\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_24\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_25\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_26\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_27\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_28\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_29\ : STD_LOGIC;
  signal \genblk1[50].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[51].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[52].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[53].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[54].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_14\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[55].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_0\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_13\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[56].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[5].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[5].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[5].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[5].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[5].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[5].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[6].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[6].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_12\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_8\ : STD_LOGIC;
  signal \genblk1[7].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_10\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_11\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_2\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_3\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_4\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_5\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_6\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_7\ : STD_LOGIC;
  signal \genblk1[8].fifo_burst_n_9\ : STD_LOGIC;
  signal \genblk1[9].fifo_burst_n_1\ : STD_LOGIC;
  signal \genblk1[9].fifo_burst_n_2\ : STD_LOGIC;
  signal last_spk_in_burst_int1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal load : STD_LOGIC;
  signal priority : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \priority[0]_i_1_n_0\ : STD_LOGIC;
  signal \priority[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \priority[1]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \priority[1]_rep__2_i_1_n_0\ : STD_LOGIC;
  signal \priority[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \priority[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \priority[2]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \priority[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \priority[4]_i_2_n_0\ : STD_LOGIC;
  signal \priority[7]_i_10_n_0\ : STD_LOGIC;
  signal \priority[7]_i_11_n_0\ : STD_LOGIC;
  signal \priority[7]_i_12_n_0\ : STD_LOGIC;
  signal \priority[7]_i_5_n_0\ : STD_LOGIC;
  signal \priority[7]_i_6_n_0\ : STD_LOGIC;
  signal \priority[7]_i_9_n_0\ : STD_LOGIC;
  signal \priority_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \priority_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \priority_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \priority_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \priority_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \priority_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \priority_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \priority_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \priority_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \priority_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \priority_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \priority_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \priority_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \priority_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \priority_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \priority_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \priority_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \priority_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \priority_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \priority_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \priority_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal priority_cnt_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \priority_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \priority_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \priority_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \priority_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \^priority_cnt_reg[19]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \priority_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \priority_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \priority_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^priority_reg[1]_rep_0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[1]_rep__1_0\ : STD_LOGIC;
  signal \priority_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep_1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_1\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_2\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__0_3\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_0\ : STD_LOGIC;
  signal \^priority_reg[2]_rep__1_1\ : STD_LOGIC;
  signal \^priority_reg[3]_0\ : STD_LOGIC;
  signal \^priority_reg[3]_1\ : STD_LOGIC;
  signal \^priority_reg[3]_2\ : STD_LOGIC;
  signal \^priority_reg[3]_4\ : STD_LOGIC;
  signal \^priority_reg[4]_0\ : STD_LOGIC;
  signal \^priority_reg[4]_2\ : STD_LOGIC;
  signal \^priority_reg[4]_3\ : STD_LOGIC;
  signal \^priority_reg[5]_0\ : STD_LOGIC;
  signal \^priority_reg[5]_1\ : STD_LOGIC;
  signal \^priority_reg[5]_2\ : STD_LOGIC;
  signal \^priority_reg[5]_3\ : STD_LOGIC;
  signal \^priority_reg[5]_4\ : STD_LOGIC;
  signal \^priority_reg[5]_5\ : STD_LOGIC;
  signal \^priority_reg[5]_6\ : STD_LOGIC;
  signal \^priority_reg[5]_8\ : STD_LOGIC;
  signal \^priority_reg[5]_9\ : STD_LOGIC;
  signal \priority_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \priority_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \priority_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \priority_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \priority_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \priority_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \priority_reg_n_0_[6]\ : STD_LOGIC;
  signal \priority_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_AEROUT_ADDR_reg[7]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_AEROUT_ADDR_reg[7]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_priority_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_priority_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_priority_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_priority_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \priority[1]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \priority[2]_i_1\ : label is "soft_lutpair481";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \priority_cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \priority_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \priority_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \priority_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \priority_cnt_reg[8]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \priority_reg[1]\ : label is "priority_reg[1]";
  attribute ORIG_CELL_NAME of \priority_reg[1]_rep\ : label is "priority_reg[1]";
  attribute ORIG_CELL_NAME of \priority_reg[1]_rep__0\ : label is "priority_reg[1]";
  attribute ORIG_CELL_NAME of \priority_reg[1]_rep__1\ : label is "priority_reg[1]";
  attribute ORIG_CELL_NAME of \priority_reg[1]_rep__2\ : label is "priority_reg[1]";
  attribute ORIG_CELL_NAME of \priority_reg[2]\ : label is "priority_reg[2]";
  attribute ORIG_CELL_NAME of \priority_reg[2]_rep\ : label is "priority_reg[2]";
  attribute ORIG_CELL_NAME of \priority_reg[2]_rep__0\ : label is "priority_reg[2]";
  attribute ORIG_CELL_NAME of \priority_reg[2]_rep__1\ : label is "priority_reg[2]";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  SCHED_DATA_OUT(12 downto 0) <= \^sched_data_out\(12 downto 0);
  SPI_OPEN_LOOP_sync <= \^spi_open_loop_sync\;
  SPI_OPEN_LOOP_sync_reg_1 <= \^spi_open_loop_sync_reg_1\;
  \priority_cnt_reg[19]_0\(1 downto 0) <= \^priority_cnt_reg[19]_0\(1 downto 0);
  \priority_reg[1]_rep_0\ <= \^priority_reg[1]_rep_0\;
  \priority_reg[1]_rep__0_0\ <= \^priority_reg[1]_rep__0_0\;
  \priority_reg[1]_rep__1_0\ <= \^priority_reg[1]_rep__1_0\;
  \priority_reg[2]_rep_1\ <= \^priority_reg[2]_rep_1\;
  \priority_reg[2]_rep__0_0\ <= \^priority_reg[2]_rep__0_0\;
  \priority_reg[2]_rep__0_1\ <= \^priority_reg[2]_rep__0_1\;
  \priority_reg[2]_rep__0_2\ <= \^priority_reg[2]_rep__0_2\;
  \priority_reg[2]_rep__0_3\ <= \^priority_reg[2]_rep__0_3\;
  \priority_reg[2]_rep__1_0\ <= \^priority_reg[2]_rep__1_0\;
  \priority_reg[2]_rep__1_1\ <= \^priority_reg[2]_rep__1_1\;
  \priority_reg[3]_0\ <= \^priority_reg[3]_0\;
  \priority_reg[3]_1\ <= \^priority_reg[3]_1\;
  \priority_reg[3]_2\ <= \^priority_reg[3]_2\;
  \priority_reg[3]_4\ <= \^priority_reg[3]_4\;
  \priority_reg[4]_0\ <= \^priority_reg[4]_0\;
  \priority_reg[4]_2\ <= \^priority_reg[4]_2\;
  \priority_reg[4]_3\ <= \^priority_reg[4]_3\;
  \priority_reg[5]_0\ <= \^priority_reg[5]_0\;
  \priority_reg[5]_1\ <= \^priority_reg[5]_1\;
  \priority_reg[5]_2\ <= \^priority_reg[5]_2\;
  \priority_reg[5]_3\ <= \^priority_reg[5]_3\;
  \priority_reg[5]_4\ <= \^priority_reg[5]_4\;
  \priority_reg[5]_5\ <= \^priority_reg[5]_5\;
  \priority_reg[5]_6\ <= \^priority_reg[5]_6\;
  \priority_reg[5]_8\ <= \^priority_reg[5]_8\;
  \priority_reg[5]_9\ <= \^priority_reg[5]_9\;
\AEROUT_ADDR[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => last_spk_in_burst_int1(10),
      I1 => last_spk_in_burst_int1(11),
      O => \AEROUT_ADDR[7]_i_11_n_0\
    );
\AEROUT_ADDR[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^priority_reg[2]_rep__1_0\,
      O => \AEROUT_ADDR[7]_i_38_n_0\
    );
\AEROUT_ADDR[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      O => \AEROUT_ADDR[7]_i_39_n_0\
    );
\AEROUT_ADDR[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      O => \AEROUT_ADDR[7]_i_40_n_0\
    );
\AEROUT_ADDR[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \priority_reg_n_0_[7]\,
      I1 => \^q\(4),
      O => \AEROUT_ADDR[7]_i_62_n_0\
    );
\AEROUT_ADDR[7]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \priority_reg_n_0_[6]\,
      I1 => \^q\(3),
      O => \AEROUT_ADDR[7]_i_63_n_0\
    );
\AEROUT_ADDR_reg[7]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \AEROUT_ADDR_reg[7]_i_30_n_0\,
      CO(3 downto 2) => \NLW_AEROUT_ADDR_reg[7]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_spk_in_burst_int1(11),
      CO(0) => \NLW_AEROUT_ADDR_reg[7]_i_16_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_AEROUT_ADDR_reg[7]_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => last_spk_in_burst_int1(10),
      S(3 downto 1) => B"001",
      S(0) => \priority_reg_n_0_[7]\
    );
\AEROUT_ADDR_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \AEROUT_ADDR_reg[7]_i_19_n_0\,
      CO(2) => \AEROUT_ADDR_reg[7]_i_19_n_1\,
      CO(1) => \AEROUT_ADDR_reg[7]_i_19_n_2\,
      CO(0) => \AEROUT_ADDR_reg[7]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q\(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => last_spk_in_burst_int1(5 downto 2),
      S(3) => \AEROUT_ADDR[7]_i_38_n_0\,
      S(2) => \AEROUT_ADDR[7]_i_39_n_0\,
      S(1) => \AEROUT_ADDR[7]_i_40_n_0\,
      S(0) => \^priority_reg[2]_rep__1_0\
    );
\AEROUT_ADDR_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \AEROUT_ADDR_reg[7]_i_19_n_0\,
      CO(3) => \AEROUT_ADDR_reg[7]_i_30_n_0\,
      CO(2) => \AEROUT_ADDR_reg[7]_i_30_n_1\,
      CO(1) => \AEROUT_ADDR_reg[7]_i_30_n_2\,
      CO(0) => \AEROUT_ADDR_reg[7]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \priority_reg_n_0_[7]\,
      DI(0) => \priority_reg_n_0_[6]\,
      O(3 downto 0) => last_spk_in_burst_int1(9 downto 6),
      S(3) => \priority_reg_n_0_[6]\,
      S(2) => \^q\(5),
      S(1) => \AEROUT_ADDR[7]_i_62_n_0\,
      S(0) => \AEROUT_ADDR[7]_i_63_n_0\
    );
SPI_OPEN_LOOP_sync_int_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => SPI_OPEN_LOOP,
      Q => SPI_OPEN_LOOP_sync_int
    );
SPI_OPEN_LOOP_sync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => RST_sync,
      D => SPI_OPEN_LOOP_sync_int,
      Q => \^spi_open_loop_sync\
    );
fifo_spike_0: entity work.\ODIN_design_ODIN_0_0_fifo__parameterized0\
     port map (
      AERIN_ADDR(0) => AERIN_ADDR(6),
      AERIN_REQ_sync => AERIN_REQ_sync,
      AERIN_REQ_sync_reg => AERIN_REQ_sync_reg,
      AERIN_REQ_sync_reg_0 => AERIN_REQ_sync_reg_0,
      \AEROUT_ADDR_reg[0]\ => \genblk1[41].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[0]_0\ => \AEROUT_ADDR[7]_i_11_n_0\,
      CLK => CLK,
      CTRL_SCHED_VIRTS(4 downto 0) => CTRL_SCHED_VIRTS(4 downto 0),
      E(0) => \genblk1[50].fifo_burst_n_2\,
      \FSM_sequential_state[1]_i_5\ => \FSM_sequential_state[1]_i_5\,
      \FSM_sequential_state[1]_i_5_0\ => \FSM_sequential_state[1]_i_5_0\,
      RST_sync => RST_sync,
      SCHED_DATA_OUT(5 downto 1) => \^sched_data_out\(12 downto 8),
      SCHED_DATA_OUT(0) => \^sched_data_out\(0),
      SCHED_EMPTY => SCHED_EMPTY,
      SCHED_FULL => SCHED_FULL,
      SPI_GATE_ACTIVITY_sync => SPI_GATE_ACTIVITY_sync,
      SPI_GATE_ACTIVITY_sync_reg => SPI_GATE_ACTIVITY_sync_reg,
      empty_main => empty_main,
      empty_reg_0 => \genblk1[50].fifo_burst_n_3\,
      \fill_cnt_reg[0]_0\ => \read_ptr_reg[4]\,
      \fill_cnt_reg[0]_1\ => \fill_cnt_reg[0]\,
      \fill_cnt_reg[2]_0\ => \fill_cnt_reg[2]\,
      \genblk1[0].mem_reg[0][12]_0\ => \genblk1[0].mem_reg[0][12]\,
      \genblk1[10].mem_reg[10][12]_0\ => \genblk1[10].mem_reg[10][12]\,
      \genblk1[11].mem_reg[11][12]_0\ => \genblk1[11].mem_reg[11][12]\,
      \genblk1[12].mem_reg[12][12]_0\ => \genblk1[12].mem_reg[12][12]\,
      \genblk1[13].mem_reg[13][12]_0\ => \genblk1[13].mem_reg[13][12]\,
      \genblk1[14].mem_reg[14][12]_0\ => \genblk1[14].mem_reg[14][12]\,
      \genblk1[15].mem_reg[15][12]_0\ => \genblk1[15].mem_reg[15][12]\,
      \genblk1[16].mem_reg[16][12]_0\ => \genblk1[16].mem_reg[16][12]\,
      \genblk1[17].mem_reg[17][12]_0\ => \genblk1[17].mem_reg[17][12]\,
      \genblk1[18].mem_reg[18][12]_0\ => \genblk1[18].mem_reg[18][12]\,
      \genblk1[19].mem_reg[19][12]_0\ => \genblk1[19].mem_reg[19][12]\,
      \genblk1[1].mem_reg[1][12]_0\ => \genblk1[1].mem_reg[1][12]\,
      \genblk1[20].mem_reg[20][12]_0\ => \genblk1[20].mem_reg[20][12]\,
      \genblk1[21].mem_reg[21][12]_0\ => \genblk1[21].mem_reg[21][12]\,
      \genblk1[22].mem_reg[22][12]_0\ => \genblk1[22].mem_reg[22][12]\,
      \genblk1[23].mem_reg[23][12]_0\ => \genblk1[23].mem_reg[23][12]\,
      \genblk1[24].mem_reg[24][12]_0\ => \genblk1[24].mem_reg[24][12]\,
      \genblk1[25].mem_reg[25][12]_0\ => \genblk1[25].mem_reg[25][12]\,
      \genblk1[26].mem_reg[26][12]_0\ => \genblk1[26].mem_reg[26][12]\,
      \genblk1[27].mem_reg[27][12]_0\ => \genblk1[27].mem_reg[27][12]\,
      \genblk1[28].mem_reg[28][12]_0\ => \genblk1[28].mem_reg[28][12]\,
      \genblk1[29].mem_reg[29][12]_0\ => \genblk1[29].mem_reg[29][12]\,
      \genblk1[2].mem_reg[2][12]_0\ => \genblk1[2].mem_reg[2][12]\,
      \genblk1[30].mem_reg[30][12]_0\ => \genblk1[30].mem_reg[30][12]\,
      \genblk1[31].mem_reg[31][12]_0\ => \genblk1[31].mem_reg[31][12]\,
      \genblk1[31].mem_reg[31][7]_0\(7 downto 0) => \genblk1[31].mem_reg[31][7]\(7 downto 0),
      \genblk1[3].mem_reg[3][12]_0\ => \genblk1[3].mem_reg[3][12]\,
      \genblk1[4].mem_reg[4][12]_0\ => \genblk1[4].mem_reg[4][12]\,
      \genblk1[5].mem_reg[5][12]_0\ => \genblk1[5].mem_reg[5][12]\,
      \genblk1[6].mem_reg[6][12]_0\ => \genblk1[6].mem_reg[6][12]\,
      \genblk1[7].mem_reg[7][12]_0\ => \genblk1[7].mem_reg[7][12]\,
      \genblk1[8].mem_reg[8][12]_0\ => \genblk1[8].mem_reg[8][12]\,
      \genblk1[9].mem_reg[9][12]_0\ => \genblk1[9].mem_reg[9][12]\,
      \read_ptr_reg[4]_0\ => fifo_spike_0_n_45,
      \read_ptr_reg[4]_1\ => fifo_spike_0_n_46,
      \read_ptr_reg[4]_2\ => fifo_spike_0_n_47,
      \read_ptr_reg[4]_3\ => fifo_spike_0_n_48,
      \read_ptr_reg[4]_4\ => fifo_spike_0_n_49,
      \read_ptr_reg[4]_5\ => fifo_spike_0_n_50,
      \read_ptr_reg[4]_6\ => fifo_spike_0_n_51,
      \write_ptr_reg[2]_0\ => E(0),
      \write_ptr_reg[2]_1\ => \write_ptr_reg[2]\(0),
      \write_ptr_reg[2]_10\ => \write_ptr_reg[2]_8\(0),
      \write_ptr_reg[2]_11\ => \write_ptr_reg[2]_9\(0),
      \write_ptr_reg[2]_12\ => \write_ptr_reg[2]_10\(0),
      \write_ptr_reg[2]_13\ => \write_ptr_reg[2]_11\(0),
      \write_ptr_reg[2]_14\ => \write_ptr_reg[2]_12\(0),
      \write_ptr_reg[2]_15\ => \write_ptr_reg[2]_13\(0),
      \write_ptr_reg[2]_16\ => \write_ptr_reg[2]_14\(0),
      \write_ptr_reg[2]_17\ => \write_ptr_reg[2]_15\(0),
      \write_ptr_reg[2]_18\ => \write_ptr_reg[2]_16\(0),
      \write_ptr_reg[2]_19\ => \write_ptr_reg[2]_17\(0),
      \write_ptr_reg[2]_2\ => \write_ptr_reg[2]_0\(0),
      \write_ptr_reg[2]_20\ => \write_ptr_reg[2]_18\(0),
      \write_ptr_reg[2]_21\ => \write_ptr_reg[2]_19\(0),
      \write_ptr_reg[2]_22\ => \write_ptr_reg[2]_20\(0),
      \write_ptr_reg[2]_23\ => \write_ptr_reg[2]_21\(0),
      \write_ptr_reg[2]_24\ => \write_ptr_reg[2]_22\(0),
      \write_ptr_reg[2]_25\ => \write_ptr_reg[2]_23\(0),
      \write_ptr_reg[2]_26\ => \write_ptr_reg[2]_24\(0),
      \write_ptr_reg[2]_27\ => \write_ptr_reg[2]_25\(0),
      \write_ptr_reg[2]_28\ => \write_ptr_reg[2]_26\(0),
      \write_ptr_reg[2]_29\ => \write_ptr_reg[2]_27\(0),
      \write_ptr_reg[2]_3\ => \write_ptr_reg[2]_1\(0),
      \write_ptr_reg[2]_30\ => \write_ptr_reg[2]_28\(0),
      \write_ptr_reg[2]_31\ => \write_ptr_reg[2]_29\(0),
      \write_ptr_reg[2]_4\ => \write_ptr_reg[2]_2\(0),
      \write_ptr_reg[2]_5\ => \write_ptr_reg[2]_3\(0),
      \write_ptr_reg[2]_6\ => \write_ptr_reg[2]_4\(0),
      \write_ptr_reg[2]_7\ => \write_ptr_reg[2]_5\(0),
      \write_ptr_reg[2]_8\ => \write_ptr_reg[2]_6\(0),
      \write_ptr_reg[2]_9\ => \write_ptr_reg[2]_7\(0)
    );
\genblk1[0].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo
     port map (
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_in(7 downto 6) => ADDRARDADDR(6 downto 5),
      data_in(5 downto 4) => D(1 downto 0),
      data_in(3 downto 0) => ADDRARDADDR(3 downto 0),
      data_out_fifo(8 downto 0) => data_out_fifo(8 downto 0),
      empty_burst_fifo(0) => empty_burst_fifo(0),
      \fill_cnt_reg[4]_0\ => \genblk1[1].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[4].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[3].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_10_0\ => \genblk1[3].mem[3][8]_i_10\,
      \genblk1[3].mem[3][8]_i_10_1\ => \genblk1[3].mem[3][8]_i_10_0\,
      \genblk1[3].mem[3][8]_i_11__6_0\ => \genblk1[3].mem[3][8]_i_11__6\,
      \genblk1[3].mem[3][8]_i_3__15\ => \genblk1[3].mem[3][8]_i_3__15_1\,
      \genblk1[3].mem[3][8]_i_3__15_0\ => \^priority_reg[3]_1\,
      \genblk1[3].mem[3][8]_i_3__15_1\ => \^priority_reg[5]_5\,
      \genblk1[3].mem[3][8]_i_3__15_2\ => \genblk1[3].mem[3][8]_i_3__15_0\,
      \genblk1[3].mem[3][8]_i_3__15_3\ => \genblk1[3].mem[3][8]_i_3__15\,
      \genblk1[3].mem[3][8]_i_3__15_4\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_3__15_5\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_3__15_6\ => \genblk1[13].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_3__28_0\ => \genblk1[3].mem[3][8]_i_3__28\,
      \genblk1[3].mem[3][8]_i_3__28_1\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_3__28_2\ => \genblk1[3].mem[3][8]_i_3__28_1\,
      \genblk1[3].mem[3][8]_i_3__28_3\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_4__3_0\ => \genblk1[3].mem[3][8]_i_4__3\,
      \genblk1[3].mem[3][8]_i_5__9_0\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_5__9_1\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_7\ => \genblk1[3].mem[3][8]_i_7\,
      \genblk1[3].mem[3][8]_i_7__1\ => \genblk1[3].mem[3][8]_i_7__1\,
      \genblk1[3].mem[3][8]_i_7__1_0\ => \^priority_reg[5]_0\,
      \genblk1[3].mem[3][8]_i_7__1_1\ => \genblk1[3].mem[3][8]_i_7__1_0\,
      \genblk1[3].mem[3][8]_i_7__1_2\ => \^priority_reg[4]_0\,
      \genblk1[3].mem[3][8]_i_7__1_3\ => \genblk1[3].mem[3][8]_i_7__1_1\,
      \genblk1[3].mem[3][8]_i_8__16_0\ => \genblk1[3].mem[3][8]_i_8__16\,
      \genblk1[3].mem[3][8]_i_8__16_1\ => \genblk1[3].mem[3][8]_i_8__16_0\,
      \priority_reg[0]\ => \genblk1[0].fifo_burst_n_5\,
      \priority_reg[0]_0\ => \^priority_reg[2]_rep__0_0\,
      \priority_reg[0]_1\ => \^priority_reg[1]_rep__1_0\,
      \priority_reg[1]_rep__0\ => \genblk1[0].fifo_burst_n_6\,
      \priority_reg[2]_rep__0\ => \^priority_reg[2]_rep__0_1\,
      \priority_reg[3]\ => \genblk1[0].fifo_burst_n_8\,
      \priority_reg[4]\ => \genblk1[0].fifo_burst_n_7\,
      \priority_reg[5]\ => \genblk1[0].fifo_burst_n_2\,
      \priority_reg[5]_0\ => \genblk1[0].fifo_burst_n_4\,
      \priority_reg[7]\ => \genblk1[0].fifo_burst_n_1\,
      \read_ptr_reg[0]_0\ => \read_ptr_reg[4]\,
      \read_ptr_reg[0]_1\ => \^priority_reg[1]_rep_0\,
      \read_ptr_reg[0]_2\ => \^priority_reg[2]_rep_1\,
      \read_ptr_reg[0]_3\ => \^priority_reg[4]_2\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]\
    );
\genblk1[10].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_0
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(98 downto 90),
      empty_burst_fifo(0) => empty_burst_fifo(10),
      \fill_cnt[4]_i_3__40_0\ => \fill_cnt[4]_i_3__40\,
      \fill_cnt[4]_i_3__40_1\ => \fill_cnt[4]_i_3__40_0\,
      \fill_cnt_reg[4]_0\ => \genblk1[11].fifo_burst_n_1\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt_reg[4]_2\ => \genblk1[9].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[8].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[8].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[0].mem_reg[0][8]_26\,
      \genblk1[0].mem_reg[0][8]_12\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[15].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_4\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[8].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[11].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[11].fifo_burst_n_10\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[1]_rep_0\,
      \genblk1[3].mem[3][8]_i_4__12\ => \genblk1[3].mem[3][8]_i_4__12\,
      \genblk1[3].mem[3][8]_i_4__12_0\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_5__52\ => \genblk1[3].mem[3][8]_i_5__52\,
      \priority_reg[2]_rep__1\ => \genblk1[10].fifo_burst_n_3\,
      \priority_reg[3]\ => \genblk1[10].fifo_burst_n_1\,
      \priority_reg[3]_0\ => \genblk1[10].fifo_burst_n_2\,
      \read_ptr_reg[0]_0\ => \^priority_reg[4]_3\,
      \read_ptr_reg[0]_1\ => \genblk1[2].fifo_burst_n_3\,
      rst_priority => rst_priority
    );
\genblk1[11].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_1
     port map (
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(107 downto 99),
      empty_burst_fifo(0) => empty_burst_fifo(11),
      \empty_i_17__1\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_17__1_0\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_3__18\ => \^priority_reg[1]_rep__0_0\,
      \empty_i_3__20\ => \genblk1[13].fifo_burst_n_9\,
      \empty_i_3__20_0\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__20_1\ => \genblk1[18].fifo_burst_n_7\,
      \empty_i_3__20_2\ => \empty_i_3__20\,
      \empty_i_6__18\ => \empty_i_6__18_0\,
      \empty_i_6__18_0\ => \^priority_reg[3]_1\,
      \empty_i_6__18_1\ => \empty_i_6__18\,
      \empty_i_7__30\ => \^priority_reg[5]_0\,
      \empty_i_7__30_0\ => \empty_i_7__30_0\,
      \empty_i_7__30_1\ => \fill_cnt_reg[0]\,
      \empty_i_7__30_2\ => \empty_i_7__30\,
      \empty_i_7__30_3\ => \^priority_reg[4]_0\,
      \empty_i_8__26\ => \empty_i_8__26_0\,
      \empty_i_8__26_0\ => \empty_i_8__26_1\,
      \fill_cnt[4]_i_3__5_0\ => \fill_cnt[4]_i_3__5\,
      \fill_cnt[4]_i_3__5_1\ => \fill_cnt[4]_i_3__40_0\,
      \fill_cnt_reg[1]_0\ => \^priority_reg[4]_3\,
      \fill_cnt_reg[1]_1\ => \genblk1[3].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[12].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[12].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[8].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[3].mem[3][8]_i_3__18\ => \^priority_reg[1]_rep_0\,
      \genblk1[3].mem[3][8]_i_3__18_0\ => \genblk1[7].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_3__18_1\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_3__18_2\ => \genblk1[3].mem[3][8]_i_3__18\,
      \genblk1[3].mem[3][8]_i_3__18_3\ => \genblk1[7].fifo_burst_n_4\,
      \genblk1[3].mem[3][8]_i_3__18_4\ => \genblk1[14].fifo_burst_n_1\,
      \genblk1[3].mem[3][8]_i_4__8\ => \genblk1[3].mem[3][8]_i_10\,
      \genblk1[3].mem[3][8]_i_4__8_0\ => \genblk1[3].mem[3][8]_i_7__1\,
      \priority_reg[1]_rep__0\ => \genblk1[11].fifo_burst_n_1\,
      \priority_reg[2]_rep\ => \genblk1[11].fifo_burst_n_2\,
      \priority_reg[2]_rep__0\ => \^priority_reg[2]_rep__0_2\,
      \priority_reg[2]_rep__1\ => \genblk1[11].fifo_burst_n_4\,
      \priority_reg[2]_rep__1_0\ => \genblk1[11].fifo_burst_n_5\,
      \priority_reg[2]_rep__1_1\ => \genblk1[11].fifo_burst_n_10\,
      \priority_reg[4]\ => \priority_reg[4]_5\,
      \priority_reg[5]\ => \genblk1[11].fifo_burst_n_6\,
      \priority_reg[5]_0\ => \genblk1[11].fifo_burst_n_7\,
      \priority_reg[5]_1\ => \^priority_reg[5]_1\,
      \priority_reg[5]_2\ => \genblk1[11].fifo_burst_n_11\,
      rst_priority => rst_priority
    );
\genblk1[12].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_2
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(116 downto 108),
      empty_burst_fifo(0) => empty_burst_fifo(12),
      \empty_i_3__20_0\ => \empty_i_3__20_0\,
      \empty_i_3__20_1\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__20_2\ => \empty_i_3__20_1\,
      \empty_i_3__20_3\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__20_4\ => \empty_i_3__20_2\,
      \fill_cnt[4]_i_3__47_0\ => \fill_cnt[4]_i_3__5\,
      \fill_cnt[4]_i_3__47_1\ => \fill_cnt[4]_i_3__47\,
      \fill_cnt[4]_i_3__47_2\ => \genblk1[11].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__47_3\ => \genblk1[14].fifo_burst_n_6\,
      \fill_cnt_reg[4]_0\ => \genblk1[11].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[13].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[0].mem_reg[0][8]_26\,
      \genblk1[0].mem_reg[0][8]_13\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[13].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[8].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[15].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[14].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[11].fifo_burst_n_10\,
      \genblk1[3].mem[3][8]_i_5__19\ => \genblk1[3].mem[3][8]_i_5__52\,
      \genblk1[3].mem[3][8]_i_5__19_0\ => \genblk1[3].mem[3][8]_i_4__12\,
      \genblk1[3].mem[3][8]_i_5__19_1\ => \^priority_reg[2]_rep__0_0\,
      \priority_reg[1]_rep__0\ => \genblk1[12].fifo_burst_n_3\,
      \priority_reg[1]_rep__2\ => \genblk1[12].fifo_burst_n_2\,
      \priority_reg[5]\ => \genblk1[12].fifo_burst_n_1\,
      \read_ptr_reg[0]_0\ => \^priority_reg[4]_3\,
      \read_ptr_reg[0]_1\ => \genblk1[4].fifo_burst_n_1\,
      rst_priority => rst_priority
    );
\genblk1[13].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_3
     port map (
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(125 downto 117),
      empty_burst_fifo(0) => empty_burst_fifo(13),
      \empty_i_3__31\ => \empty_i_3__31_0\,
      \empty_i_3__31_0\ => \empty_i_3__31_1\,
      \empty_i_3__31_1\ => \genblk1[18].fifo_burst_n_7\,
      \empty_i_3__31_2\ => \empty_i_3__31_2\,
      \empty_i_3__31_3\ => \empty_i_3__31_3\,
      \empty_i_3__31_4\ => \genblk1[15].fifo_burst_n_1\,
      \empty_i_3__32_0\ => \genblk1[11].fifo_burst_n_6\,
      \empty_i_3__32_1\ => \genblk1[14].fifo_burst_n_6\,
      \empty_i_5__10\ => \empty_i_5__10\,
      \empty_i_5__10_0\ => \empty_i_5__10_0\,
      \empty_i_8__30_0\ => \empty_i_8__30_1\,
      \empty_i_8__31\ => \fill_cnt_reg[0]\,
      \empty_i_8__31_0\ => \empty_i_7__30\,
      \empty_i_8__31_1\ => \empty_i_8__31\,
      \fill_cnt[4]_i_3__12_0\ => \fill_cnt[4]_i_3__47\,
      \fill_cnt[4]_i_4__7_0\ => \genblk1[14].fifo_burst_n_8\,
      \fill_cnt[4]_i_4__7_1\ => \fill_cnt[4]_i_4__7\,
      \fill_cnt[4]_i_4__7_2\ => \^priority_reg[3]_4\,
      \fill_cnt[4]_i_4__7_3\ => \genblk1[14].fifo_burst_n_7\,
      \fill_cnt_reg[1]_0\ => \^priority_reg[4]_3\,
      \fill_cnt_reg[1]_1\ => \genblk1[5].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[17].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[12].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[14].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[11].fifo_burst_n_10\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[15].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_14\ => \genblk1[3].mem[3][8]_i_14_0\,
      \genblk1[3].mem[3][8]_i_14_0\ => \genblk1[3].mem[3][8]_i_14\,
      \genblk1[3].mem[3][8]_i_14_1\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[3].mem[3][8]_i_3__12\ => \genblk1[17].fifo_burst_n_6\,
      \genblk1[3].mem[3][8]_i_3__17\ => \genblk1[7].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_3__17_0\ => \^priority_reg[2]_rep_1\,
      \genblk1[3].mem[3][8]_i_3__17_1\ => \genblk1[3].mem[3][8]_i_3__18\,
      \genblk1[3].mem[3][8]_i_3__17_2\ => \genblk1[0].mem_reg[0][8]_23\,
      \genblk1[3].mem[3][8]_i_5__18\ => \^priority_reg[4]_2\,
      \genblk1[3].mem[3][8]_i_5__18_0\ => \genblk1[3].mem[3][8]_i_8__16\,
      \genblk1[3].mem[3][8]_i_5__18_1\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_5__18_2\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_5__18_3\ => \genblk1[3].mem[3][8]_i_3__28\,
      \priority_reg[1]_rep__0\ => \genblk1[13].fifo_burst_n_1\,
      \priority_reg[1]_rep__0_0\ => \genblk1[13].fifo_burst_n_2\,
      \priority_reg[2]_rep\ => \genblk1[13].fifo_burst_n_5\,
      \priority_reg[2]_rep__0\ => \genblk1[13].fifo_burst_n_7\,
      \priority_reg[2]_rep__1\ => \genblk1[13].fifo_burst_n_4\,
      \priority_reg[3]\ => \^priority_reg[3]_0\,
      \priority_reg[3]_0\ => \genblk1[13].fifo_burst_n_6\,
      \priority_reg[3]_1\ => \genblk1[13].fifo_burst_n_9\,
      \priority_reg[5]\ => \genblk1[13].fifo_burst_n_8\,
      rst_priority => rst_priority
    );
\genblk1[14].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_4
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(134 downto 126),
      empty_burst_fifo(0) => empty_burst_fifo(14),
      \empty_i_3__31_0\ => \empty_i_3__20_0\,
      \empty_i_3__31_1\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__31_2\ => \empty_i_3__31\,
      \empty_i_3__31_3\ => \genblk1[16].fifo_burst_n_3\,
      \empty_i_7__8\ => \priority_reg[1]_rep__2_n_0\,
      \empty_i_7__8_0\ => \genblk1[20].fifo_burst_n_5\,
      \empty_i_7__8_1\ => \fill_cnt[4]_i_4__7\,
      \empty_i_8__26\ => \empty_i_6__18\,
      \empty_i_8__26_0\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_8__26_1\ => \^priority_reg[5]_0\,
      \empty_i_8__26_2\ => \empty_i_8__26\,
      \fill_cnt[4]_i_3__54_0\ => \fill_cnt[4]_i_3__54\,
      \fill_cnt[4]_i_5__3\ => \fill_cnt[4]_i_5__3\,
      \fill_cnt[4]_i_5__3_0\ => \fill_cnt[4]_i_5__3_0\,
      \fill_cnt[4]_i_5__3_1\ => \^priority_reg[2]_rep__0_1\,
      \fill_cnt[4]_i_5__3_2\ => \fill_cnt[4]_i_5__3_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[13].fifo_burst_n_1\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[13].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[13].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[15].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[13].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[12].fifo_burst_n_1\,
      \genblk1[3].mem[3][8]_i_3__17\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_3__17_0\ => \genblk1[8].fifo_burst_n_9\,
      \genblk1[3].mem[3][8]_i_3__17_1\ => \genblk1[17].fifo_burst_n_3\,
      \genblk1[3].mem[3][8]_i_4__46\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_6__24\ => \genblk1[3].mem[3][8]_i_6__24\,
      \genblk1[3].mem[3][8]_i_6__24_0\ => \genblk1[3].mem[3][8]_i_8__16_0\,
      \genblk1[3].mem[3][8]_i_6__24_1\ => \^priority_reg[3]_2\,
      \priority_reg[1]_rep__2\ => \genblk1[14].fifo_burst_n_5\,
      \priority_reg[2]_rep__0\ => \genblk1[14].fifo_burst_n_1\,
      \priority_reg[2]_rep__0_0\ => \genblk1[14].fifo_burst_n_2\,
      \priority_reg[2]_rep__1\ => \genblk1[14].fifo_burst_n_3\,
      \priority_reg[3]\ => \genblk1[14].fifo_burst_n_7\,
      \priority_reg[4]\ => \^priority_reg[4]_3\,
      \priority_reg[5]\ => \genblk1[14].fifo_burst_n_6\,
      \priority_reg[5]_0\ => \genblk1[14].fifo_burst_n_8\,
      \read_ptr_reg[0]_0\ => \genblk1[6].fifo_burst_n_1\,
      rst_priority => rst_priority
    );
\genblk1[15].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_5
     port map (
      \AEROUT_ADDR[7]_i_101\(2) => data_out_fifo(399),
      \AEROUT_ADDR[7]_i_101\(1) => data_out_fifo(271),
      \AEROUT_ADDR[7]_i_101\(0) => data_out_fifo(15),
      CLK => CLK,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(0),
      O(1 downto 0) => last_spk_in_burst_int1(8 downto 7),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      empty_burst_fifo(0) => empty_burst_fifo(15),
      \empty_i_14__1_0\ => \empty_i_14__1\,
      \empty_i_14__1_1\ => \empty_i_14__1_0\,
      \empty_i_3__30_0\ => \genblk1[14].fifo_burst_n_5\,
      \empty_i_3__30_1\ => \fill_cnt[4]_i_3__54\,
      \empty_i_5__38\ => \^priority_reg[3]_0\,
      \empty_i_5__38_0\ => \empty_i_5__38\,
      \empty_i_5__38_1\ => \empty_i_5__38_0\,
      \empty_i_8__30\ => \^priority_reg[5]_1\,
      \empty_i_8__30_0\(0) => \empty_i_8__30\(0),
      \empty_i_8__30_1\ => \^spi_open_loop_sync\,
      \empty_i_8__30_2\ => \empty_i_8__30_0\,
      \fill_cnt[4]_i_3__19_0\ => \empty_i_3__20_0\,
      \fill_cnt[4]_i_3__19_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__19_2\ => \empty_i_3__31\,
      \fill_cnt[4]_i_3__19_3\ => \genblk1[14].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__19_4\ => \genblk1[16].fifo_burst_n_3\,
      \fill_cnt_reg[1]_0\ => \^priority_reg[4]_3\,
      \fill_cnt_reg[1]_1\ => \genblk1[7].fifo_burst_n_9\,
      \fill_cnt_reg[4]_0\ => \genblk1[16].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[14].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[0].mem_reg[0][8]_23\,
      \genblk1[0].mem_reg[0][8]_12\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[18].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[13].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[14].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[14].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[17].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[17].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[17].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => data_out_fifo(142 downto 135),
      \genblk1[1].mem_reg[1][7]_1\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[15].fifo_burst_n_9\,
      \genblk1[3].mem[3][8]_i_3__11\ => \genblk1[3].mem[3][8]_i_3__11\,
      \genblk1[3].mem[3][8]_i_3__11_0\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_5__4\ => \^priority_reg[4]_2\,
      \genblk1[3].mem[3][8]_i_5__4_0\ => \genblk1[3].mem[3][8]_i_5__4\,
      \genblk1[3].mem[3][8]_i_5__4_1\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_5__4_2\ => \^priority_reg[2]_rep_1\,
      \genblk1[3].mem[3][8]_i_5__4_3\ => \genblk1[21].fifo_burst_n_4\,
      \genblk1[3].mem[3][8]_i_6__25\ => \genblk1[3].mem[3][8]_i_7__1_1\,
      \genblk1[3].mem[3][8]_i_6__25_0\ => \genblk1[3].mem[3][8]_i_7__1_0\,
      \genblk1[3].mem[3][8]_i_6__25_1\ => \^priority_reg[2]_rep__0_1\,
      \priority_reg[1]_rep__0\ => \genblk1[15].fifo_burst_n_4\,
      \priority_reg[1]_rep__0_0\ => \genblk1[15].fifo_burst_n_6\,
      \priority_reg[2]_rep\ => \genblk1[15].fifo_burst_n_5\,
      \priority_reg[2]_rep__1\ => \genblk1[15].fifo_burst_n_2\,
      \priority_reg[3]\ => \genblk1[15].fifo_burst_n_1\,
      \priority_reg[3]_0\ => \genblk1[15].fifo_burst_n_3\,
      \priority_reg[3]_1\ => \priority_reg[3]_5\,
      \priority_reg[5]\ => \genblk1[15].fifo_burst_n_8\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[17].fifo_burst_n_12\,
      \write_ptr_reg[0]_1\ => \write_ptr_reg[0]_10\
    );
\genblk1[16].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_6
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(152 downto 144),
      empty_burst_fifo(0) => empty_burst_fifo(16),
      \empty_i_5__32\ => \empty_i_8__26_0\,
      \empty_i_5__32_0\ => \empty_i_8__26_1\,
      \empty_i_5__32_1\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_5__32_2\ => \genblk1[11].fifo_burst_n_11\,
      \empty_i_5__32_3\ => \^priority_reg[3]_1\,
      \empty_i_5__32_4\ => \^priority_reg[5]_0\,
      \empty_i_6__23\ => \empty_i_8__26\,
      \empty_i_6__23_0\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_6__23_1\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_3__19\ => \genblk1[18].fifo_burst_n_7\,
      \fill_cnt[4]_i_3__19_0\ => \genblk1[18].fifo_burst_n_8\,
      \fill_cnt[4]_i_3__19_1\ => \priority_reg[1]_rep__2_n_0\,
      \fill_cnt[4]_i_3__19_2\ => \empty_i_3__31_0\,
      \fill_cnt[4]_i_3__19_3\ => \^priority_reg[2]_rep__1_0\,
      \fill_cnt[4]_i_3__19_4\ => \empty_i_3__31_1\,
      \fill_cnt[4]_i_3__32_0\ => \genblk1[18].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__32_1\ => \^priority_reg[2]_rep_1\,
      \fill_cnt[4]_i_3__32_2\ => \fill_cnt[4]_i_3__32\,
      \fill_cnt[4]_i_3__32_3\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__32_4\ => \empty_i_3__31\,
      \fill_cnt[4]_i_3__32_5\ => \genblk1[15].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__32_6\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[0].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[15].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[17].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[17].fifo_burst_n_10\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[15].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[18].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[13].fifo_burst_n_7\,
      \priority_reg[1]_rep__2\ => \genblk1[16].fifo_burst_n_1\,
      \priority_reg[2]_rep__0\ => \genblk1[16].fifo_burst_n_2\,
      \priority_reg[2]_rep__0_0\ => \genblk1[16].fifo_burst_n_3\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[17].fifo_burst_n_1\,
      \write_ptr_reg[0]_1\ => \genblk1[36].fifo_burst_n_3\
    );
\genblk1[17].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_7
     port map (
      \AEROUT_ADDR[7]_i_32\ => \genblk1[24].fifo_burst_n_20\,
      \AEROUT_ADDR[7]_i_47\ => \genblk1[24].fifo_burst_n_19\,
      \AEROUT_ADDR[7]_i_99\(8 downto 6) => data_out_fifo(415 downto 413),
      \AEROUT_ADDR[7]_i_99\(5 downto 3) => data_out_fifo(287 downto 285),
      \AEROUT_ADDR[7]_i_99\(2 downto 0) => data_out_fifo(31 downto 29),
      CLK => CLK,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(0),
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      empty_burst_fifo(0) => empty_burst_fifo(17),
      \empty_i_12__6_0\ => \empty_i_12__6\,
      \empty_i_12__6_1\ => \^spi_open_loop_sync\,
      \empty_i_12__6_2\(0) => \empty_i_8__30\(0),
      \empty_i_3__29\ => \empty_i_3__31\,
      \empty_i_3__29_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__29_1\ => \empty_i_3__29\,
      \empty_i_3__29_2\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__29_3\ => \genblk1[18].fifo_burst_n_5\,
      \empty_i_3__30\ => \genblk1[7].fifo_burst_n_12\,
      \empty_i_3__30_0\ => \empty_i_3__30\,
      \empty_i_3__30_1\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_3__30_2\ => \^priority_reg[5]_1\,
      \empty_i_3__30_3\ => \^priority_reg[3]_1\,
      \empty_i_3__30_4\ => \genblk1[30].fifo_burst_n_0\,
      \empty_i_5__37\ => \^priority_reg[3]_0\,
      \empty_i_5__37_0\ => \empty_i_5__38\,
      \empty_i_5__37_1\ => \empty_i_5__38_0\,
      \empty_i_7__6\ => \empty_i_7__6\,
      \empty_i_7__6_0\ => \fill_cnt_reg[0]\,
      \empty_i_7__6_1\ => \empty_i_7__30\,
      \empty_i_9__26\ => \empty_i_9__26\,
      \empty_i_9__26_0\ => \empty_i_14__1\,
      \fill_cnt[4]_i_3__23_0\ => \fill_cnt[4]_i_3__23\,
      \fill_cnt[4]_i_3__23_1\ => \empty_i_3__31_1\,
      \fill_cnt[4]_i_3__23_2\ => \genblk1[16].fifo_burst_n_2\,
      \fill_cnt[4]_i_3__23_3\ => \genblk1[16].fifo_burst_n_3\,
      \fill_cnt[4]_i_3__23_4\ => \genblk1[36].fifo_burst_n_3\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[1].fifo_burst_n_2\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[14].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[14].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[15].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[0].mem_reg[0][8]_30\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[18].fifo_burst_n_2\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[17].fifo_burst_n_15\,
      \genblk1[1].mem_reg[1][8]_0\(5 downto 4) => data_out_fifo(161 downto 160),
      \genblk1[1].mem_reg[1][8]_0\(3 downto 0) => data_out_fifo(156 downto 153),
      \genblk1[3].mem[3][8]_i_3__20\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_3__20_0\ => \genblk1[15].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_3__20_1\ => \genblk1[27].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__21\ => \genblk1[3].mem[3][8]_i_3__15_0\,
      \genblk1[3].mem[3][8]_i_3__21_0\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_3__48\ => \genblk1[3].mem[3][8]_i_14\,
      \genblk1[3].mem[3][8]_i_3__48_0\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_4__27\ => \genblk1[3].mem[3][8]_i_4__27\,
      \genblk1[3].mem[3][8]_i_5__4\ => \genblk1[23].fifo_burst_n_3\,
      \genblk1[3].mem[3][8]_i_7\ => \genblk1[3].mem[3][8]_i_3__15_1\,
      \genblk1[3].mem[3][8]_i_7_0\ => \genblk1[3].mem[3][8]_i_10_0\,
      \genblk1[3].mem[3][8]_i_7_1\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[3].mem[3][8]_i_7__0_0\ => \genblk1[3].mem[3][8]_i_7\,
      \genblk1[3].mem[3][8]_i_7__0_1\ => \genblk1[3].mem[3][8]_i_10\,
      \genblk1[3].mem[3][8]_i_7__11\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_7__11_0\ => \genblk1[0].mem_reg[0][8]_28\,
      last_spk_in_burst_int1(3 downto 0) => last_spk_in_burst_int1(8 downto 5),
      \priority_reg[1]_rep\ => \genblk1[17].fifo_burst_n_1\,
      \priority_reg[2]_rep\ => \genblk1[17].fifo_burst_n_10\,
      \priority_reg[2]_rep_0\ => \genblk1[17].fifo_burst_n_13\,
      \priority_reg[2]_rep_1\ => \genblk1[17].fifo_burst_n_14\,
      \priority_reg[2]_rep__1\ => \genblk1[17].fifo_burst_n_4\,
      \priority_reg[2]_rep__1_0\ => \genblk1[17].fifo_burst_n_5\,
      \priority_reg[3]\ => \genblk1[17].fifo_burst_n_2\,
      \priority_reg[3]_0\ => \genblk1[17].fifo_burst_n_7\,
      \priority_reg[3]_1\ => \genblk1[17].fifo_burst_n_8\,
      \priority_reg[4]\ => \genblk1[17].fifo_burst_n_3\,
      \priority_reg[4]_0\ => \genblk1[17].fifo_burst_n_6\,
      \priority_reg[4]_1\ => \genblk1[17].fifo_burst_n_9\,
      \priority_reg[5]\ => \genblk1[17].fifo_burst_n_11\,
      \priority_reg[5]_0\ => \genblk1[17].fifo_burst_n_12\,
      \priority_reg[7]\ => \genblk1[17].fifo_burst_n_22\,
      \priority_reg[7]_0\ => \genblk1[17].fifo_burst_n_23\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[18].fifo_burst_n_1\
    );
\genblk1[18].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_8
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(2 downto 0) => \^q\(5 downto 3),
      data_out_fifo(8 downto 0) => data_out_fifo(170 downto 162),
      empty_burst_fifo(0) => empty_burst_fifo(18),
      \empty_i_3__26\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__26_0\ => \empty_i_3__29\,
      \empty_i_3__26_1\ => \genblk1[17].fifo_burst_n_9\,
      \empty_i_3__28\ => \empty_i_3__31_1\,
      \empty_i_3__28_0\ => \fill_cnt[4]_i_3__23\,
      \empty_i_5__10\ => \empty_i_5__10_1\,
      \empty_i_5__10_0\ => \^priority_reg[2]_rep__0_1\,
      \empty_i_5__10_1\ => \empty_i_5__10_2\,
      \fill_cnt[4]_i_3__39_0\ => \fill_cnt[4]_i_3__39\,
      \fill_cnt[4]_i_3__39_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__39_2\ => \fill_cnt[4]_i_3__32\,
      \fill_cnt[4]_i_3__39_3\ => \genblk1[20].fifo_burst_n_4\,
      \fill_cnt[4]_i_3__39_4\ => \genblk1[16].fifo_burst_n_2\,
      \fill_cnt[4]_i_3__39_5\ => \genblk1[17].fifo_burst_n_13\,
      \fill_cnt[4]_i_4__4\ => \fill_cnt[4]_i_4__4_0\,
      \fill_cnt[4]_i_4__4_0\ => \fill_cnt[4]_i_4__4\,
      \fill_cnt[4]_i_6__2\ => \empty_i_5__10_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[2].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[17].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[19].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_30\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[3].mem[3][8]_i_4__17\ => \genblk1[17].fifo_burst_n_3\,
      \genblk1[3].mem[3][8]_i_4__17_0\ => \genblk1[14].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_4__17_1\ => \genblk1[23].fifo_burst_n_9\,
      \genblk1[3].mem[3][8]_i_5__17\ => \genblk1[3].mem[3][8]_i_5__52\,
      \genblk1[3].mem[3][8]_i_5__17_0\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_6__15\ => \genblk1[3].mem[3][8]_i_6__15\,
      \genblk1[3].mem[3][8]_i_6__15_0\ => \genblk1[3].mem[3][8]_i_4__12\,
      \priority_reg[1]_rep__2\ => \genblk1[18].fifo_burst_n_1\,
      \priority_reg[2]_rep\ => \genblk1[18].fifo_burst_n_4\,
      \priority_reg[3]\ => \genblk1[18].fifo_burst_n_5\,
      \priority_reg[3]_0\ => \genblk1[18].fifo_burst_n_6\,
      \priority_reg[3]_1\ => \genblk1[18].fifo_burst_n_7\,
      \priority_reg[3]_2\ => \genblk1[18].fifo_burst_n_8\,
      \priority_reg[4]\ => \genblk1[18].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[18].fifo_burst_n_2\,
      rst_priority => rst_priority
    );
\genblk1[19].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_9
     port map (
      \AEROUT_ADDR[7]_i_100_0\(8 downto 6) => data_out_fifo(431 downto 429),
      \AEROUT_ADDR[7]_i_100_0\(5 downto 3) => data_out_fifo(303 downto 301),
      \AEROUT_ADDR[7]_i_100_0\(2 downto 0) => data_out_fifo(47 downto 45),
      \AEROUT_ADDR[7]_i_32\ => \genblk1[26].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_43\ => \genblk1[26].fifo_burst_n_2\,
      \AEROUT_ADDR[7]_i_47\ => \genblk1[26].fifo_burst_n_9\,
      CLK => CLK,
      Q(2 downto 0) => \^q\(5 downto 3),
      empty_burst_fifo(0) => empty_burst_fifo(19),
      \fill_cnt[4]_i_3__4_0\ => \fill_cnt[4]_i_3__39\,
      \fill_cnt[4]_i_3__4_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__4_2\ => \genblk1[18].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__4_3\ => \fill_cnt[4]_i_3__32\,
      \fill_cnt[4]_i_3__4_4\ => \genblk1[20].fifo_burst_n_4\,
      \fill_cnt[4]_i_3__4_5\ => \genblk1[16].fifo_burst_n_2\,
      \fill_cnt[4]_i_3__4_6\ => \genblk1[20].fifo_burst_n_3\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[3].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[20].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[17].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[0].mem_reg[0][8]_30\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[22].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_15\ => \genblk1[18].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_16\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[17].fifo_burst_n_10\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[21].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[23].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[21].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_8\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[17].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\(5 downto 2) => data_out_fifo(179 downto 176),
      \genblk1[1].mem_reg[1][8]_0\(1 downto 0) => data_out_fifo(172 downto 171),
      last_spk_in_burst_int1(3 downto 0) => last_spk_in_burst_int1(8 downto 5),
      \priority_reg[1]_rep__0\ => \genblk1[19].fifo_burst_n_2\,
      \priority_reg[1]_rep__2\ => \genblk1[19].fifo_burst_n_1\,
      \priority_reg[5]\ => \genblk1[19].fifo_burst_n_3\,
      \priority_reg[5]_0\ => \genblk1[19].fifo_burst_n_10\,
      \priority_reg[5]_1\ => \genblk1[19].fifo_burst_n_11\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[18].fifo_burst_n_4\
    );
\genblk1[1].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_10
     port map (
      \AEROUT_ADDR[7]_i_116\(5 downto 4) => data_out_fifo(398 downto 397),
      \AEROUT_ADDR[7]_i_116\(3 downto 2) => data_out_fifo(270 downto 269),
      \AEROUT_ADDR[7]_i_116\(1 downto 0) => data_out_fifo(142 downto 141),
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      empty_burst_fifo(0) => empty_burst_fifo(1),
      \empty_i_15__1\ => \^priority_reg[5]_0\,
      \empty_i_15__1_0\ => \empty_i_7__30\,
      \empty_i_15__1_1\ => \fill_cnt_reg[0]\,
      \empty_i_15__1_2\ => \empty_i_7__30_0\,
      \empty_i_15__1_3\ => \^priority_reg[3]_1\,
      \empty_i_15__1_4\ => \^priority_reg[4]_0\,
      \empty_i_4__56\ => \empty_i_4__56\,
      \empty_i_4__56_0\ => \empty_i_4__56_0\,
      \empty_i_9__23_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_9__23_1\ => \empty_i_9__23\,
      \empty_i_9__23_2\ => \^priority_reg[2]_rep_1\,
      \fill_cnt[4]_i_3__21_0\ => \fill_cnt[4]_i_3__21\,
      \fill_cnt[4]_i_3__21_1\ => \genblk1[32].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[2].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[1].fifo_burst_n_13\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[1].fifo_burst_n_5\,
      \genblk1[1].mem_reg[1][8]_0\(6 downto 4) => data_out_fifo(17 downto 15),
      \genblk1[1].mem_reg[1][8]_0\(3 downto 0) => data_out_fifo(12 downto 9),
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(8 downto 7),
      \priority_reg[0]\ => \genblk1[1].fifo_burst_n_2\,
      \priority_reg[1]_rep\ => \genblk1[1].fifo_burst_n_1\,
      \priority_reg[4]\ => \^priority_reg[4]_2\,
      \priority_reg[5]\ => \genblk1[1].fifo_burst_n_4\,
      \read_ptr_reg[0]_0\ => \read_ptr_reg[4]\,
      \read_ptr_reg[0]_1\ => \^priority_reg[2]_rep__1_0\,
      \read_ptr_reg[0]_2\ => \priority_reg[1]_rep__2_n_0\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_5\
    );
\genblk1[20].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_11
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(188 downto 180),
      empty_burst_fifo(0) => empty_burst_fifo(20),
      \empty_i_3__26\ => \genblk1[22].fifo_burst_n_6\,
      \empty_i_3__26_0\ => \empty_i_3__31_1\,
      \empty_i_3__26_1\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_3__26_2\ => \fill_cnt[4]_i_3__23\,
      \empty_i_3__39\ => \fill_cnt[4]_i_3__39\,
      \empty_i_3__39_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__39_1\ => \genblk1[18].fifo_burst_n_5\,
      \empty_i_3__39_2\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__39_3\ => \empty_i_3__39\,
      \empty_i_3__40_0\ => \genblk1[36].fifo_burst_n_6\,
      \empty_i_3__40_1\ => \genblk1[22].fifo_burst_n_8\,
      \empty_i_5__37\ => \genblk1[11].fifo_burst_n_11\,
      \empty_i_5__37_0\ => \^priority_reg[5]_0\,
      \empty_i_5__37_1\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_5__37_2\ => \empty_i_8__26_1\,
      \empty_i_5__37_3\ => \^priority_reg[3]_1\,
      \empty_i_5__37_4\ => \empty_i_5__37\,
      \empty_i_6__22\ => \genblk1[17].fifo_burst_n_14\,
      \empty_i_6__22_0\ => \empty_i_5__38\,
      \empty_i_6__22_1\ => \empty_i_5__38_0\,
      \empty_i_6__22_2\ => \genblk1[22].fifo_burst_n_2\,
      \fill_cnt[4]_i_3__46_0\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt[4]_i_4__18_0\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_4__18_1\ => \genblk1[23].fifo_burst_n_11\,
      \fill_cnt[4]_i_4__18_2\ => \genblk1[23].fifo_burst_n_12\,
      \fill_cnt[4]_i_4__18_3\ => \^priority_reg[2]_rep__1_0\,
      \fill_cnt[4]_i_4__18_4\ => \genblk1[23].fifo_burst_n_10\,
      \fill_cnt[4]_i_5__5\ => \empty_i_7__30_0\,
      \fill_cnt[4]_i_5__5_0\ => \fill_cnt[4]_i_5__5\,
      \fill_cnt[4]_i_5__5_1\ => \^priority_reg[2]_rep__0_1\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[4].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[19].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[21].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[21].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[22].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].mem_reg[0][8]_30\,
      \priority_reg[1]_rep\ => \genblk1[20].fifo_burst_n_1\,
      \priority_reg[1]_rep__0\ => \genblk1[20].fifo_burst_n_2\,
      \priority_reg[1]_rep__0_0\ => \genblk1[20].fifo_burst_n_3\,
      \priority_reg[3]\ => \genblk1[20].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[20].fifo_burst_n_4\,
      rst_priority => rst_priority
    );
\genblk1[21].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_12
     port map (
      \AEROUT_ADDR[6]_i_20\ => \genblk1[32].fifo_burst_n_12\,
      \AEROUT_ADDR[7]_i_13\ => \genblk1[41].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_13_0\ => \genblk1[29].fifo_burst_n_21\,
      \AEROUT_ADDR[7]_i_17\ => \genblk1[17].fifo_burst_n_23\,
      \AEROUT_ADDR[7]_i_17_0\ => \genblk1[19].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_17_1\ => \genblk1[8].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_32_0\ => \genblk1[28].fifo_burst_n_32\,
      \AEROUT_ADDR[7]_i_43_0\ => \genblk1[28].fifo_burst_n_33\,
      \AEROUT_ADDR[7]_i_47_0\ => \genblk1[28].fifo_burst_n_34\,
      \AEROUT_ADDR[7]_i_98_0\(8 downto 6) => data_out_fifo(447 downto 445),
      \AEROUT_ADDR[7]_i_98_0\(5 downto 3) => data_out_fifo(319 downto 317),
      \AEROUT_ADDR[7]_i_98_0\(2 downto 0) => data_out_fifo(63 downto 61),
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SRAM_reg_0_i_59 => \genblk1[34].fifo_burst_n_14\,
      SRAM_reg_0_i_67 => \genblk1[17].fifo_burst_n_22\,
      SRAM_reg_0_i_67_0 => \genblk1[19].fifo_burst_n_10\,
      SRAM_reg_0_i_67_1 => \genblk1[8].fifo_burst_n_10\,
      SRAM_reg_0_i_68 => \genblk1[24].fifo_burst_n_1\,
      SRAM_reg_0_i_68_0 => \genblk1[19].fifo_burst_n_3\,
      SRAM_reg_0_i_68_1 => \genblk1[23].fifo_burst_n_13\,
      SRAM_reg_0_i_74 => \genblk1[41].fifo_burst_n_19\,
      SRAM_reg_0_i_74_0 => \genblk1[32].fifo_burst_n_14\,
      SRAM_reg_1_i_337 => \genblk1[29].fifo_burst_n_19\,
      SRAM_reg_1_i_337_0 => \genblk1[28].fifo_burst_n_28\,
      empty_burst_fifo(0) => empty_burst_fifo(21),
      \fill_cnt[4]_i_3__11_0\ => \genblk1[22].fifo_burst_n_4\,
      \fill_cnt[4]_i_3__11_1\ => \^priority_reg[1]_rep__0_0\,
      \fill_cnt[4]_i_3__11_2\ => \genblk1[22].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__11_3\ => \genblk1[22].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__11_4\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_3__11_5\ => \fill_cnt[4]_i_3__11\,
      \fill_cnt[4]_i_3__11_6\ => \genblk1[22].fifo_burst_n_8\,
      \fill_cnt[4]_i_3__11_7\ => \genblk1[20].fifo_burst_n_4\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[5].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[20].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[23].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[24].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[14].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[23].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_15\ => \genblk1[27].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[23].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_5\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[17].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[24].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[22].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][8]_0\(5 downto 0) => data_out_fifo(197 downto 192),
      \genblk1[3].mem[3][8]_i_3__20\ => \genblk1[17].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_5__41\ => \genblk1[0].mem_reg[0][8]_28\,
      \genblk1[3].mem[3][8]_i_9__2\ => \genblk1[3].mem[3][8]_i_3__15\,
      \genblk1[3].mem[3][8]_i_9__2_0\ => \genblk1[3].mem[3][8]_i_14_0\,
      last_spk_in_burst_int1(7 downto 0) => last_spk_in_burst_int1(9 downto 2),
      \priority_reg[1]\ => \genblk1[21].fifo_burst_n_1\,
      \priority_reg[1]_rep__2\ => \genblk1[21].fifo_burst_n_7\,
      \priority_reg[2]_rep__1\ => \genblk1[21].fifo_burst_n_3\,
      \priority_reg[2]_rep__1_0\ => \genblk1[21].fifo_burst_n_5\,
      \priority_reg[2]_rep__1_1\ => \genblk1[21].fifo_burst_n_6\,
      \priority_reg[4]\ => \genblk1[21].fifo_burst_n_4\,
      \priority_reg[4]_0\ => \genblk1[21].fifo_burst_n_8\,
      \priority_reg[5]\ => \genblk1[21].fifo_burst_n_9\,
      \priority_reg[5]_0\ => \genblk1[21].fifo_burst_n_10\,
      \priority_reg[5]_1\ => \genblk1[21].fifo_burst_n_12\,
      \priority_reg[5]_2\ => \genblk1[21].fifo_burst_n_14\,
      \priority_reg[7]\ => \genblk1[21].fifo_burst_n_2\,
      \priority_reg[7]_0\ => \genblk1[21].fifo_burst_n_11\,
      \priority_reg[7]_1\ => \genblk1[21].fifo_burst_n_13\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[22].fifo_burst_n_1\
    );
\genblk1[22].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_13
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(206 downto 198),
      empty_burst_fifo(0) => empty_burst_fifo(22),
      \empty_i_3__39\ => \fill_cnt[4]_i_3__11\,
      \empty_i_5__41\ => \^priority_reg[3]_1\,
      \empty_i_5__41_0\ => \genblk1[30].fifo_burst_n_0\,
      \empty_i_5__41_1\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_5__41_2\ => \empty_i_5__41\,
      \empty_i_6__35\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_6__35_0\ => \empty_i_8__26\,
      \empty_i_7__19\ => \empty_i_5__38\,
      \empty_i_7__19_0\ => \empty_i_7__19_0\,
      \empty_i_7__19_1\ => \empty_i_7__19\,
      \empty_i_7__19_2\ => \empty_i_7__19_1\,
      \empty_i_7__46\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_7__46_0\ => \empty_i_8__26_1\,
      \empty_i_7__46_1\ => \empty_i_5__37\,
      \empty_i_7__46_2\ => \^priority_reg[5]_0\,
      \empty_i_9__26\ => \fill_cnt_reg[0]\,
      \empty_i_9__26_0\ => \empty_i_7__30\,
      \empty_i_9__26_1\ => \empty_i_8__31\,
      \fill_cnt[4]_i_3__53_0\ => \fill_cnt[4]_i_3__53\,
      \fill_cnt[4]_i_3__53_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__53_2\ => \empty_i_3__39\,
      \fill_cnt[4]_i_3__53_3\ => \^priority_reg[2]_rep_1\,
      \fill_cnt[4]_i_3__53_4\ => \genblk1[18].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__53_5\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[6].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[21].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[23].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[23].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[24].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_4__17\ => \genblk1[18].fifo_burst_n_3\,
      \genblk1[3].mem[3][8]_i_4__17_0\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_4__17_1\ => \genblk1[32].fifo_burst_n_5\,
      \priority_reg[1]_rep__0\ => \genblk1[22].fifo_burst_n_1\,
      \priority_reg[2]_rep__0\ => \genblk1[22].fifo_burst_n_3\,
      \priority_reg[2]_rep__0_0\ => \genblk1[22].fifo_burst_n_8\,
      \priority_reg[2]_rep__1\ => \genblk1[22].fifo_burst_n_4\,
      \priority_reg[3]\ => \genblk1[22].fifo_burst_n_5\,
      \priority_reg[3]_0\ => \genblk1[22].fifo_burst_n_7\,
      \priority_reg[4]\ => \genblk1[22].fifo_burst_n_2\,
      \priority_reg[5]\ => \genblk1[22].fifo_burst_n_6\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[36].fifo_burst_n_2\
    );
\genblk1[23].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_14
     port map (
      \AEROUT_ADDR[7]_i_101_0\(2) => data_out_fifo(463),
      \AEROUT_ADDR[7]_i_101_0\(1) => data_out_fifo(335),
      \AEROUT_ADDR[7]_i_101_0\(0) => data_out_fifo(79),
      \AEROUT_ADDR[7]_i_43\ => \genblk1[15].fifo_burst_n_9\,
      CLK => CLK,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      SPI_OPEN_LOOP_sync_reg => \^spi_open_loop_sync_reg_1\,
      empty_burst_fifo(0) => empty_burst_fifo(23),
      \empty_i_12__8_0\ => \^spi_open_loop_sync\,
      \empty_i_12__8_1\(0) => \empty_i_8__30\(0),
      \empty_i_12__8_2\ => \empty_i_12__8\,
      \empty_i_12__8_3\ => \^priority_reg[4]_0\,
      \empty_i_12__8_4\ => \^priority_reg[5]_0\,
      \empty_i_3__36\ => \empty_i_5__41\,
      \empty_i_3__36_0\ => \fill_cnt[4]_i_3__11\,
      \empty_i_3__37_0\ => \genblk1[24].fifo_burst_n_9\,
      \empty_i_3__37_1\ => \^priority_reg[1]_rep__0_0\,
      \empty_i_3__37_2\ => \genblk1[22].fifo_burst_n_4\,
      \empty_i_3__37_3\ => \genblk1[22].fifo_burst_n_7\,
      \empty_i_3__37_4\ => \genblk1[22].fifo_burst_n_8\,
      \empty_i_8__34\ => \empty_i_5__10_0\,
      \empty_i_8__36\ => \^priority_reg[3]_1\,
      \empty_i_8__36_0\ => \^priority_reg[5]_5\,
      \empty_i_8__36_1\ => \fill_cnt[4]_i_5__5\,
      \empty_i_8__36_2\ => \empty_i_8__36\,
      \empty_i_8__36_3\ => \^priority_reg[3]_2\,
      \fill_cnt[4]_i_3__18_0\ => \genblk1[18].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__18_1\ => \^priority_reg[2]_rep_1\,
      \fill_cnt[4]_i_3__18_2\ => \empty_i_3__39\,
      \fill_cnt[4]_i_3__18_3\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__18_4\ => \fill_cnt[4]_i_3__53\,
      \fill_cnt[4]_i_4__16_0\ => \empty_i_7__19\,
      \fill_cnt[4]_i_4__16_1\ => \genblk1[22].fifo_burst_n_2\,
      \fill_cnt[4]_i_4__16_2\ => \^priority_reg[2]_rep__0_0\,
      \fill_cnt[4]_i_5__10\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_5__10_0\ => \^priority_reg[2]_rep__0_1\,
      \fill_cnt[4]_i_5__10_1\ => \fill_cnt[4]_i_5__10\,
      \fill_cnt[4]_i_5__10_2\ => \fill_cnt[4]_i_5__3_1\,
      \fill_cnt[4]_i_5__10_3\ => \fill_cnt[4]_i_5__3_0\,
      \fill_cnt[4]_i_5__7_0\ => \fill_cnt[4]_i_5__7\,
      \fill_cnt[4]_i_5__7_1\ => \fill_cnt[4]_i_5__3\,
      \fill_cnt[4]_i_5__7_2\ => \empty_i_9__26\,
      \fill_cnt[4]_i_5__7_3\ => \empty_i_7__30_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[7].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[27].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[24].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[24].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[24].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\(7 downto 0) => data_out_fifo(215 downto 208),
      \genblk1[3].mem[3][8]_i_3__10\ => \genblk1[3].mem[3][8]_i_3__15\,
      \genblk1[3].mem[3][8]_i_3__10_0\ => \genblk1[3].mem[3][8]_i_14_0\,
      \genblk1[3].mem[3][8]_i_4__4\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_4__4_0\ => \genblk1[3].mem[3][8]_i_5__4\,
      \genblk1[3].mem[3][8]_i_4__4_1\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_5__32\ => \genblk1[3].mem[3][8]_i_8__16_0\,
      \genblk1[3].mem[3][8]_i_5__32_0\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[3].mem[3][8]_i_7__0\ => \genblk1[3].mem[3][8]_i_7__0\,
      \genblk1[3].mem[3][8]_i_7__0_0\ => \genblk1[3].mem[3][8]_i_7__1\,
      last_spk_in_burst_int1(4 downto 0) => last_spk_in_burst_int1(8 downto 4),
      \priority_reg[2]_rep__1\ => \genblk1[23].fifo_burst_n_1\,
      \priority_reg[2]_rep__1_0\ => \genblk1[23].fifo_burst_n_2\,
      \priority_reg[2]_rep__1_1\ => \genblk1[23].fifo_burst_n_6\,
      \priority_reg[3]\ => \genblk1[23].fifo_burst_n_7\,
      \priority_reg[3]_0\ => \genblk1[23].fifo_burst_n_10\,
      \priority_reg[3]_1\ => \genblk1[23].fifo_burst_n_11\,
      \priority_reg[3]_2\ => \genblk1[23].fifo_burst_n_12\,
      \priority_reg[4]\ => \genblk1[23].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[23].fifo_burst_n_4\,
      \priority_reg[5]_0\ => \genblk1[23].fifo_burst_n_5\,
      \priority_reg[5]_1\ => \genblk1[23].fifo_burst_n_9\,
      \priority_reg[5]_2\ => \genblk1[23].fifo_burst_n_13\,
      rst_priority => rst_priority
    );
\genblk1[24].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_15
     port map (
      \AEROUT_ADDR[7]_i_43\ => \genblk1[17].fifo_burst_n_15\,
      \AEROUT_ADDR[7]_i_99_0\(8 downto 6) => data_out_fifo(479 downto 477),
      \AEROUT_ADDR[7]_i_99_0\(5 downto 3) => data_out_fifo(351 downto 349),
      \AEROUT_ADDR[7]_i_99_0\(2 downto 0) => data_out_fifo(95 downto 93),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      empty_burst_fifo(0) => empty_burst_fifo(24),
      \empty_i_3__36_0\ => \genblk1[22].fifo_burst_n_4\,
      \empty_i_3__36_1\ => \genblk1[22].fifo_burst_n_7\,
      \empty_i_6__21\ => \genblk1[22].fifo_burst_n_2\,
      \empty_i_6__21_0\ => \empty_i_6__21\,
      \empty_i_6__21_1\ => \empty_i_6__21_0\,
      \empty_i_7__43\ => \empty_i_8__26\,
      \fill_cnt[4]_i_3__31_0\ => \fill_cnt[4]_i_3__53\,
      \fill_cnt[4]_i_3__31_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__31_2\ => \empty_i_3__39\,
      \fill_cnt[4]_i_3__31_3\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__31_4\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt[4]_i_4__15_0\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt[4]_i_4__15_1\ => \^priority_reg[5]_0\,
      \fill_cnt[4]_i_4__15_2\ => \genblk1[23].fifo_burst_n_10\,
      \fill_cnt[4]_i_4__15_3\ => \genblk1[23].fifo_burst_n_12\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[0].fifo_burst_n_5\,
      \fill_cnt_reg[4]_0\ => \genblk1[23].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[25].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[23].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[23].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].mem_reg[0][8]_22\,
      \genblk1[0].mem_reg[0][8]_8\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[17].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[24].fifo_burst_n_20\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[24].fifo_burst_n_19\,
      \genblk1[1].mem_reg[1][8]_0\(5) => data_out_fifo(224),
      \genblk1[1].mem_reg[1][8]_0\(4 downto 0) => data_out_fifo(220 downto 216),
      \genblk1[3].mem[3][8]_i_3__22\ => \genblk1[21].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_3__23\ => \genblk1[3].mem[3][8]_i_10_0\,
      \genblk1[3].mem[3][8]_i_3__23_0\ => \genblk1[3].mem[3][8]_i_3__15_0\,
      \genblk1[3].mem[3][8]_i_3__23_1\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_4__21\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_4__23\ => \genblk1[32].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_4__23_0\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_4__23_1\ => \genblk1[3].mem[3][8]_i_6__15\,
      \genblk1[3].mem[3][8]_i_4__23_2\ => \^priority_reg[4]_3\,
      \genblk1[3].mem[3][8]_i_6__22_0\ => \genblk1[3].mem[3][8]_i_8__16\,
      \genblk1[3].mem[3][8]_i_7__10\ => \genblk1[3].mem[3][8]_i_4__12\,
      \genblk1[3].mem[3][8]_i_8__12\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_8__12_0\ => \genblk1[3].mem[3][8]_i_8__12\,
      \genblk1[3].mem[3][8]_i_8__21\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_8__21_0\ => \genblk1[3].mem[3][8]_i_14\,
      last_spk_in_burst_int1(4 downto 0) => last_spk_in_burst_int1(8 downto 4),
      \priority_reg[1]_rep__2\ => \genblk1[24].fifo_burst_n_2\,
      \priority_reg[2]_rep__0\ => \genblk1[24].fifo_burst_n_5\,
      \priority_reg[2]_rep__0_0\ => \genblk1[24].fifo_burst_n_11\,
      \priority_reg[2]_rep__0_1\ => \genblk1[24].fifo_burst_n_12\,
      \priority_reg[2]_rep__1\ => \genblk1[24].fifo_burst_n_9\,
      \priority_reg[3]\ => \genblk1[24].fifo_burst_n_3\,
      \priority_reg[3]_0\ => \genblk1[24].fifo_burst_n_4\,
      \priority_reg[3]_1\ => \genblk1[24].fifo_burst_n_10\,
      \priority_reg[4]\ => \priority_reg[4]_4\,
      \priority_reg[5]\ => \genblk1[24].fifo_burst_n_1\,
      \priority_reg[5]_0\ => \genblk1[24].fifo_burst_n_6\,
      \priority_reg[5]_1\ => \genblk1[24].fifo_burst_n_8\,
      rst_priority => rst_priority
    );
\genblk1[25].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_16
     port map (
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(233 downto 225),
      \empty_i_3__34\ => \genblk1[24].fifo_burst_n_9\,
      \empty_i_3__34_0\ => \genblk1[28].fifo_burst_n_21\,
      \empty_i_3__34_1\ => \empty_i_5__41\,
      \empty_i_3__34_2\ => \genblk1[23].fifo_burst_n_7\,
      empty_reg_0 => \genblk1[25].fifo_burst_n_7\,
      empty_reg_i_17(1) => empty_burst_fifo(41),
      empty_reg_i_17(0) => empty_burst_fifo(9),
      \fill_cnt[4]_i_3__24_0\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__24_1\ => \empty_i_3__39\,
      \fill_cnt[4]_i_3__24_2\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__24_3\ => \fill_cnt[4]_i_3__53\,
      \fill_cnt[4]_i_3__24_4\ => \genblk1[24].fifo_burst_n_12\,
      \fill_cnt[4]_i_3__24_5\ => \genblk1[22].fifo_burst_n_7\,
      \fill_cnt[4]_i_4__13\ => \empty_i_7__19_1\,
      \fill_cnt[4]_i_4__13_0\ => \fill_cnt[4]_i_4__13\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[1].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[27].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_11\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[24].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[24].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_15\ => \genblk1[23].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_16\ => \genblk1[27].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[0].mem_reg[0][8]_22\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[23].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[23].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[24].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_4__22\ => \genblk1[24].fifo_burst_n_10\,
      \genblk1[3].mem[3][8]_i_4__22_0\ => \genblk1[3].mem[3][8]_i_4__22\,
      \genblk1[3].mem[3][8]_i_4__22_1\ => \genblk1[3].mem[3][8]_i_4__22_0\,
      \priority_reg[1]_rep__0\ => \genblk1[25].fifo_burst_n_1\,
      \priority_reg[1]_rep__0_0\ => \genblk1[25].fifo_burst_n_3\,
      \priority_reg[1]_rep__2\ => \genblk1[25].fifo_burst_n_0\,
      \priority_reg[2]_rep__1\ => \genblk1[25].fifo_burst_n_2\,
      \priority_reg[2]_rep__1_0\ => \genblk1[25].fifo_burst_n_4\,
      \priority_reg[2]_rep__1_1\ => \genblk1[25].fifo_burst_n_6\,
      \priority_reg[4]\ => \genblk1[25].fifo_burst_n_5\,
      rst_priority => rst_priority
    );
\genblk1[26].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_17
     port map (
      \AEROUT_ADDR[7]_i_100\(8 downto 6) => data_out_fifo(495 downto 493),
      \AEROUT_ADDR[7]_i_100\(5 downto 3) => data_out_fifo(367 downto 365),
      \AEROUT_ADDR[7]_i_100\(2 downto 0) => data_out_fifo(111 downto 109),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_7__45\ => \genblk1[28].fifo_burst_n_22\,
      \empty_i_7__45_0\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_7__45_1\ => \genblk1[23].fifo_burst_n_12\,
      \empty_i_7__45_2\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_7__45_3\ => \^priority_reg[5]_0\,
      empty_reg_0 => \genblk1[26].fifo_burst_n_11\,
      empty_reg_i_10(1) => empty_burst_fifo(42),
      empty_reg_i_10(0) => empty_burst_fifo(10),
      \fill_cnt[4]_i_3__38_0\ => \fill_cnt[4]_i_3__38\,
      \fill_cnt[4]_i_3__38_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__38_2\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__38_3\ => \empty_i_3__39\,
      \fill_cnt[4]_i_3__38_4\ => \genblk1[25].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__38_5\ => \genblk1[24].fifo_burst_n_9\,
      \fill_cnt[4]_i_3__38_6\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[2].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[25].fifo_burst_n_0\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[27].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[25].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[25].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].mem_reg[0][8]_22\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[23].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[26].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[26].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[26].fifo_burst_n_2\,
      \genblk1[1].mem_reg[1][8]_0\(5 downto 3) => data_out_fifo(242 downto 240),
      \genblk1[1].mem_reg[1][8]_0\(2 downto 0) => data_out_fifo(236 downto 234),
      \genblk1[3].mem[3][8]_i_5__3\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_5__3_0\ => \genblk1[3].mem[3][8]_i_5__4\,
      \genblk1[3].mem[3][8]_i_5__3_1\ => \genblk1[0].mem_reg[0][8]\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(8 downto 7),
      \priority_reg[1]_rep__1\ => \genblk1[26].fifo_burst_n_1\,
      \priority_reg[5]\ => \genblk1[26].fifo_burst_n_0\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[25].fifo_burst_n_1\
    );
\genblk1[27].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_18
     port map (
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(251 downto 243),
      \empty_i_3__33_0\ => \genblk1[28].fifo_burst_n_20\,
      \empty_i_3__33_1\ => \genblk1[25].fifo_burst_n_5\,
      \empty_i_3__33_2\ => \genblk1[26].fifo_burst_n_1\,
      empty_reg_0 => \genblk1[27].fifo_burst_n_6\,
      empty_reg_i_15(1) => empty_burst_fifo(43),
      empty_reg_i_15(0) => empty_burst_fifo(11),
      \fill_cnt[4]_i_3__3_0\ => \empty_i_3__39\,
      \fill_cnt[4]_i_3__3_1\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__3_2\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__3_3\ => \fill_cnt[4]_i_3__38\,
      \fill_cnt[4]_i_3__3_4\ => \genblk1[30].fifo_burst_n_2\,
      \fill_cnt[4]_i_3__3_5\ => \genblk1[28].fifo_burst_n_21\,
      \fill_cnt[4]_i_4__23_0\ => \^priority_reg[5]_0\,
      \fill_cnt[4]_i_4__23_1\ => \genblk1[23].fifo_burst_n_12\,
      \fill_cnt[4]_i_4__23_2\ => \genblk1[28].fifo_burst_n_22\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[3].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_1\ => \genblk1[28].fifo_burst_n_19\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[0].mem_reg[0][8]_22\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[29].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[24].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[25].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[26].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[23].fifo_burst_n_5\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[3].mem[3][8]_i_3__22\ => \genblk1[3].mem[3][8]_i_3__22\,
      \genblk1[3].mem[3][8]_i_3__32\ => \genblk1[3].mem[3][8]_i_4__27\,
      \genblk1[3].mem[3][8]_i_3__32_0\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_5__26\ => \genblk1[24].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_5__26_0\ => \genblk1[32].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_6__25\ => \genblk1[3].mem[3][8]_i_6__25\,
      \genblk1[3].mem[3][8]_i_6__25_0\ => \genblk1[3].mem[3][8]_i_6__25_0\,
      \genblk1[3].mem[3][8]_i_6__25_1\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[3].mem[3][8]_i_7__10_0\ => \genblk1[3].mem[3][8]_i_6__15\,
      \priority_reg[1]_rep__0\ => \genblk1[27].fifo_burst_n_2\,
      \priority_reg[2]_rep__0\ => \genblk1[27].fifo_burst_n_4\,
      \priority_reg[2]_rep__1\ => \genblk1[27].fifo_burst_n_1\,
      \priority_reg[3]\ => \genblk1[27].fifo_burst_n_0\,
      \priority_reg[3]_0\ => \genblk1[27].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[27].fifo_burst_n_5\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[28].fifo_burst_n_0\
    );
\genblk1[28].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_19
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      AERIN_ADDR(4 downto 1) => AERIN_ADDR(5 downto 2),
      AERIN_ADDR(0) => AERIN_ADDR(0),
      \AERIN_ADDR[10]\ => \AERIN_ADDR[10]\,
      \AERIN_ADDR[12]\ => \AERIN_ADDR[12]\,
      \AERIN_ADDR[13]\ => \AERIN_ADDR[13]\,
      \AERIN_ADDR[14]\ => \AERIN_ADDR[14]\,
      \AERIN_ADDR[15]\ => \AERIN_ADDR[15]\,
      \AEROUT_ADDR[0]_i_25\ => \genblk1[42].fifo_burst_n_8\,
      \AEROUT_ADDR[0]_i_29\ => \genblk1[43].fifo_burst_n_13\,
      \AEROUT_ADDR[1]_i_25\ => \genblk1[42].fifo_burst_n_9\,
      \AEROUT_ADDR[2]_i_7\ => \genblk1[41].fifo_burst_n_10\,
      \AEROUT_ADDR[3]_i_6_0\ => \genblk1[40].fifo_burst_n_6\,
      \AEROUT_ADDR[4]_i_13_0\ => \genblk1[34].fifo_burst_n_12\,
      \AEROUT_ADDR[4]_i_13_1\ => \genblk1[41].fifo_burst_n_24\,
      \AEROUT_ADDR[4]_i_8_0\ => \genblk1[41].fifo_burst_n_11\,
      \AEROUT_ADDR[5]_i_10_0\ => \genblk1[21].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_17\ => \genblk1[33].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_17_0\ => \genblk1[30].fifo_burst_n_7\,
      \AEROUT_ADDR[7]_i_18_0\ => \genblk1[32].fifo_burst_n_19\,
      \AEROUT_ADDR[7]_i_18_1\ => \genblk1[50].fifo_burst_n_21\,
      \AEROUT_ADDR[7]_i_21_0\ => \genblk1[32].fifo_burst_n_21\,
      \AEROUT_ADDR[7]_i_21_1\ => \genblk1[50].fifo_burst_n_22\,
      \AEROUT_ADDR[7]_i_23_0\ => \genblk1[32].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_23_1\ => \genblk1[34].fifo_burst_n_19\,
      \AEROUT_ADDR[7]_i_23_2\ => \genblk1[30].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_33_0\ => \genblk1[49].fifo_burst_n_18\,
      \AEROUT_ADDR[7]_i_33_1\ => \genblk1[35].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_50_0\ => \genblk1[50].fifo_burst_n_24\,
      \AEROUT_ADDR[7]_i_50_1\ => \genblk1[36].fifo_burst_n_18\,
      \AEROUT_ADDR[7]_i_7\ => \genblk1[21].fifo_burst_n_14\,
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SCHED_DATA_OUT(0) => \^sched_data_out\(7),
      SPI_AER_SRC_CTRL_nNEUR => SPI_AER_SRC_CTRL_nNEUR,
      SPI_AER_SRC_CTRL_nNEUR_reg => SPI_AER_SRC_CTRL_nNEUR_reg,
      SPI_AER_SRC_CTRL_nNEUR_reg_0 => SPI_AER_SRC_CTRL_nNEUR_reg_0,
      \SPI_MONITOR_NEUR_ADDR_reg[6]\ => \genblk1[28].fifo_burst_n_8\,
      SRAM_reg_0 => SRAM_reg_0,
      SRAM_reg_0_0 => \AEROUT_ADDR[7]_i_11_n_0\,
      SRAM_reg_0_1 => \genblk1[50].fifo_burst_n_3\,
      SRAM_reg_0_2 => fifo_spike_0_n_46,
      SRAM_reg_0_3 => fifo_spike_0_n_48,
      SRAM_reg_0_4 => fifo_spike_0_n_49,
      SRAM_reg_0_5 => fifo_spike_0_n_50,
      SRAM_reg_0_6 => fifo_spike_0_n_51,
      SRAM_reg_0_i_101_0 => \genblk1[32].fifo_burst_n_23\,
      SRAM_reg_0_i_101_1 => \genblk1[49].fifo_burst_n_10\,
      SRAM_reg_0_i_135(14 downto 11) => data_out_fifo(512 downto 509),
      SRAM_reg_0_i_135(10 downto 8) => data_out_fifo(383 downto 381),
      SRAM_reg_0_i_135(7 downto 5) => data_out_fifo(127 downto 125),
      SRAM_reg_0_i_135(4 downto 0) => data_out_fifo(4 downto 0),
      SRAM_reg_0_i_135_0 => \genblk1[42].fifo_burst_n_10\,
      SRAM_reg_0_i_136 => \genblk1[43].fifo_burst_n_14\,
      SRAM_reg_0_i_25_0 => \genblk1[34].fifo_burst_n_10\,
      SRAM_reg_0_i_25_1 => \genblk1[29].fifo_burst_n_12\,
      SRAM_reg_0_i_33_0 => \genblk1[21].fifo_burst_n_9\,
      SRAM_reg_0_i_52_0 => \genblk1[35].fifo_burst_n_7\,
      SRAM_reg_0_i_52_1 => \genblk1[33].fifo_burst_n_5\,
      SRAM_reg_0_i_52_2 => \genblk1[34].fifo_burst_n_9\,
      SRAM_reg_0_i_52_3 => \genblk1[29].fifo_burst_n_20\,
      SRAM_reg_0_i_52_4 => \genblk1[21].fifo_burst_n_11\,
      SRAM_reg_0_i_57_0 => \genblk1[34].fifo_burst_n_11\,
      SRAM_reg_0_i_57_1 => \genblk1[21].fifo_burst_n_2\,
      SRAM_reg_0_i_58 => \genblk1[21].fifo_burst_n_12\,
      SRAM_reg_0_i_68_0 => \genblk1[34].fifo_burst_n_21\,
      SRAM_reg_0_i_68_1 => \genblk1[30].fifo_burst_n_19\,
      SRAM_reg_0_i_69 => \genblk1[34].fifo_burst_n_23\,
      SRAM_reg_0_i_69_0 => \genblk1[30].fifo_burst_n_21\,
      SRAM_reg_0_i_74_0 => \genblk1[41].fifo_burst_n_14\,
      SRAM_reg_0_i_74_1 => \genblk1[34].fifo_burst_n_16\,
      SRAM_reg_0_i_88_0 => \genblk1[50].fifo_burst_n_26\,
      SRAM_reg_0_i_88_1 => \genblk1[35].fifo_burst_n_12\,
      SRAM_reg_0_i_90_0 => \genblk1[50].fifo_burst_n_25\,
      SRAM_reg_0_i_90_1 => \genblk1[35].fifo_burst_n_11\,
      SRAM_reg_1_i_281 => \genblk1[29].fifo_burst_n_10\,
      SRAM_reg_1_i_282(0) => SRAM_reg_1_i_282(5),
      SRAM_reg_1_i_384 => \genblk1[35].fifo_burst_n_6\,
      SRAM_reg_1_i_384_0 => \genblk1[41].fifo_burst_n_22\,
      \empty_i_3__33\ => \genblk1[30].fifo_burst_n_2\,
      \empty_i_5__34\ => \empty_i_6__21\,
      \empty_i_5__34_0\ => \empty_i_6__21_0\,
      \empty_i_5__34_1\ => \genblk1[31].fifo_burst_n_6\,
      \empty_i_6__50_0\ => \^priority_reg[5]_0\,
      \empty_i_6__50_1\ => \genblk1[30].fifo_burst_n_5\,
      \empty_i_8__34\ => \^spi_open_loop_sync_reg_1\,
      \empty_i_8__34_0\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_8__34_1\ => \empty_i_8__34\,
      \empty_i_8__34_2\ => \empty_i_8__34_0\,
      \empty_i_8__34_3\ => \^priority_reg[3]_1\,
      \empty_i_8__34_4\ => \empty_i_8__34_1\,
      \empty_i_8__48\ => \fill_cnt[4]_i_5__3_0\,
      empty_reg_0 => \genblk1[28].fifo_burst_n_35\,
      empty_reg_i_13(1) => empty_burst_fifo(44),
      empty_reg_i_13(0) => empty_burst_fifo(12),
      \fill_cnt[4]_i_3__3\ => \genblk1[25].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__45_0\ => \fill_cnt[4]_i_3__45\,
      \fill_cnt[4]_i_3__45_1\ => \^priority_reg[2]_rep_1\,
      \fill_cnt[4]_i_3__45_2\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__45_3\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__45_4\ => \fill_cnt[4]_i_3__38\,
      \fill_cnt[4]_i_3__45_5\ => \^priority_reg[1]_rep__0_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[4].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[24].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_12\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[29].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[31].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[29].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[27].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[27].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[28].fifo_burst_n_32\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[28].fifo_burst_n_34\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[28].fifo_burst_n_33\,
      \genblk1[1].mem_reg[1][4]_0\(1) => data_out_fifo(256),
      \genblk1[1].mem_reg[1][4]_0\(0) => data_out_fifo(252),
      \genblk1[1].mem_reg[1][4]_1\ => \genblk1[28].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][4]_2\ => \genblk1[28].fifo_burst_n_29\,
      last_spk_in_burst_int1(9 downto 0) => last_spk_in_burst_int1(11 downto 2),
      \neur_cnt_reg[6]\ => \genblk1[28].fifo_burst_n_18\,
      \neuron_state_monitor_samp[3]_i_3\(1 downto 0) => \neuron_state_monitor_samp[3]_i_3\(7 downto 6),
      \priority_reg[0]\ => \^sched_data_out\(6),
      \priority_reg[0]_0\ => \^sched_data_out\(5),
      \priority_reg[0]_1\ => \genblk1[28].fifo_burst_n_24\,
      \priority_reg[0]_2\ => \genblk1[28].fifo_burst_n_26\,
      \priority_reg[1]\ => \genblk1[28].fifo_burst_n_25\,
      \priority_reg[1]_0\ => \genblk1[28].fifo_burst_n_27\,
      \priority_reg[1]_rep__0\ => \genblk1[28].fifo_burst_n_0\,
      \priority_reg[1]_rep__0_0\ => \genblk1[28].fifo_burst_n_19\,
      \priority_reg[2]_rep__0\ => \genblk1[28].fifo_burst_n_21\,
      \priority_reg[2]_rep__0_0\ => \genblk1[28].fifo_burst_n_22\,
      \priority_reg[5]\ => \genblk1[28].fifo_burst_n_20\,
      \priority_reg[5]_0\ => \genblk1[28].fifo_burst_n_23\,
      \priority_reg[5]_1\ => \genblk1[28].fifo_burst_n_28\,
      \priority_reg[5]_2\ => \genblk1[28].fifo_burst_n_30\,
      \priority_reg[5]_3\ => \genblk1[28].fifo_burst_n_31\,
      \priority_reg[7]\ => \genblk1[28].fifo_burst_n_1\,
      \priority_reg[7]_0\ => \genblk1[28].fifo_burst_n_4\,
      \priority_reg[7]_1\ => \genblk1[28].fifo_burst_n_5\,
      \priority_reg[7]_2\ => \genblk1[28].fifo_burst_n_6\,
      rst_priority => rst_priority
    );
\genblk1[29].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_20
     port map (
      \AEROUT_ADDR[1]_i_23\ => \genblk1[43].fifo_burst_n_12\,
      \AEROUT_ADDR[6]_i_13\ => \genblk1[28].fifo_burst_n_28\,
      \AEROUT_ADDR[6]_i_13_0\ => \genblk1[41].fifo_burst_n_11\,
      \AEROUT_ADDR[6]_i_24\ => \genblk1[43].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_17_0\ => \genblk1[32].fifo_burst_n_15\,
      \AEROUT_ADDR[7]_i_17_1\ => \genblk1[34].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_17_2\ => \genblk1[30].fifo_burst_n_15\,
      \AEROUT_ADDR[7]_i_22\ => \genblk1[32].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_22_0\ => \genblk1[50].fifo_burst_n_18\,
      \AEROUT_ADDR[7]_i_31_0\ => \genblk1[50].fifo_burst_n_23\,
      \AEROUT_ADDR[7]_i_31_1\ => \genblk1[36].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_34\ => \genblk1[36].fifo_burst_n_22\,
      \AEROUT_ADDR[7]_i_37\ => \genblk1[36].fifo_burst_n_20\,
      \AEROUT_ADDR[7]_i_46\ => \genblk1[36].fifo_burst_n_21\,
      \AEROUT_ADDR[7]_i_51\ => \genblk1[36].fifo_burst_n_19\,
      \AEROUT_ADDR[7]_i_53\ => \genblk1[36].fifo_burst_n_23\,
      \AEROUT_ADDR_reg[7]\ => \AEROUT_ADDR[7]_i_11_n_0\,
      \AEROUT_ADDR_reg[7]_0\ => \genblk1[28].fifo_burst_n_27\,
      \AEROUT_ADDR_reg[7]_1\ => \genblk1[50].fifo_burst_n_3\,
      \AEROUT_ADDR_reg[7]_2\ => fifo_spike_0_n_51,
      \AEROUT_ADDR_reg[7]_i_112_0\ => \genblk1[43].fifo_burst_n_16\,
      \AEROUT_ADDR_reg[7]_i_131_0\ => \genblk1[44].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[7]_i_139_0\ => \genblk1[43].fifo_burst_n_18\,
      \AEROUT_ADDR_reg[7]_i_285_0\(7 downto 0) => data_out_fifo(12 downto 5),
      \AEROUT_ADDR_reg[7]_i_79_0\ => \genblk1[43].fifo_burst_n_17\,
      \AEROUT_ADDR_reg[7]_i_90_0\ => \genblk1[43].fifo_burst_n_15\,
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SCHED_DATA_OUT(0) => \^sched_data_out\(7),
      SRAM_reg_0_i_53 => \genblk1[21].fifo_burst_n_13\,
      SRAM_reg_0_i_53_0 => \genblk1[28].fifo_burst_n_30\,
      SRAM_reg_0_i_53_1 => \genblk1[34].fifo_burst_n_16\,
      SRAM_reg_0_i_67 => \genblk1[34].fifo_burst_n_13\,
      SRAM_reg_0_i_67_0 => \genblk1[30].fifo_burst_n_13\,
      SRAM_reg_0_i_89_0 => \genblk1[50].fifo_burst_n_16\,
      SRAM_reg_0_i_89_1 => \genblk1[36].fifo_burst_n_16\,
      SRAM_reg_1_i_282(1) => SRAM_reg_1_i_282(6),
      SRAM_reg_1_i_282(0) => SRAM_reg_1_i_282(0),
      SRAM_reg_1_i_282_0(0) => \^sched_data_out\(0),
      SRAM_reg_1_i_384 => \genblk1[32].fifo_burst_n_11\,
      SRAM_reg_1_i_384_0 => \genblk1[41].fifo_burst_n_12\,
      SRAM_reg_1_i_396_0 => \genblk1[43].fifo_burst_n_10\,
      SRAM_reg_1_i_396_1 => \genblk1[50].fifo_burst_n_17\,
      \empty_i_3__54\ => \genblk1[28].fifo_burst_n_20\,
      \empty_i_3__54_0\ => \genblk1[31].fifo_burst_n_4\,
      \empty_i_5__13\ => \fill_cnt[4]_i_4__4\,
      \empty_i_5__13_0\ => \empty_i_5__13\,
      \empty_i_7__37_0\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_7__37_1\ => \genblk1[28].fifo_burst_n_22\,
      \empty_i_7__37_2\ => \genblk1[30].fifo_burst_n_5\,
      \empty_i_7__37_3\ => \^priority_reg[5]_0\,
      empty_reg_0 => \genblk1[29].fifo_burst_n_23\,
      empty_reg_i_16(1) => empty_burst_fifo(45),
      empty_reg_i_16(0) => empty_burst_fifo(13),
      \fill_cnt[4]_i_3__10_0\ => \fill_cnt[4]_i_3__38\,
      \fill_cnt[4]_i_3__10_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__10_2\ => \fill_cnt[4]_i_3__45\,
      \fill_cnt[4]_i_3__10_3\ => \genblk1[30].fifo_burst_n_2\,
      \fill_cnt[4]_i_3__10_4\ => \fill_cnt[4]_i_3__10\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[5].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[0].mem_reg[0][8]_21\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[32].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[32].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[27].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_15\ => \genblk1[31].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[31].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[23].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[26].fifo_burst_n_0\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[29].fifo_burst_n_14\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[29].fifo_burst_n_13\,
      \genblk1[1].mem_reg[1][8]_0\(0) => data_out_fifo(269),
      \genblk1[3].mem[3][8]_i_6__8\ => \genblk1[24].fifo_burst_n_11\,
      \genblk1[3].mem[3][8]_i_6__8_0\ => \genblk1[34].fifo_burst_n_3\,
      last_spk_in_burst_int1(7 downto 0) => last_spk_in_burst_int1(9 downto 2),
      \neur_cnt_reg[7]\ => \genblk1[29].fifo_burst_n_4\,
      \priority_reg[1]\ => \genblk1[29].fifo_burst_n_10\,
      \priority_reg[1]_rep__0\ => \genblk1[29].fifo_burst_n_0\,
      \priority_reg[1]_rep__0_0\ => \genblk1[29].fifo_burst_n_8\,
      \priority_reg[2]_rep\ => \genblk1[29].fifo_burst_n_7\,
      \priority_reg[2]_rep__1\ => \genblk1[29].fifo_burst_n_9\,
      \priority_reg[4]\ => \genblk1[29].fifo_burst_n_6\,
      \priority_reg[5]\ => \genblk1[29].fifo_burst_n_12\,
      \priority_reg[5]_0\ => \genblk1[29].fifo_burst_n_19\,
      \priority_reg[5]_1\ => \genblk1[29].fifo_burst_n_20\,
      \priority_reg[7]\ => \genblk1[29].fifo_burst_n_2\,
      \priority_reg[7]_0\ => \genblk1[29].fifo_burst_n_3\,
      \priority_reg[7]_1\ => \genblk1[29].fifo_burst_n_11\,
      \priority_reg[7]_2\ => \genblk1[29].fifo_burst_n_15\,
      \priority_reg[7]_3\ => \genblk1[29].fifo_burst_n_16\,
      \priority_reg[7]_4\ => \genblk1[29].fifo_burst_n_17\,
      \priority_reg[7]_5\ => \genblk1[29].fifo_burst_n_18\,
      \priority_reg[7]_6\ => \genblk1[29].fifo_burst_n_21\,
      \priority_reg[7]_7\ => \genblk1[29].fifo_burst_n_22\,
      rst_priority => rst_priority
    );
\genblk1[2].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_21
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(26 downto 18),
      empty_burst_fifo(0) => empty_burst_fifo(2),
      \empty_i_11__18\ => \empty_i_7__30\,
      \empty_i_11__18_0\ => \fill_cnt_reg[0]\,
      \empty_i_11__18_1\ => \empty_i_11__18\,
      \empty_i_3__15\ => \empty_i_3__15\,
      \empty_i_3__15_0\ => \empty_i_3__15_0\,
      \empty_i_3__15_1\ => \empty_i_3__15_1\,
      \empty_i_3__15_2\ => \empty_i_3__15_2\,
      \empty_i_3__15_3\ => \empty_i_3__15_3\,
      \empty_i_5__24\ => \empty_i_5__24\,
      \empty_i_5__24_0\ => \fill_cnt[4]_i_5__5\,
      \empty_i_5__24_1\ => \empty_i_5__24_0\,
      \empty_i_5__7\ => \empty_i_5__10_1\,
      \empty_i_5__7_0\ => \empty_i_5__7\,
      \empty_i_7__4\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_8__24_0\ => \fill_cnt[4]_i_3__21\,
      \fill_cnt[4]_i_3__41_0\ => \^priority_reg[2]_rep__0_0\,
      \fill_cnt[4]_i_3__41_1\ => \^priority_reg[1]_rep__0_0\,
      \fill_cnt[4]_i_3__41_2\ => \fill_cnt[4]_i_3__41\,
      \fill_cnt[4]_i_3__41_3\ => \genblk1[5].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__41_4\ => \empty_i_4__56\,
      \fill_cnt_reg[4]_0\ => \fill_cnt_reg[4]_0\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[3].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[4].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[32].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_3__15_0\ => \^priority_reg[2]_rep__0_2\,
      \genblk1[3].mem[3][8]_i_3__15_1\ => \^priority_reg[3]_1\,
      \genblk1[3].mem[3][8]_i_3__15_2\ => \genblk1[4].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__15_3\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_8__3_0\ => \genblk1[3].mem[3][8]_i_5__9\,
      \priority_reg[0]\ => \genblk1[2].fifo_burst_n_3\,
      \priority_reg[1]_rep\ => \genblk1[2].fifo_burst_n_5\,
      \priority_reg[1]_rep__0\ => \genblk1[2].fifo_burst_n_9\,
      \priority_reg[2]_rep\ => \genblk1[2].fifo_burst_n_4\,
      \priority_reg[2]_rep__0\ => \genblk1[2].fifo_burst_n_1\,
      \priority_reg[4]\ => \^priority_reg[4]_0\,
      \priority_reg[5]\ => \priority_reg[5]_7\,
      \priority_reg[5]_0\ => \^priority_reg[5]_0\,
      \priority_reg[5]_1\ => \genblk1[2].fifo_burst_n_8\,
      \read_ptr_reg[0]_0\ => \read_ptr_reg[4]\,
      \read_ptr_reg[0]_1\ => \^priority_reg[2]_rep_1\,
      \read_ptr_reg[0]_2\ => \^priority_reg[1]_rep_0\,
      \read_ptr_reg[0]_3\ => \^priority_reg[4]_2\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \priority_reg[1]_rep__2_n_0\
    );
\genblk1[30].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_22
     port map (
      \AEROUT_ADDR[0]_i_26\ => \genblk1[44].fifo_burst_n_12\,
      \AEROUT_ADDR[0]_i_28\ => \genblk1[44].fifo_burst_n_8\,
      \AEROUT_ADDR[1]_i_22\ => \genblk1[45].fifo_burst_n_8\,
      \AEROUT_ADDR[1]_i_24\ => \genblk1[44].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_31\ => \genblk1[37].fifo_burst_n_8\,
      \AEROUT_ADDR[7]_i_33\ => \genblk1[37].fifo_burst_n_12\,
      \AEROUT_ADDR[7]_i_36\ => \genblk1[44].fifo_burst_n_9\,
      \AEROUT_ADDR[7]_i_45\ => \genblk1[44].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_48\ => \genblk1[45].fifo_burst_n_7\,
      \AEROUT_ADDR[7]_i_50\ => \genblk1[37].fifo_burst_n_9\,
      \AEROUT_ADDR[7]_i_52\ => \genblk1[37].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[7]_i_120_0\(6 downto 0) => data_out_fifo(22 downto 16),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(2 downto 0) => \^q\(5 downto 3),
      SRAM_reg_0_i_88 => \genblk1[37].fifo_burst_n_11\,
      SRAM_reg_0_i_89 => \genblk1[38].fifo_burst_n_9\,
      SRAM_reg_0_i_90 => \genblk1[37].fifo_burst_n_10\,
      \empty_i_10__28\ => \empty_i_8__36\,
      \empty_i_5__30\ => \empty_i_5__30\,
      \empty_i_5__30_0\ => \^priority_reg[4]_0\,
      \empty_i_6__51_0\ => \^priority_reg[5]_0\,
      \empty_i_9__43\ => \fill_cnt_reg[0]\,
      \empty_i_9__43_0\ => \empty_i_7__30\,
      \empty_i_9__43_1\ => \fill_cnt[4]_i_5__10\,
      \empty_i_9__43_2\ => \^priority_reg[3]_1\,
      \empty_i_9__44\ => \fill_cnt[4]_i_5__3_0\,
      empty_reg_0 => \genblk1[30].fifo_burst_n_23\,
      empty_reg_i_11(1) => empty_burst_fifo(46),
      empty_reg_i_11(0) => empty_burst_fifo(14),
      \fill_cnt[4]_i_3__52_0\ => \fill_cnt[4]_i_3__52\,
      \fill_cnt[4]_i_3__52_1\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__52_2\ => \fill_cnt[4]_i_3__45\,
      \fill_cnt[4]_i_3__52_3\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__52_4\ => \priority_reg[1]_rep__2_n_0\,
      \fill_cnt[4]_i_3__52_5\ => \fill_cnt[4]_i_3__52_0\,
      \fill_cnt[4]_i_4__23\ => \^priority_reg[2]_rep__0_2\,
      \fill_cnt[4]_i_4__23_0\ => \fill_cnt[4]_i_4__23\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[6].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[29].fifo_burst_n_0\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[32].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[32].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_12\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[27].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[31].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[31].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[29].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][1]_0\(1 downto 0) => data_out_fifo(271 downto 270),
      last_spk_in_burst_int1(3 downto 0) => last_spk_in_burst_int1(9 downto 6),
      \priority_reg[2]_rep__0\ => \genblk1[30].fifo_burst_n_4\,
      \priority_reg[3]\ => \^priority_reg[3]_2\,
      \priority_reg[5]\ => \genblk1[30].fifo_burst_n_0\,
      \priority_reg[5]_0\ => \genblk1[30].fifo_burst_n_2\,
      \priority_reg[5]_1\ => \^priority_reg[5]_8\,
      \priority_reg[5]_2\ => \genblk1[30].fifo_burst_n_5\,
      \priority_reg[5]_3\ => \^priority_reg[5]_5\,
      \priority_reg[7]\ => \genblk1[30].fifo_burst_n_7\,
      \priority_reg[7]_0\ => \genblk1[30].fifo_burst_n_8\,
      \priority_reg[7]_1\ => \genblk1[30].fifo_burst_n_11\,
      \priority_reg[7]_10\ => \genblk1[30].fifo_burst_n_20\,
      \priority_reg[7]_11\ => \genblk1[30].fifo_burst_n_21\,
      \priority_reg[7]_12\ => \genblk1[30].fifo_burst_n_22\,
      \priority_reg[7]_2\ => \genblk1[30].fifo_burst_n_12\,
      \priority_reg[7]_3\ => \genblk1[30].fifo_burst_n_13\,
      \priority_reg[7]_4\ => \genblk1[30].fifo_burst_n_14\,
      \priority_reg[7]_5\ => \genblk1[30].fifo_burst_n_15\,
      \priority_reg[7]_6\ => \genblk1[30].fifo_burst_n_16\,
      \priority_reg[7]_7\ => \genblk1[30].fifo_burst_n_17\,
      \priority_reg[7]_8\ => \genblk1[30].fifo_burst_n_18\,
      \priority_reg[7]_9\ => \genblk1[30].fifo_burst_n_19\,
      rst_priority => rst_priority
    );
\genblk1[31].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_23
     port map (
      \AEROUT_ADDR[7]_i_34\ => \genblk1[38].fifo_burst_n_4\,
      \AEROUT_ADDR[7]_i_37\ => \genblk1[38].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_41\ => \genblk1[45].fifo_burst_n_6\,
      \AEROUT_ADDR[7]_i_46\ => \genblk1[38].fifo_burst_n_12\,
      \AEROUT_ADDR[7]_i_51\ => \genblk1[38].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_53\ => \genblk1[38].fifo_burst_n_7\,
      \AEROUT_ADDR_reg[7]_i_110_0\ => \genblk1[45].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_129_0\ => \genblk1[45].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_137_0\ => \genblk1[45].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[7]_i_281_0\(5 downto 0) => data_out_fifo(28 downto 23),
      \AEROUT_ADDR_reg[7]_i_77_0\ => \genblk1[45].fifo_burst_n_12\,
      \AEROUT_ADDR_reg[7]_i_88_0\ => \genblk1[45].fifo_burst_n_10\,
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      SRAM_reg_0_i_91 => \genblk1[38].fifo_burst_n_8\,
      \empty_i_5__33\ => \fill_cnt[4]_i_4__13\,
      \empty_i_5__33_0\ => \empty_i_7__19_1\,
      \empty_i_7__40_0\ => \genblk1[30].fifo_burst_n_5\,
      \empty_i_7__40_1\ => \^priority_reg[5]_0\,
      \empty_i_7__40_2\ => \genblk1[30].fifo_burst_n_4\,
      \empty_i_9__25\ => \fill_cnt_reg[0]\,
      \empty_i_9__25_0\ => \empty_i_7__30\,
      \empty_i_9__25_1\ => \empty_i_8__31\,
      empty_reg_0 => \genblk1[31].fifo_burst_n_18\,
      empty_reg_i_14(1) => empty_burst_fifo(47),
      empty_reg_i_14(0) => empty_burst_fifo(15),
      \fill_cnt[4]_i_3__17_0\ => \genblk1[29].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__17_1\ => \fill_cnt[4]_i_3__45\,
      \fill_cnt[4]_i_3__17_2\ => \^priority_reg[1]_rep_0\,
      \fill_cnt[4]_i_3__17_3\ => \fill_cnt[4]_i_3__52\,
      \fill_cnt[4]_i_3__17_4\ => \fill_cnt[4]_i_3__10\,
      \fill_cnt[4]_i_3__17_5\ => \genblk1[32].fifo_burst_n_7\,
      \fill_cnt[4]_i_4__9\ => \empty_i_6__21\,
      \fill_cnt[4]_i_4__9_0\ => \fill_cnt[4]_i_4__9\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[7].fifo_burst_n_9\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[0].mem_reg[0][8]_20\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[32].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[32].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[32].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_14\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_15\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_16\ => \^priority_reg[3]_2\,
      \genblk1[0].mem_reg[0][8]_17\ => \genblk1[0].mem_reg[0][8]_28\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].mem_reg[0][8]_21\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[26].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[2]_rep_1\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\(2 downto 0) => data_out_fifo(287 downto 285),
      \genblk1[3].mem[3][8]_i_3__34\ => \genblk1[27].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__34_0\ => \genblk1[3].mem[3][8]_i_3__22\,
      \genblk1[3].mem[3][8]_i_3__34_1\ => \genblk1[36].fifo_burst_n_13\,
      \genblk1[3].mem[3][8]_i_4__51\ => \genblk1[3].mem[3][8]_i_4__27\,
      last_spk_in_burst_int1(3 downto 0) => last_spk_in_burst_int1(9 downto 6),
      \priority_reg[1]_rep\ => \genblk1[31].fifo_burst_n_0\,
      \priority_reg[1]_rep__0\ => \genblk1[31].fifo_burst_n_2\,
      \priority_reg[2]_rep__0\ => \genblk1[31].fifo_burst_n_1\,
      \priority_reg[2]_rep__1\ => \genblk1[31].fifo_burst_n_4\,
      \priority_reg[2]_rep__1_0\ => \^priority_reg[2]_rep__1_1\,
      \priority_reg[3]\ => \genblk1[31].fifo_burst_n_3\,
      \priority_reg[3]_0\ => \genblk1[31].fifo_burst_n_7\,
      \priority_reg[5]\ => \genblk1[31].fifo_burst_n_6\,
      \priority_reg[7]\ => \genblk1[31].fifo_burst_n_8\,
      \priority_reg[7]_0\ => \genblk1[31].fifo_burst_n_12\,
      \priority_reg[7]_1\ => \genblk1[31].fifo_burst_n_13\,
      \priority_reg[7]_2\ => \genblk1[31].fifo_burst_n_14\,
      \priority_reg[7]_3\ => \genblk1[31].fifo_burst_n_15\,
      \priority_reg[7]_4\ => \genblk1[31].fifo_burst_n_16\,
      \priority_reg[7]_5\ => \genblk1[31].fifo_burst_n_17\,
      rst_priority => rst_priority
    );
\genblk1[32].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_24
     port map (
      \AEROUT_ADDR[0]_i_14\ => \genblk1[50].fifo_burst_n_22\,
      \AEROUT_ADDR[0]_i_14_0\ => \genblk1[28].fifo_burst_n_5\,
      \AEROUT_ADDR[0]_i_16\ => \genblk1[50].fifo_burst_n_20\,
      \AEROUT_ADDR[0]_i_16_0\ => \genblk1[28].fifo_burst_n_1\,
      \AEROUT_ADDR[1]_i_20\ => \genblk1[50].fifo_burst_n_19\,
      \AEROUT_ADDR[1]_i_20_0\ => \genblk1[29].fifo_burst_n_3\,
      \AEROUT_ADDR[1]_i_21\ => \genblk1[49].fifo_burst_n_10\,
      \AEROUT_ADDR[1]_i_21_0\ => \genblk1[28].fifo_burst_n_6\,
      \AEROUT_ADDR[6]_i_23\ => \genblk1[50].fifo_burst_n_18\,
      \AEROUT_ADDR[6]_i_23_0\ => \genblk1[29].fifo_burst_n_2\,
      \AEROUT_ADDR[7]_i_20\ => \genblk1[50].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_20_0\ => \genblk1[43].fifo_burst_n_9\,
      \AEROUT_ADDR[7]_i_31\ => \genblk1[39].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_35\ => \genblk1[39].fifo_burst_n_15\,
      \AEROUT_ADDR[7]_i_44\ => \genblk1[39].fifo_burst_n_7\,
      \AEROUT_ADDR[7]_i_49\ => \genblk1[39].fifo_burst_n_12\,
      \AEROUT_ADDR[7]_i_50\ => \genblk1[39].fifo_burst_n_14\,
      \AEROUT_ADDR[7]_i_52\ => \genblk1[39].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_53\ => \genblk1[40].fifo_burst_n_15\,
      \AEROUT_ADDR_reg[7]_i_104_0\ => \genblk1[46].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_123_0\ => \genblk1[46].fifo_burst_n_7\,
      \AEROUT_ADDR_reg[7]_i_125_0\ => \genblk1[46].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_134_0\ => \genblk1[46].fifo_burst_n_6\,
      \AEROUT_ADDR_reg[7]_i_138_0\ => \genblk1[47].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_301_0\(8 downto 0) => data_out_fifo(40 downto 32),
      \AEROUT_ADDR_reg[7]_i_65_0\ => \genblk1[46].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[7]_i_73_0\ => \genblk1[46].fifo_burst_n_3\,
      \AEROUT_ADDR_reg[7]_i_82_0\ => \genblk1[46].fifo_burst_n_10\,
      \AEROUT_ADDR_reg[7]_i_95_0\ => \genblk1[47].fifo_burst_n_10\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SRAM_reg_0_i_111 => \genblk1[50].fifo_burst_n_21\,
      SRAM_reg_0_i_111_0 => \genblk1[28].fifo_burst_n_4\,
      SRAM_reg_0_i_134 => \genblk1[39].fifo_burst_n_9\,
      SRAM_reg_1_i_396 => \genblk1[39].fifo_burst_n_11\,
      empty_burst_fifo(0) => empty_burst_fifo(32),
      \empty_i_3__52_0\ => \fill_cnt[4]_i_3__10\,
      \empty_i_7__32\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_7__32_0\ => \genblk1[30].fifo_burst_n_5\,
      \empty_i_7__32_1\ => \genblk1[38].fifo_burst_n_1\,
      \empty_i_7__32_2\ => \genblk1[30].fifo_burst_n_4\,
      \empty_i_7__40\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_7__40_0\ => \empty_i_5__10_2\,
      \empty_i_7__40_1\ => \^priority_reg[2]_rep__0_0\,
      \fill_cnt[4]_i_3__30_0\ => \genblk1[31].fifo_burst_n_4\,
      \fill_cnt[4]_i_3__30_1\ => \^priority_reg[2]_rep__1_1\,
      \fill_cnt[4]_i_3__30_2\ => \fill_cnt[4]_i_3__52\,
      \fill_cnt[4]_i_3__30_3\ => \fill_cnt[4]_i_3__30\,
      \fill_cnt[4]_i_3__30_4\ => \^priority_reg[5]_8\,
      \fill_cnt[4]_i_3__30_5\ => \fill_cnt[4]_i_3__52_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[0].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[33].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[31].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[3].mem[3][8]_i_3__36\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[3].mem[3][8]_i_3__36_0\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[3].mem[3][8]_i_3__36_1\ => \genblk1[31].fifo_burst_n_1\,
      \genblk1[3].mem[3][8]_i_5__26\ => \genblk1[3].mem[3][8]_i_8__12\,
      \genblk1[3].mem[3][8]_i_5__26_0\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_5__26_1\ => \genblk1[3].mem[3][8]_i_4__22\,
      \genblk1[3].mem[3][8]_i_5__26_2\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_6__15\ => \genblk1[3].mem[3][8]_i_5__52\,
      \genblk1[3].mem[3][8]_i_6__21\ => \genblk1[3].mem[3][8]_i_6__15\,
      \genblk1[3].mem[3][8]_i_6__21_0\ => \genblk1[3].mem[3][8]_i_4__12\,
      last_spk_in_burst_int1(4 downto 0) => last_spk_in_burst_int1(9 downto 5),
      \priority_reg[2]_rep__0\ => \genblk1[32].fifo_burst_n_7\,
      \priority_reg[2]_rep__1\ => \genblk1[32].fifo_burst_n_8\,
      \priority_reg[3]\ => \genblk1[32].fifo_burst_n_9\,
      \priority_reg[4]\ => \genblk1[32].fifo_burst_n_2\,
      \priority_reg[4]_0\ => \genblk1[32].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[32].fifo_burst_n_4\,
      \priority_reg[5]_0\ => \genblk1[32].fifo_burst_n_5\,
      \priority_reg[5]_1\ => \genblk1[32].fifo_burst_n_6\,
      \priority_reg[5]_2\ => \genblk1[32].fifo_burst_n_10\,
      \priority_reg[5]_3\ => \genblk1[32].fifo_burst_n_12\,
      \priority_reg[5]_4\ => \genblk1[32].fifo_burst_n_14\,
      \priority_reg[5]_5\ => \genblk1[32].fifo_burst_n_16\,
      \priority_reg[5]_6\ => \genblk1[32].fifo_burst_n_18\,
      \priority_reg[5]_7\ => \genblk1[32].fifo_burst_n_20\,
      \priority_reg[5]_8\ => \genblk1[32].fifo_burst_n_22\,
      \priority_reg[6]\ => \genblk1[32].fifo_burst_n_1\,
      \priority_reg[7]\ => \genblk1[32].fifo_burst_n_11\,
      \priority_reg[7]_0\ => \genblk1[32].fifo_burst_n_13\,
      \priority_reg[7]_1\ => \genblk1[32].fifo_burst_n_15\,
      \priority_reg[7]_2\ => \genblk1[32].fifo_burst_n_17\,
      \priority_reg[7]_3\ => \genblk1[32].fifo_burst_n_19\,
      \priority_reg[7]_4\ => \genblk1[32].fifo_burst_n_21\,
      \priority_reg[7]_5\ => \genblk1[32].fifo_burst_n_23\,
      \priority_reg[7]_6\ => \genblk1[32].fifo_burst_n_24\,
      \priority_reg[7]_7\ => \genblk1[32].fifo_burst_n_25\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_11\,
      \write_ptr_reg[0]_1\ => \genblk1[31].fifo_burst_n_0\
    );
\genblk1[33].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_25
     port map (
      \AEROUT_ADDR[0]_i_26\ => \genblk1[48].fifo_burst_n_3\,
      \AEROUT_ADDR[1]_i_24\ => \genblk1[48].fifo_burst_n_2\,
      \AEROUT_ADDR[7]_i_23\ => \genblk1[30].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_23_0\ => \genblk1[32].fifo_burst_n_24\,
      \AEROUT_ADDR[7]_i_23_1\ => \genblk1[56].fifo_burst_n_3\,
      \AEROUT_ADDR[7]_i_33\ => \genblk1[41].fifo_burst_n_15\,
      \AEROUT_ADDR[7]_i_34\ => \genblk1[40].fifo_burst_n_14\,
      \AEROUT_ADDR[7]_i_37\ => \genblk1[40].fifo_burst_n_9\,
      \AEROUT_ADDR[7]_i_46\ => \genblk1[40].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_51\ => \genblk1[40].fifo_burst_n_16\,
      \AEROUT_ADDR[7]_i_52_0\ => \genblk1[40].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[7]_i_111_0\ => \genblk1[47].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[7]_i_130_0\ => \genblk1[47].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_164_0\(5 downto 4) => data_out_fifo(49 downto 48),
      \AEROUT_ADDR_reg[7]_i_164_0\(3 downto 0) => data_out_fifo(44 downto 41),
      \AEROUT_ADDR_reg[7]_i_78_0\ => \genblk1[47].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[7]_i_89_0\ => \genblk1[47].fifo_burst_n_12\,
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      empty_burst_fifo(0) => empty_burst_fifo(33),
      \fill_cnt[4]_i_3__25_0\ => \genblk1[32].fifo_burst_n_8\,
      \fill_cnt[4]_i_3__25_1\ => \genblk1[36].fifo_burst_n_12\,
      \fill_cnt[4]_i_3__25_2\ => \genblk1[32].fifo_burst_n_7\,
      \fill_cnt_reg[1]_0\ => \genblk1[1].fifo_burst_n_2\,
      \fill_cnt_reg[4]_0\ => \fill_cnt_reg[4]_1\,
      \fill_cnt_reg[4]_1\ => \genblk1[32].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[26].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_20\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[36].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[34].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[32].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[0].mem_reg[0][8]_19\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[32].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[32].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[1].mem_reg[1][6]_0\(2 downto 0) => data_out_fifo(303 downto 301),
      \genblk1[3].mem[3][8]_i_3__6\ => \genblk1[3].mem[3][8]_i_7\,
      \genblk1[3].mem[3][8]_i_3__6_0\ => \genblk1[3].mem[3][8]_i_3__6\,
      \genblk1[3].mem[3][8]_i_3__6_1\ => \genblk1[3].mem[3][8]_i_3__15_0\,
      \genblk1[3].mem[3][8]_i_4__24\ => \genblk1[3].mem[3][8]_i_4__22\,
      \genblk1[3].mem[3][8]_i_4__24_0\ => \genblk1[0].mem_reg[0][8]_2\,
      last_spk_in_burst_int1(5 downto 0) => last_spk_in_burst_int1(9 downto 4),
      \priority_reg[1]_rep\ => \genblk1[33].fifo_burst_n_2\,
      \priority_reg[1]_rep_0\ => \genblk1[33].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[33].fifo_burst_n_1\,
      \priority_reg[5]_0\ => \genblk1[33].fifo_burst_n_4\,
      \priority_reg[5]_1\ => \genblk1[33].fifo_burst_n_5\,
      \priority_reg[7]\ => \genblk1[33].fifo_burst_n_6\,
      \priority_reg[7]_0\ => \genblk1[33].fifo_burst_n_10\,
      \priority_reg[7]_1\ => \genblk1[33].fifo_burst_n_11\,
      \priority_reg[7]_2\ => \genblk1[33].fifo_burst_n_12\,
      \priority_reg[7]_3\ => \genblk1[33].fifo_burst_n_13\,
      \priority_reg[7]_4\ => \genblk1[33].fifo_burst_n_14\,
      \priority_reg[7]_5\ => \genblk1[33].fifo_burst_n_15\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[34].fifo_burst_n_1\,
      \write_ptr_reg[0]_1\ => \write_ptr_reg[0]_11\
    );
\genblk1[34].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_26
     port map (
      AERIN_ADDR(0) => AERIN_ADDR(1),
      \AERIN_ADDR[11]\ => \AERIN_ADDR[11]\,
      \AEROUT_ADDR[0]_i_28\ => \genblk1[48].fifo_burst_n_8\,
      \AEROUT_ADDR[0]_i_5\ => \genblk1[40].fifo_burst_n_7\,
      \AEROUT_ADDR[0]_i_5_0\ => \genblk1[41].fifo_burst_n_13\,
      \AEROUT_ADDR[0]_i_8\ => \genblk1[41].fifo_burst_n_24\,
      \AEROUT_ADDR[0]_i_8_0\ => \genblk1[32].fifo_burst_n_20\,
      \AEROUT_ADDR[1]_i_11\ => \genblk1[41].fifo_burst_n_14\,
      \AEROUT_ADDR[1]_i_11_0\ => \genblk1[32].fifo_burst_n_22\,
      \AEROUT_ADDR[1]_i_22\ => \genblk1[48].fifo_burst_n_7\,
      \AEROUT_ADDR[7]_i_21\ => \genblk1[31].fifo_burst_n_8\,
      \AEROUT_ADDR[7]_i_21_0\ => \genblk1[33].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_21_1\ => \genblk1[29].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_23\ => \genblk1[31].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_23_0\ => \genblk1[32].fifo_burst_n_25\,
      \AEROUT_ADDR[7]_i_23_1\ => \genblk1[29].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_31\ => \genblk1[41].fifo_burst_n_20\,
      \AEROUT_ADDR[7]_i_34_0\ => \genblk1[41].fifo_burst_n_26\,
      \AEROUT_ADDR[7]_i_36\ => \genblk1[48].fifo_burst_n_0\,
      \AEROUT_ADDR[7]_i_41\ => \genblk1[48].fifo_burst_n_5\,
      \AEROUT_ADDR[7]_i_45\ => \genblk1[48].fifo_burst_n_1\,
      \AEROUT_ADDR[7]_i_46_0\ => \genblk1[42].fifo_burst_n_7\,
      \AEROUT_ADDR[7]_i_48\ => \genblk1[48].fifo_burst_n_6\,
      \AEROUT_ADDR[7]_i_50\ => \genblk1[41].fifo_burst_n_21\,
      \AEROUT_ADDR[7]_i_53_0\ => \genblk1[41].fifo_burst_n_27\,
      \AEROUT_ADDR_reg[7]_i_109_0\ => \genblk1[49].fifo_burst_n_16\,
      \AEROUT_ADDR_reg[7]_i_136_0\ => \genblk1[48].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[7]_i_238_0\(8 downto 0) => data_out_fifo(58 downto 50),
      \AEROUT_ADDR_reg[7]_i_76_0\ => \genblk1[49].fifo_burst_n_17\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SRAM_reg_0 => SRAM_reg_0,
      SRAM_reg_0_0 => \AEROUT_ADDR[7]_i_11_n_0\,
      SRAM_reg_0_1 => \genblk1[50].fifo_burst_n_3\,
      SRAM_reg_0_2 => fifo_spike_0_n_47,
      SRAM_reg_0_i_101 => \genblk1[31].fifo_burst_n_12\,
      SRAM_reg_0_i_101_0 => \genblk1[33].fifo_burst_n_12\,
      SRAM_reg_0_i_101_1 => \genblk1[29].fifo_burst_n_18\,
      SRAM_reg_0_i_31_0 => \genblk1[40].fifo_burst_n_6\,
      SRAM_reg_0_i_31_1 => \genblk1[28].fifo_burst_n_23\,
      SRAM_reg_0_i_31_2 => \genblk1[41].fifo_burst_n_10\,
      SRAM_reg_0_i_53 => \genblk1[28].fifo_burst_n_31\,
      SRAM_reg_0_i_53_0 => \genblk1[21].fifo_burst_n_11\,
      SRAM_reg_0_i_68 => \genblk1[31].fifo_burst_n_14\,
      SRAM_reg_0_i_68_0 => \genblk1[32].fifo_burst_n_11\,
      SRAM_reg_0_i_68_1 => \genblk1[50].fifo_burst_n_14\,
      SRAM_reg_0_i_69_0 => \genblk1[30].fifo_burst_n_13\,
      SRAM_reg_0_i_69_1 => \genblk1[32].fifo_burst_n_13\,
      SRAM_reg_0_i_69_2 => \genblk1[50].fifo_burst_n_15\,
      SRAM_reg_0_i_88 => \genblk1[41].fifo_burst_n_25\,
      SRAM_reg_0_i_89 => \genblk1[41].fifo_burst_n_18\,
      SRAM_reg_0_i_90 => \genblk1[41].fifo_burst_n_23\,
      SRAM_reg_0_i_91_0 => \genblk1[41].fifo_burst_n_16\,
      empty_burst_fifo(0) => empty_burst_fifo(34),
      \empty_i_3__50_0\ => \genblk1[36].fifo_burst_n_12\,
      \empty_i_3__50_1\ => \genblk1[32].fifo_burst_n_7\,
      \empty_i_3__51\ => \^priority_reg[2]_rep__1_1\,
      \empty_i_3__51_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__51_1\ => \empty_i_3__51\,
      \empty_i_5__55\ => \empty_i_8__26\,
      \empty_i_5__55_0\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_5__55_1\ => \empty_i_5__55\,
      \fill_cnt[4]_i_4__28_0\ => \^priority_reg[2]_rep__1_0\,
      \fill_cnt[4]_i_4__28_1\ => \genblk1[38].fifo_burst_n_1\,
      \fill_cnt[4]_i_4__28_2\ => \genblk1[30].fifo_burst_n_5\,
      \fill_cnt[4]_i_4__28_3\ => \fill_cnt[4]_i_4__28\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[2].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[35].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[33].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_3__35\ => \genblk1[31].fifo_burst_n_1\,
      \genblk1[3].mem[3][8]_i_3__35_0\ => \genblk1[36].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__36\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[3].mem[3][8]_i_8__21\ => \genblk1[0].mem_reg[0][8]_28\,
      last_spk_in_burst_int1(7 downto 0) => last_spk_in_burst_int1(9 downto 2),
      \priority_reg[1]_rep\ => \genblk1[34].fifo_burst_n_1\,
      \priority_reg[1]_rep__2\ => \genblk1[34].fifo_burst_n_2\,
      \priority_reg[2]_rep__0\ => \genblk1[34].fifo_burst_n_7\,
      \priority_reg[2]_rep__1\ => \genblk1[34].fifo_burst_n_5\,
      \priority_reg[3]\ => \genblk1[34].fifo_burst_n_3\,
      \priority_reg[3]_0\ => \genblk1[34].fifo_burst_n_6\,
      \priority_reg[5]\ => \genblk1[34].fifo_burst_n_8\,
      \priority_reg[5]_0\ => \genblk1[34].fifo_burst_n_9\,
      \priority_reg[5]_1\ => \genblk1[34].fifo_burst_n_10\,
      \priority_reg[5]_2\ => \genblk1[34].fifo_burst_n_11\,
      \priority_reg[5]_3\ => \genblk1[34].fifo_burst_n_12\,
      \priority_reg[5]_4\ => \genblk1[34].fifo_burst_n_14\,
      \priority_reg[5]_5\ => \genblk1[34].fifo_burst_n_15\,
      \priority_reg[5]_6\ => \genblk1[34].fifo_burst_n_16\,
      \priority_reg[7]\ => \genblk1[34].fifo_burst_n_13\,
      \priority_reg[7]_0\ => \genblk1[34].fifo_burst_n_17\,
      \priority_reg[7]_1\ => \genblk1[34].fifo_burst_n_18\,
      \priority_reg[7]_2\ => \genblk1[34].fifo_burst_n_19\,
      \priority_reg[7]_3\ => \genblk1[34].fifo_burst_n_20\,
      \priority_reg[7]_4\ => \genblk1[34].fifo_burst_n_21\,
      \priority_reg[7]_5\ => \genblk1[34].fifo_burst_n_22\,
      \priority_reg[7]_6\ => \genblk1[34].fifo_burst_n_23\,
      \priority_reg[7]_7\ => \genblk1[34].fifo_burst_n_24\,
      \priority_reg[7]_8\ => \genblk1[34].fifo_burst_n_25\,
      \priority_reg[7]_9\ => \genblk1[34].fifo_burst_n_26\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_0\
    );
\genblk1[35].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_27
     port map (
      \AEROUT_ADDR[7]_i_18\ => \genblk1[31].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_18_0\ => \genblk1[33].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_18_1\ => \genblk1[29].fifo_burst_n_16\,
      \AEROUT_ADDR[7]_i_23\ => \genblk1[31].fifo_burst_n_16\,
      \AEROUT_ADDR[7]_i_23_0\ => \genblk1[33].fifo_burst_n_6\,
      \AEROUT_ADDR[7]_i_23_1\ => \genblk1[29].fifo_burst_n_15\,
      \AEROUT_ADDR[7]_i_37_0\ => \genblk1[42].fifo_burst_n_6\,
      \AEROUT_ADDR[7]_i_51_0\ => \genblk1[42].fifo_burst_n_2\,
      \AEROUT_ADDR_reg[7]_i_128_0\ => \genblk1[49].fifo_burst_n_14\,
      \AEROUT_ADDR_reg[7]_i_87_0\ => \genblk1[49].fifo_burst_n_15\,
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      SRAM_reg_0_i_127(5 downto 2) => data_out_fifo(67 downto 64),
      SRAM_reg_0_i_127(1 downto 0) => data_out_fifo(60 downto 59),
      SRAM_reg_0_i_80 => \genblk1[41].fifo_burst_n_22\,
      SRAM_reg_0_i_80_0 => \genblk1[32].fifo_burst_n_18\,
      empty_burst_fifo(0) => empty_burst_fifo(35),
      \fill_cnt[4]_i_3__2_0\ => \genblk1[36].fifo_burst_n_9\,
      \fill_cnt[4]_i_3__2_1\ => \empty_i_3__51\,
      \fill_cnt[4]_i_3__2_2\ => \genblk1[36].fifo_burst_n_11\,
      \fill_cnt[4]_i_3__2_3\ => \genblk1[36].fifo_burst_n_12\,
      \fill_cnt[4]_i_3__2_4\ => \genblk1[34].fifo_burst_n_7\,
      \fill_cnt[4]_i_3__2_5\ => \priority_reg[1]_rep__2_n_0\,
      \fill_cnt[4]_i_3__2_6\ => \genblk1[34].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[3].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[33].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_19\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[36].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[36].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[34].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_20\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[32].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[33].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[1].mem_reg[1][4]_0\(2 downto 0) => data_out_fifo(319 downto 317),
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[35].fifo_burst_n_14\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[35].fifo_burst_n_13\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[35].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][7]_1\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[35].fifo_burst_n_11\,
      \genblk1[3].mem[3][8]_i_3__4\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_3__4_0\ => \genblk1[3].mem[3][8]_i_5__4\,
      \genblk1[3].mem[3][8]_i_3__4_1\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_5__16\ => \genblk1[32].fifo_burst_n_6\,
      \genblk1[3].mem[3][8]_i_5__16_0\ => \genblk1[3].mem[3][8]_i_5__16\,
      last_spk_in_burst_int1(6 downto 0) => last_spk_in_burst_int1(9 downto 3),
      \priority_reg[1]_rep\ => \genblk1[35].fifo_burst_n_2\,
      \priority_reg[2]_rep\ => \genblk1[35].fifo_burst_n_3\,
      \priority_reg[2]_rep_0\ => \genblk1[35].fifo_burst_n_4\,
      \priority_reg[5]\ => \^priority_reg[5]_2\,
      \priority_reg[5]_0\ => \genblk1[35].fifo_burst_n_5\,
      \priority_reg[5]_1\ => \genblk1[35].fifo_burst_n_6\,
      \priority_reg[5]_2\ => \genblk1[35].fifo_burst_n_7\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_0\,
      \write_ptr_reg[0]_1\ => \genblk1[36].fifo_burst_n_3\,
      \write_ptr_reg[0]_2\ => \genblk1[36].fifo_burst_n_1\
    );
\genblk1[36].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_28
     port map (
      \AEROUT_ADDR_reg[7]_i_112\ => \genblk1[50].fifo_burst_n_27\,
      \AEROUT_ADDR_reg[7]_i_131\ => \genblk1[51].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[7]_i_139\ => \genblk1[50].fifo_burst_n_29\,
      \AEROUT_ADDR_reg[7]_i_286_0\(8 downto 0) => data_out_fifo(76 downto 68),
      \AEROUT_ADDR_reg[7]_i_79\ => \genblk1[50].fifo_burst_n_28\,
      \AEROUT_ADDR_reg[7]_i_90\ => \genblk1[51].fifo_burst_n_8\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      empty_burst_fifo(0) => empty_burst_fifo(36),
      \empty_i_10__12\ => \empty_i_8__31\,
      \empty_i_10__12_0\ => \fill_cnt[4]_i_5__5\,
      \empty_i_10__12_1\ => \fill_cnt[4]_i_5__10\,
      \empty_i_3__49\ => \empty_i_3__51\,
      \empty_i_3__49_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_6__41\ => \empty_i_5__10_2\,
      \empty_i_7__32\ => \^priority_reg[5]_8\,
      \empty_i_7__32_0\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_7__32_1\ => \empty_i_7__32\,
      \empty_i_7__32_2\ => \empty_i_7__32_0\,
      \empty_i_7__32_3\ => \^priority_reg[3]_1\,
      \empty_i_7__32_4\ => \empty_i_7__32_1\,
      \fill_cnt[4]_i_4__20\ => \empty_i_6__21\,
      \fill_cnt[4]_i_4__20_0\ => \fill_cnt[4]_i_4__9\,
      \fill_cnt[4]_i_4__29_0\ => \genblk1[38].fifo_burst_n_1\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[4].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_18\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[35].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[36].fifo_burst_n_18\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[36].fifo_burst_n_17\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[36].fifo_burst_n_16\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[36].fifo_burst_n_15\,
      \genblk1[3].mem[3][8]_i_3__35\ => \genblk1[41].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_3__35_0\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_3__35_1\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[3].mem[3][8]_i_3__36\ => \genblk1[3].mem[3][8]_i_3__22\,
      \genblk1[3].mem[3][8]_i_3__36_0\ => \genblk1[3].mem[3][8]_i_6__25_0\,
      \genblk1[3].mem[3][8]_i_3__36_1\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_6__30\ => \genblk1[3].mem[3][8]_i_10_0\,
      \genblk1[3].mem[3][8]_i_6__37\ => \empty_i_5__55\,
      last_spk_in_burst_int1(2 downto 0) => last_spk_in_burst_int1(9 downto 7),
      \priority_reg[1]_rep\ => \genblk1[36].fifo_burst_n_1\,
      \priority_reg[1]_rep__1\ => \genblk1[36].fifo_burst_n_14\,
      \priority_reg[2]_rep__0\ => \genblk1[36].fifo_burst_n_5\,
      \priority_reg[2]_rep__0_0\ => \genblk1[36].fifo_burst_n_6\,
      \priority_reg[2]_rep__0_1\ => \genblk1[36].fifo_burst_n_7\,
      \priority_reg[2]_rep__0_2\ => \genblk1[36].fifo_burst_n_8\,
      \priority_reg[2]_rep__0_3\ => \genblk1[36].fifo_burst_n_11\,
      \priority_reg[2]_rep__0_4\ => \genblk1[36].fifo_burst_n_12\,
      \priority_reg[2]_rep__0_5\ => \genblk1[36].fifo_burst_n_13\,
      \priority_reg[2]_rep__1\ => \genblk1[36].fifo_burst_n_4\,
      \priority_reg[4]\ => \genblk1[36].fifo_burst_n_10\,
      \priority_reg[5]\ => \genblk1[36].fifo_burst_n_9\,
      \priority_reg[7]\ => \genblk1[36].fifo_burst_n_2\,
      \priority_reg[7]_0\ => \genblk1[36].fifo_burst_n_3\,
      \priority_reg[7]_1\ => \genblk1[36].fifo_burst_n_19\,
      \priority_reg[7]_2\ => \genblk1[36].fifo_burst_n_20\,
      \priority_reg[7]_3\ => \genblk1[36].fifo_burst_n_21\,
      \priority_reg[7]_4\ => \genblk1[36].fifo_burst_n_22\,
      \priority_reg[7]_5\ => \genblk1[36].fifo_burst_n_23\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_2\
    );
\genblk1[37].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_29
     port map (
      \AEROUT_ADDR_reg[7]_i_127\ => \genblk1[52].fifo_burst_n_6\,
      \AEROUT_ADDR_reg[7]_i_133\ => \genblk1[51].fifo_burst_n_12\,
      \AEROUT_ADDR_reg[7]_i_149_0\(5 downto 0) => data_out_fifo(85 downto 80),
      \AEROUT_ADDR_reg[7]_i_67\ => \genblk1[52].fifo_burst_n_5\,
      \AEROUT_ADDR_reg[7]_i_75\ => \genblk1[51].fifo_burst_n_11\,
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(2 downto 0) => \^q\(5 downto 3),
      SRAM_reg_0_i_123 => \genblk1[51].fifo_burst_n_10\,
      SRAM_reg_0_i_129 => \genblk1[51].fifo_burst_n_9\,
      empty_burst_fifo(0) => empty_burst_fifo(37),
      \empty_i_3__46\ => \genblk1[36].fifo_burst_n_9\,
      \empty_i_3__46_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__46_1\ => \empty_i_3__46\,
      \empty_i_3__47_0\ => \genblk1[36].fifo_burst_n_11\,
      \empty_i_3__47_1\ => \genblk1[36].fifo_burst_n_14\,
      \fill_cnt[4]_i_3__9_0\ => \fill_cnt[4]_i_3__9\,
      \fill_cnt[4]_i_4__26_0\ => \empty_i_5__55\,
      \fill_cnt[4]_i_4__26_1\ => \^priority_reg[3]_2\,
      \fill_cnt[4]_i_4__26_2\ => \genblk1[38].fifo_burst_n_1\,
      \fill_cnt[4]_i_4__26_3\ => \^priority_reg[2]_rep__0_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[5].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_12\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[38].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_14\ => \genblk1[41].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_2\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_18\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[35].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[33].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[2]_rep_1\,
      \genblk1[1].mem_reg[1][2]_0\(2 downto 0) => data_out_fifo(335 downto 333),
      \genblk1[3].mem[3][8]_i_5__15\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_5__15_0\ => \genblk1[3].mem[3][8]_i_3__28\,
      last_spk_in_burst_int1(2 downto 0) => last_spk_in_burst_int1(9 downto 7),
      \priority_reg[1]_rep\ => \genblk1[37].fifo_burst_n_1\,
      \priority_reg[1]_rep__0\ => \genblk1[37].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[37].fifo_burst_n_2\,
      \priority_reg[7]\ => \genblk1[37].fifo_burst_n_4\,
      \priority_reg[7]_0\ => \genblk1[37].fifo_burst_n_8\,
      \priority_reg[7]_1\ => \genblk1[37].fifo_burst_n_9\,
      \priority_reg[7]_2\ => \genblk1[37].fifo_burst_n_10\,
      \priority_reg[7]_3\ => \genblk1[37].fifo_burst_n_11\,
      \priority_reg[7]_4\ => \genblk1[37].fifo_burst_n_12\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_2\
    );
\genblk1[38].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_30
     port map (
      \AEROUT_ADDR_reg[7]_i_110\ => \genblk1[52].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_129\ => \genblk1[52].fifo_burst_n_7\,
      \AEROUT_ADDR_reg[7]_i_137\ => \genblk1[52].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_282_0\(6 downto 0) => data_out_fifo(92 downto 86),
      \AEROUT_ADDR_reg[7]_i_77\ => \genblk1[52].fifo_burst_n_10\,
      \AEROUT_ADDR_reg[7]_i_88\ => \genblk1[52].fifo_burst_n_8\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(2 downto 0) => \^q\(5 downto 3),
      SRAM_reg_0_i_126 => \genblk1[52].fifo_burst_n_4\,
      SRAM_reg_0_i_131 => \genblk1[52].fifo_burst_n_3\,
      empty_burst_fifo(0) => empty_burst_fifo(38),
      \empty_i_3__46_0\ => \genblk1[36].fifo_burst_n_11\,
      \empty_i_6__53\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_6__53_0\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_3__51_0\ => \fill_cnt[4]_i_3__9\,
      \fill_cnt[4]_i_4__25_0\ => \empty_i_5__55\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[6].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[37].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_17\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[37].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_4\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[41].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[0].mem_reg[0][8]_31\,
      \genblk1[1].mem_reg[1][8]_0\(1 downto 0) => data_out_fifo(350 downto 349),
      \genblk1[3].mem[3][8]_i_4__31\ => \genblk1[3].mem[3][8]_i_3__22\,
      \genblk1[3].mem[3][8]_i_4__31_0\ => \genblk1[3].mem[3][8]_i_6__25_0\,
      \genblk1[3].mem[3][8]_i_4__31_1\ => \^priority_reg[3]_2\,
      last_spk_in_burst_int1(2 downto 0) => last_spk_in_burst_int1(9 downto 7),
      \priority_reg[1]_rep__1\ => \genblk1[38].fifo_burst_n_3\,
      \priority_reg[2]_rep__0\ => \genblk1[38].fifo_burst_n_2\,
      \priority_reg[5]\ => \genblk1[38].fifo_burst_n_1\,
      \priority_reg[7]\ => \genblk1[38].fifo_burst_n_4\,
      \priority_reg[7]_0\ => \genblk1[38].fifo_burst_n_7\,
      \priority_reg[7]_1\ => \genblk1[38].fifo_burst_n_8\,
      \priority_reg[7]_2\ => \genblk1[38].fifo_burst_n_9\,
      \priority_reg[7]_3\ => \genblk1[38].fifo_burst_n_10\,
      \priority_reg[7]_4\ => \genblk1[38].fifo_burst_n_11\,
      \priority_reg[7]_5\ => \genblk1[38].fifo_burst_n_12\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_4\
    );
\genblk1[39].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_31
     port map (
      \AEROUT_ADDR_reg[7]_i_104\ => \genblk1[53].fifo_burst_n_10\,
      \AEROUT_ADDR_reg[7]_i_123\ => \genblk1[54].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[7]_i_125\ => \genblk1[53].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[7]_i_134\ => \genblk1[53].fifo_burst_n_3\,
      \AEROUT_ADDR_reg[7]_i_208_0\(7 downto 0) => data_out_fifo(103 downto 96),
      \AEROUT_ADDR_reg[7]_i_65\ => \genblk1[53].fifo_burst_n_7\,
      \AEROUT_ADDR_reg[7]_i_73\ => \genblk1[53].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_82\ => \genblk1[53].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_95\ => \genblk1[54].fifo_burst_n_7\,
      CLK => CLK,
      Q(2 downto 0) => \^q\(5 downto 3),
      empty_burst_fifo(0) => empty_burst_fifo(39),
      \empty_i_3__44\ => \empty_i_3__46\,
      \empty_i_3__45_0\ => \genblk1[38].fifo_burst_n_3\,
      \empty_i_6__38\ => \empty_i_5__10_2\,
      \fill_cnt[4]_i_3__16_0\ => \fill_cnt[4]_i_3__9\,
      \fill_cnt[4]_i_4__19\ => \genblk1[36].fifo_burst_n_10\,
      \fill_cnt[4]_i_4__19_0\ => \fill_cnt[4]_i_4__9\,
      \fill_cnt[4]_i_4__19_1\ => \empty_i_7__19_0\,
      \fill_cnt[4]_i_4__27_0\ => \^priority_reg[3]_2\,
      \fill_cnt[4]_i_4__27_1\ => \genblk1[38].fifo_burst_n_1\,
      \fill_cnt[4]_i_4__27_2\ => \empty_i_5__55\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[7].fifo_burst_n_9\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[41].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[38].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[0].mem_reg[0][8]_31\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_17\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[33].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[37].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][0]_0\(0) => data_out_fifo(351),
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[3].mem[3][8]_i_5__14\ => \genblk1[3].mem[3][8]_i_5__16\,
      \genblk1[3].mem[3][8]_i_5__14_0\ => \genblk1[3].mem[3][8]_i_5__14\,
      \genblk1[3].mem[3][8]_i_6__18\ => \genblk1[3].mem[3][8]_i_6__15\,
      last_spk_in_burst_int1(2 downto 0) => last_spk_in_burst_int1(9 downto 7),
      \priority_reg[1]_rep\ => \genblk1[39].fifo_burst_n_1\,
      \priority_reg[2]_rep\ => \genblk1[39].fifo_burst_n_2\,
      \priority_reg[2]_rep_0\ => \genblk1[39].fifo_burst_n_3\,
      \priority_reg[2]_rep__0\ => \genblk1[39].fifo_burst_n_6\,
      \priority_reg[2]_rep__0_0\ => \^priority_reg[2]_rep__0_3\,
      \priority_reg[2]_rep__1\ => \genblk1[39].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[39].fifo_burst_n_4\,
      \priority_reg[5]_0\ => \^priority_reg[5]_6\,
      \priority_reg[7]\ => \genblk1[39].fifo_burst_n_7\,
      \priority_reg[7]_0\ => \genblk1[39].fifo_burst_n_9\,
      \priority_reg[7]_1\ => \genblk1[39].fifo_burst_n_10\,
      \priority_reg[7]_2\ => \genblk1[39].fifo_burst_n_11\,
      \priority_reg[7]_3\ => \genblk1[39].fifo_burst_n_12\,
      \priority_reg[7]_4\ => \genblk1[39].fifo_burst_n_13\,
      \priority_reg[7]_5\ => \genblk1[39].fifo_burst_n_14\,
      \priority_reg[7]_6\ => \genblk1[39].fifo_burst_n_15\,
      \priority_reg[7]_7\ => \^priority_reg[2]_rep__0_0\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_4\
    );
\genblk1[3].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_32
     port map (
      CLK => CLK,
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      data_out_fifo(8 downto 0) => data_out_fifo(35 downto 27),
      empty_burst_fifo(0) => empty_burst_fifo(3),
      \empty_i_3__14\ => \empty_i_3__14\,
      \empty_i_3__14_0\ => \empty_i_3__14_0\,
      \empty_i_3__14_1\ => \genblk1[2].fifo_burst_n_8\,
      \empty_i_3__14_2\ => \^priority_reg[3]_1\,
      \empty_i_3__14_3\ => \genblk1[7].fifo_burst_n_12\,
      \empty_i_6__14_0\ => \empty_i_6__14\,
      \empty_i_6__14_1\ => \fill_cnt[4]_i_3__21\,
      \empty_i_6__14_2\ => \genblk1[2].fifo_burst_n_9\,
      \fill_cnt[4]_i_3__6_0\ => \genblk1[5].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__6_1\ => \empty_i_4__56\,
      \fill_cnt_reg[4]_0\ => \fill_cnt_reg[4]_0\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[10].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[4].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[5].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[3].mem[3][8]_i_3__28\ => \^priority_reg[2]_rep__0_2\,
      \genblk1[3].mem[3][8]_i_3__28_0\ => \^priority_reg[5]_6\,
      \genblk1[3].mem[3][8]_i_3__28_1\ => \genblk1[3].mem[3][8]_i_6__15\,
      \genblk1[3].mem[3][8]_i_3__28_2\ => \genblk1[3].mem[3][8]_i_5__14\,
      \genblk1[3].mem[3][8]_i_5__35\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_7__9_0\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_7__9_1\ => \genblk1[3].mem[3][8]_i_5__52\,
      \genblk1[3].mem[3][8]_i_7__9_2\ => \genblk1[3].mem[3][8]_i_4__27\,
      \genblk1[3].mem[3][8]_i_7__9_3\ => \^priority_reg[5]_0\,
      \priority_reg[0]\ => \genblk1[3].fifo_burst_n_3\,
      \priority_reg[1]_rep__0\ => \genblk1[3].fifo_burst_n_4\,
      \priority_reg[3]\ => \genblk1[3].fifo_burst_n_2\,
      \priority_reg[4]\ => \genblk1[3].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[3].fifo_burst_n_1\,
      \read_ptr_reg[0]_0\ => \^priority_reg[2]_rep__1_0\,
      \read_ptr_reg[0]_1\ => \^priority_reg[4]_2\,
      \read_ptr_reg[0]_2\ => \read_ptr_reg[4]\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[2].fifo_burst_n_4\,
      \write_ptr_reg[0]_1\ => \genblk1[2].fifo_burst_n_1\
    );
\genblk1[40].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_33
     port map (
      \AEROUT_ADDR[0]_i_9\ => \genblk1[32].fifo_burst_n_24\,
      \AEROUT_ADDR[0]_i_9_0\ => \genblk1[49].fifo_burst_n_8\,
      \AEROUT_ADDR[1]_i_6\ => \genblk1[21].fifo_burst_n_9\,
      \AEROUT_ADDR[4]_i_13\ => \genblk1[41].fifo_burst_n_13\,
      \AEROUT_ADDR_reg[2]_i_3\ => \genblk1[28].fifo_burst_n_25\,
      \AEROUT_ADDR_reg[7]_i_111\ => \genblk1[54].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_130\ => \genblk1[54].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_132\ => \genblk1[55].fifo_burst_n_8\,
      \AEROUT_ADDR_reg[7]_i_138\ => \genblk1[54].fifo_burst_n_6\,
      \AEROUT_ADDR_reg[7]_i_288_0\(5) => data_out_fifo(112),
      \AEROUT_ADDR_reg[7]_i_288_0\(4 downto 0) => data_out_fifo(108 downto 104),
      \AEROUT_ADDR_reg[7]_i_78\ => \genblk1[54].fifo_burst_n_3\,
      \AEROUT_ADDR_reg[7]_i_89\ => \genblk1[54].fifo_burst_n_10\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SRAM_reg_0_i_110_0 => \genblk1[33].fifo_burst_n_15\,
      SRAM_reg_0_i_110_1 => \genblk1[37].fifo_burst_n_4\,
      SRAM_reg_0_i_110_2 => \genblk1[30].fifo_burst_n_12\,
      SRAM_reg_0_i_79_0 => \genblk1[49].fifo_burst_n_9\,
      SRAM_reg_0_i_79_1 => \genblk1[34].fifo_burst_n_9\,
      empty_burst_fifo(0) => empty_burst_fifo(40),
      \empty_i_3__43\ => \empty_i_3__43_0\,
      \empty_i_3__43_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__43_1\ => \empty_i_3__43\,
      \empty_i_3__43_2\ => \^priority_reg[2]_rep_1\,
      \empty_i_5__15\ => \fill_cnt[4]_i_4__4\,
      \empty_i_5__15_0\ => \empty_i_5__15\,
      \empty_i_5__15_1\ => \empty_i_5__15_0\,
      \empty_i_5__48\ => \empty_i_5__48\,
      \empty_i_5__48_0\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_5__48_1\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_3__29_0\ => \genblk1[39].fifo_burst_n_5\,
      \fill_cnt[4]_i_3__29_1\ => \empty_i_3__46\,
      \fill_cnt[4]_i_3__29_2\ => \fill_cnt[4]_i_3__9\,
      \fill_cnt[4]_i_3__29_3\ => \genblk1[39].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[0].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[41].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[41].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[39].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[41].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[38].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][7]_0\(2 downto 0) => data_out_fifo(367 downto 365),
      last_spk_in_burst_int1(9 downto 0) => last_spk_in_burst_int1(11 downto 2),
      \priority_reg[0]\ => \genblk1[40].fifo_burst_n_4\,
      \priority_reg[1]\ => \genblk1[40].fifo_burst_n_5\,
      \priority_reg[1]_rep\ => \genblk1[40].fifo_burst_n_1\,
      \priority_reg[5]\ => \genblk1[40].fifo_burst_n_2\,
      \priority_reg[5]_0\ => \genblk1[40].fifo_burst_n_3\,
      \priority_reg[5]_1\ => \genblk1[40].fifo_burst_n_6\,
      \priority_reg[5]_2\ => \genblk1[40].fifo_burst_n_7\,
      \priority_reg[7]\ => \genblk1[40].fifo_burst_n_8\,
      \priority_reg[7]_0\ => \genblk1[40].fifo_burst_n_9\,
      \priority_reg[7]_1\ => \genblk1[40].fifo_burst_n_13\,
      \priority_reg[7]_2\ => \genblk1[40].fifo_burst_n_14\,
      \priority_reg[7]_3\ => \genblk1[40].fifo_burst_n_15\,
      \priority_reg[7]_4\ => \genblk1[40].fifo_burst_n_16\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[39].fifo_burst_n_1\
    );
\genblk1[41].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_34
     port map (
      \AEROUT_ADDR[0]_i_16_0\ => \genblk1[34].fifo_burst_n_20\,
      \AEROUT_ADDR[0]_i_16_1\ => \genblk1[37].fifo_burst_n_9\,
      \AEROUT_ADDR[0]_i_16_2\ => \genblk1[30].fifo_burst_n_18\,
      \AEROUT_ADDR[0]_i_3\ => \genblk1[21].fifo_burst_n_9\,
      \AEROUT_ADDR[0]_i_3_0\ => \genblk1[34].fifo_burst_n_8\,
      \AEROUT_ADDR[0]_i_5_0\ => \genblk1[21].fifo_burst_n_12\,
      \AEROUT_ADDR[0]_i_5_1\ => \genblk1[34].fifo_burst_n_15\,
      \AEROUT_ADDR[0]_i_9\ => \genblk1[32].fifo_burst_n_16\,
      \AEROUT_ADDR[0]_i_9_0\ => \genblk1[35].fifo_burst_n_7\,
      \AEROUT_ADDR[1]_i_20\ => \genblk1[34].fifo_burst_n_18\,
      \AEROUT_ADDR[1]_i_20_0\ => \genblk1[37].fifo_burst_n_8\,
      \AEROUT_ADDR[1]_i_20_1\ => \genblk1[30].fifo_burst_n_16\,
      \AEROUT_ADDR[3]_i_11\ => \genblk1[35].fifo_burst_n_5\,
      \AEROUT_ADDR[5]_i_12\ => \genblk1[32].fifo_burst_n_10\,
      \AEROUT_ADDR[5]_i_12_0\ => \genblk1[21].fifo_burst_n_2\,
      \AEROUT_ADDR[7]_i_18\ => \genblk1[34].fifo_burst_n_22\,
      \AEROUT_ADDR[7]_i_18_0\ => \genblk1[37].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_18_1\ => \genblk1[30].fifo_burst_n_20\,
      \AEROUT_ADDR[7]_i_21\ => \genblk1[34].fifo_burst_n_24\,
      \AEROUT_ADDR[7]_i_21_0\ => \genblk1[37].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_21_1\ => \genblk1[30].fifo_burst_n_22\,
      \AEROUT_ADDR[7]_i_22\ => \genblk1[34].fifo_burst_n_26\,
      \AEROUT_ADDR[7]_i_22_0\ => \genblk1[38].fifo_burst_n_9\,
      \AEROUT_ADDR[7]_i_22_1\ => \genblk1[30].fifo_burst_n_14\,
      \AEROUT_ADDR_reg[1]_i_3\ => \genblk1[40].fifo_burst_n_5\,
      \AEROUT_ADDR_reg[7]_i_126\ => \genblk1[55].fifo_burst_n_12\,
      \AEROUT_ADDR_reg[7]_i_136\ => \genblk1[56].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_169_0\(8 downto 0) => data_out_fifo(121 downto 113),
      \AEROUT_ADDR_reg[7]_i_66\ => \genblk1[55].fifo_burst_n_11\,
      \AEROUT_ADDR_reg[7]_i_74\ => \genblk1[55].fifo_burst_n_7\,
      \AEROUT_ADDR_reg[7]_i_76\ => \genblk1[56].fifo_burst_n_10\,
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SRAM_reg_0_i_101 => \genblk1[33].fifo_burst_n_14\,
      SRAM_reg_0_i_101_0 => \genblk1[37].fifo_burst_n_12\,
      SRAM_reg_0_i_101_1 => \genblk1[30].fifo_burst_n_8\,
      SRAM_reg_0_i_122 => \genblk1[55].fifo_burst_n_5\,
      SRAM_reg_0_i_125 => \genblk1[55].fifo_burst_n_10\,
      SRAM_reg_0_i_128 => \genblk1[55].fifo_burst_n_13\,
      SRAM_reg_0_i_130 => \genblk1[55].fifo_burst_n_9\,
      SRAM_reg_1_i_396 => \genblk1[34].fifo_burst_n_25\,
      SRAM_reg_1_i_396_0 => \genblk1[38].fifo_burst_n_8\,
      SRAM_reg_1_i_396_1 => \genblk1[31].fifo_burst_n_15\,
      \empty_i_3__42\ => \genblk1[39].fifo_burst_n_5\,
      \empty_i_6__25\ => \empty_i_6__25\,
      \empty_i_6__25_0\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_6__25_1\ => \empty_i_6__25_0\,
      \empty_i_6__25_2\ => \empty_i_6__25_1\,
      empty_reg_0(0) => empty_burst_fifo(41),
      \fill_cnt[4]_i_3__26_0\ => \fill_cnt[4]_i_3__26\,
      \fill_cnt[4]_i_3__26_1\ => \genblk1[40].fifo_burst_n_2\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[1].fifo_burst_n_2\,
      \fill_cnt_reg[4]_0\ => \genblk1[40].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[0].mem_reg[0][8]_16\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[39].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_12\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[37].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_14\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_15\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[5]_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].mem_reg[0][8]_14\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[0].mem_reg[0][8]_15\,
      \genblk1[3].mem[3][8]_i_4__15\ => \genblk1[3].mem[3][8]_i_4__15\,
      \genblk1[3].mem[3][8]_i_4__15_0\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_4__39\ => \empty_i_5__48\,
      \genblk1[3].mem[3][8]_i_5__46\ => \genblk1[0].mem_reg[0][8]_28\,
      last_spk_in_burst_int1(9 downto 0) => last_spk_in_burst_int1(11 downto 2),
      \priority_reg[0]\ => \genblk1[41].fifo_burst_n_8\,
      \priority_reg[0]_0\ => \genblk1[41].fifo_burst_n_9\,
      \priority_reg[1]_rep\ => \genblk1[41].fifo_burst_n_1\,
      \priority_reg[1]_rep_0\ => \genblk1[41].fifo_burst_n_3\,
      \priority_reg[1]_rep__0\ => \genblk1[41].fifo_burst_n_4\,
      \priority_reg[2]_rep__0\ => \genblk1[41].fifo_burst_n_2\,
      \priority_reg[5]\ => \genblk1[41].fifo_burst_n_5\,
      \priority_reg[5]_0\ => \genblk1[41].fifo_burst_n_6\,
      \priority_reg[5]_1\ => \genblk1[41].fifo_burst_n_7\,
      \priority_reg[5]_10\ => \genblk1[41].fifo_burst_n_24\,
      \priority_reg[5]_2\ => \genblk1[41].fifo_burst_n_10\,
      \priority_reg[5]_3\ => \genblk1[41].fifo_burst_n_11\,
      \priority_reg[5]_4\ => \genblk1[41].fifo_burst_n_12\,
      \priority_reg[5]_5\ => \genblk1[41].fifo_burst_n_13\,
      \priority_reg[5]_6\ => \genblk1[41].fifo_burst_n_14\,
      \priority_reg[5]_7\ => \genblk1[41].fifo_burst_n_17\,
      \priority_reg[5]_8\ => \genblk1[41].fifo_burst_n_19\,
      \priority_reg[5]_9\ => \genblk1[41].fifo_burst_n_22\,
      \priority_reg[7]\ => \genblk1[41].fifo_burst_n_15\,
      \priority_reg[7]_0\ => \genblk1[41].fifo_burst_n_16\,
      \priority_reg[7]_1\ => \genblk1[41].fifo_burst_n_18\,
      \priority_reg[7]_2\ => \genblk1[41].fifo_burst_n_20\,
      \priority_reg[7]_3\ => \genblk1[41].fifo_burst_n_21\,
      \priority_reg[7]_4\ => \genblk1[41].fifo_burst_n_23\,
      \priority_reg[7]_5\ => \genblk1[41].fifo_burst_n_25\,
      \priority_reg[7]_6\ => \genblk1[41].fifo_burst_n_26\,
      \priority_reg[7]_7\ => \genblk1[41].fifo_burst_n_27\,
      rst_priority => rst_priority
    );
\genblk1[42].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_35
     port map (
      \AEROUT_ADDR[0]_i_30\(5 downto 3) => data_out_fifo(130 downto 128),
      \AEROUT_ADDR[0]_i_30\(2 downto 0) => data_out_fifo(124 downto 122),
      \AEROUT_ADDR_reg[7]_i_109\ => \genblk1[56].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[7]_i_128\ => \genblk1[56].fifo_burst_n_12\,
      \AEROUT_ADDR_reg[7]_i_87\ => \genblk1[56].fifo_burst_n_4\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_3__41\ => \empty_i_3__43\,
      \empty_i_3__41_0\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__41_1\ => \genblk1[40].fifo_burst_n_3\,
      \empty_i_3__41_2\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__41_3\ => \empty_i_3__41\,
      empty_reg_0(0) => empty_burst_fifo(42),
      \fill_cnt[4]_i_3__36_0\ => \fill_cnt[4]_i_3__26\,
      \fill_cnt[4]_i_3__36_1\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__36_2\ => \genblk1[43].fifo_burst_n_7\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[2].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[41].fifo_burst_n_1\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[41].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[46].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].mem_reg[0][8]_13\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[41].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][5]_0\(2 downto 0) => data_out_fifo(383 downto 381),
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[42].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[42].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[42].fifo_burst_n_8\,
      last_spk_in_burst_int1(2 downto 0) => last_spk_in_burst_int1(9 downto 7),
      \priority_reg[2]_rep\ => \genblk1[42].fifo_burst_n_1\,
      \priority_reg[7]\ => \genblk1[42].fifo_burst_n_2\,
      \priority_reg[7]_0\ => \genblk1[42].fifo_burst_n_6\,
      \priority_reg[7]_1\ => \genblk1[42].fifo_burst_n_7\,
      rst_priority => rst_priority
    );
\genblk1[43].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_36
     port map (
      \AEROUT_ADDR[7]_i_42\ => \genblk1[29].fifo_burst_n_22\,
      \AEROUT_ADDR_reg[7]_i_197\(9 downto 1) => data_out_fifo(139 downto 131),
      \AEROUT_ADDR_reg[7]_i_197\(0) => data_out_fifo(7),
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_3__8\ => \genblk1[41].fifo_burst_n_6\,
      \empty_i_3__8_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_6__24\ => \fill_cnt[4]_i_4__9\,
      \empty_i_6__24_0\ => \empty_i_7__19_0\,
      \empty_i_6__24_1\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_6__24_2\ => \genblk1[50].fifo_burst_n_13\,
      \empty_i_6__43\ => \empty_i_6__43\,
      \empty_i_6__44\ => \empty_i_6__44\,
      \empty_i_6__44_0\ => \empty_i_6__44_0\,
      \empty_i_6__44_1\ => \^priority_reg[3]_2\,
      empty_reg_0(0) => empty_burst_fifo(43),
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[3].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[42].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].mem_reg[0][8]_13\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[37].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[41].fifo_burst_n_5\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[43].fifo_burst_n_14\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[43].fifo_burst_n_13\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[43].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[43].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[43].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[43].fifo_burst_n_18\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[43].fifo_burst_n_17\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[43].fifo_burst_n_16\,
      \genblk1[1].mem_reg[1][7]_1\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[43].fifo_burst_n_15\,
      \genblk1[3].mem[3][8]_i_3__25\ => \genblk1[39].fifo_burst_n_4\,
      \genblk1[3].mem[3][8]_i_3__25_0\ => \genblk1[3].mem[3][8]_i_5__14\,
      \genblk1[3].mem[3][8]_i_3__25_1\ => \genblk1[3].mem[3][8]_i_5__16\,
      \genblk1[3].mem[3][8]_i_4__1\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_4__1_0\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_4__1_1\ => \genblk1[3].mem[3][8]_i_4__1\,
      last_spk_in_burst_int1(2 downto 0) => last_spk_in_burst_int1(9 downto 7),
      \priority_reg[1]_rep\ => \genblk1[43].fifo_burst_n_1\,
      \priority_reg[2]_rep\ => \genblk1[43].fifo_burst_n_3\,
      \priority_reg[2]_rep_0\ => \genblk1[43].fifo_burst_n_4\,
      \priority_reg[2]_rep__0\ => \genblk1[43].fifo_burst_n_6\,
      \priority_reg[3]\ => \genblk1[43].fifo_burst_n_5\,
      \priority_reg[3]_0\ => \genblk1[43].fifo_burst_n_7\,
      \priority_reg[5]\ => \^priority_reg[5]_3\,
      \priority_reg[5]_0\ => \^priority_reg[5]_9\,
      \priority_reg[7]\ => \genblk1[43].fifo_burst_n_9\,
      rst_priority => rst_priority
    );
\genblk1[44].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_37
     port map (
      \AEROUT_ADDR_reg[7]_i_277\(5 downto 1) => data_out_fifo(148 downto 144),
      \AEROUT_ADDR_reg[7]_i_277\(0) => data_out_fifo(140),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_3__7\ => \empty_i_3__41\,
      \empty_i_3__7_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__7_1\ => \genblk1[40].fifo_burst_n_3\,
      \empty_i_3__7_2\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__7_3\ => \empty_i_3__7\,
      \empty_i_5__46\ => \empty_i_6__43\,
      empty_reg_0(0) => empty_burst_fifo(44),
      \fill_cnt[4]_i_3__43_0\ => \genblk1[43].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[4].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[43].fifo_burst_n_1\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_12\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[43].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[44].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][3]_0\(2 downto 0) => data_out_fifo(399 downto 397),
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[44].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[44].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[44].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[44].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[44].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_4__49\ => \genblk1[3].mem[3][8]_i_6__25_0\,
      \genblk1[3].mem[3][8]_i_4__49_0\ => \^priority_reg[3]_1\,
      \genblk1[3].mem[3][8]_i_4__49_1\ => \genblk1[3].mem[3][8]_i_4__49\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep\ => \genblk1[44].fifo_burst_n_1\,
      \priority_reg[2]_rep__0\ => \genblk1[44].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[44].fifo_burst_n_2\,
      rst_priority => rst_priority
    );
\genblk1[45].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_38
     port map (
      \AEROUT_ADDR_reg[7]_i_281\(7 downto 0) => data_out_fifo(156 downto 149),
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_3__6\ => \genblk1[43].fifo_burst_n_5\,
      \empty_i_3__6_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__6_1\ => \empty_i_3__6\,
      \empty_i_6__42\ => \empty_i_6__44\,
      \empty_i_6__42_0\ => \empty_i_6__44_0\,
      \empty_i_6__42_1\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_6__42_2\ => \^priority_reg[3]_2\,
      \empty_i_6__42_3\ => \^priority_reg[5]_9\,
      empty_reg_0(0) => empty_burst_fifo(45),
      \fill_cnt[4]_i_3__8_0\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt[4]_i_3__8_1\ => \genblk1[44].fifo_burst_n_3\,
      \fill_cnt[4]_i_3__8_2\ => \genblk1[36].fifo_burst_n_8\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[5].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[44].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[0].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_12\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[43].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[41].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[49].fifo_burst_n_0\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[45].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[45].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[45].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[45].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[45].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[45].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[45].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[45].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][8]_0\(0) => data_out_fifo(413),
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep\ => \genblk1[45].fifo_burst_n_1\,
      \priority_reg[1]_rep__0\ => \genblk1[45].fifo_burst_n_2\,
      \priority_reg[1]_rep__1\ => \genblk1[45].fifo_burst_n_3\,
      rst_priority => rst_priority
    );
\genblk1[46].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_39
     port map (
      \AEROUT_ADDR_reg[7]_i_267\(6 downto 0) => data_out_fifo(166 downto 160),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_3__5\ => \genblk1[40].fifo_burst_n_3\,
      \empty_i_3__5_0\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__5_1\ => \empty_i_3__7\,
      \empty_i_3__5_2\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__5_3\ => \write_ptr_reg[0]_7\,
      empty_reg_0(0) => empty_burst_fifo(46),
      \fill_cnt[4]_i_3__50_0\ => \genblk1[45].fifo_burst_n_3\,
      \fill_cnt[4]_i_3__50_1\ => \genblk1[47].fifo_burst_n_3\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[6].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[45].fifo_burst_n_1\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[45].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_11\,
      \genblk1[1].mem_reg[1][1]_0\(1 downto 0) => data_out_fifo(415 downto 414),
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[46].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[46].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[46].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[46].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[46].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[46].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[46].fifo_burst_n_7\,
      \genblk1[3].mem[3][8]_i_4__48\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[3].mem[3][8]_i_4__48_0\ => \genblk1[0].mem_reg[0][8]_3\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[2]_rep\ => \genblk1[46].fifo_burst_n_1\,
      \priority_reg[2]_rep__0\ => \genblk1[46].fifo_burst_n_2\,
      rst_priority => rst_priority
    );
\genblk1[47].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_40
     port map (
      \AEROUT_ADDR_reg[7]_i_283\(5 downto 0) => data_out_fifo(172 downto 167),
      CLK => CLK,
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_5__47_0\ => \genblk1[36].fifo_burst_n_6\,
      \empty_i_5__47_1\ => \^priority_reg[5]_9\,
      \empty_i_5__47_2\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_5__47_3\ => \empty_i_6__44_0\,
      \empty_i_5__47_4\ => \empty_i_6__44\,
      \empty_i_6__42\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_6__42_0\ => \empty_i_6__42\,
      empty_reg_0(0) => empty_burst_fifo(47),
      \fill_cnt[4]_i_3__15_0\ => \empty_i_3__6\,
      \fill_cnt[4]_i_3__15_1\ => \genblk1[50].fifo_burst_n_12\,
      \fill_cnt[4]_i_3__15_2\ => \genblk1[36].fifo_burst_n_8\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[7].fifo_burst_n_9\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[46].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[0].mem_reg[0][8]_11\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[41].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[49].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[49].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[47].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[47].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[47].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[47].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[47].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[47].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\(2 downto 0) => data_out_fifo(431 downto 429),
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep__1\ => \genblk1[47].fifo_burst_n_3\,
      \priority_reg[2]_rep\ => \genblk1[47].fifo_burst_n_2\,
      \priority_reg[3]\ => \priority_reg[3]_3\,
      rst_priority => rst_priority
    );
\genblk1[48].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_41
     port map (
      \AEROUT_ADDR_reg[7]_i_297\(8 downto 0) => data_out_fifo(184 downto 176),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 1) => \^q\(5 downto 2),
      Q(0) => \^q\(0),
      \empty_i_2__55\ => \genblk1[52].fifo_burst_n_12\,
      \empty_i_7__27_0\ => \genblk1[36].fifo_burst_n_8\,
      \empty_i_7__27_1\ => \^priority_reg[5]_9\,
      \empty_i_7__27_2\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_7__27_3\ => \empty_i_6__44_0\,
      \empty_i_7__27_4\ => \empty_i_6__44\,
      \empty_i_7__27_5\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_7__27_6\ => \empty_i_6__42\,
      \empty_i_7__27_7\ => \genblk1[36].fifo_burst_n_6\,
      empty_reg_i_12_0(2) => empty_burst_fifo(32),
      empty_reg_i_12_0(1) => empty_burst_fifo(16),
      empty_reg_i_12_0(0) => empty_burst_fifo(0),
      empty_reg_i_7_0 => \genblk1[56].fifo_burst_n_13\,
      \fill_cnt[4]_i_3__28_0\ => \empty_i_3__6\,
      \fill_cnt[4]_i_3__28_1\ => \genblk1[50].fifo_burst_n_12\,
      \fill_cnt[4]_i_3__28_2\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[0].fifo_burst_n_5\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \fill_cnt_reg[4]_1\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[47].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[49].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[44].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[48].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[48].fifo_burst_n_2\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[48].fifo_burst_n_1\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[48].fifo_burst_n_0\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[48].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[48].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[48].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[48].fifo_burst_n_5\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[48].fifo_burst_n_4\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[2]\ => \genblk1[48].fifo_burst_n_9\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_6\,
      \write_ptr_reg[0]_1\ => \write_ptr_reg[0]_7\
    );
\genblk1[49].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_42
     port map (
      \AEROUT_ADDR[0]_i_15\ => \genblk1[42].fifo_burst_n_10\,
      \AEROUT_ADDR[0]_i_15_0\ => \genblk1[28].fifo_burst_n_29\,
      \AEROUT_ADDR[0]_i_27_0\ => \genblk1[35].fifo_burst_n_14\,
      \AEROUT_ADDR[7]_i_72\(5 downto 4) => data_out_fifo(193 downto 192),
      \AEROUT_ADDR[7]_i_72\(3 downto 0) => data_out_fifo(188 downto 185),
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      SRAM_reg_0_i_110 => \genblk1[28].fifo_burst_n_7\,
      SRAM_reg_0_i_110_0 => \genblk1[32].fifo_burst_n_24\,
      SRAM_reg_0_i_134 => \genblk1[35].fifo_burst_n_13\,
      \empty_i_3__3_0\ => \empty_i_3__3\,
      \empty_i_3__3_1\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_3__3_2\ => \genblk1[50].fifo_burst_n_11\,
      \empty_i_3__3_3\ => \genblk1[50].fifo_burst_n_12\,
      \empty_i_5__53_0\ => \genblk1[36].fifo_burst_n_8\,
      \empty_i_5__53_1\ => \empty_i_6__42\,
      \empty_i_5__53_2\ => \^priority_reg[3]_1\,
      \empty_i_6__48\ => \empty_i_6__48\,
      \empty_i_6__48_0\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_8__53\ => \genblk1[25].fifo_burst_n_7\,
      empty_reg_i_17_0(2) => empty_burst_fifo(33),
      empty_reg_i_17_0(1) => empty_burst_fifo(17),
      empty_reg_i_17_0(0) => empty_burst_fifo(1),
      \fill_cnt[4]_i_3__27_0\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[1].fifo_burst_n_2\,
      \fill_cnt_reg[4]_0\ => \genblk1[50].fifo_burst_n_0\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_3\,
      \fill_cnt_reg[4]_2\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_3\ => \fill_cnt_reg[4]_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \^priority_reg[5]_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_9\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[0].mem_reg[0][8]_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_10\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[0].mem_reg[0][8]_29\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[49].fifo_burst_n_17\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[49].fifo_burst_n_16\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[49].fifo_burst_n_15\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[49].fifo_burst_n_14\,
      \genblk1[1].mem_reg[1][6]_0\(2 downto 0) => data_out_fifo(447 downto 445),
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[49].fifo_burst_n_19\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[49].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][8]_1\ => \genblk1[49].fifo_burst_n_18\,
      \genblk1[3].mem[3][8]_i_3\ => \genblk1[3].mem[3][8]_i_6__25\,
      \genblk1[3].mem[3][8]_i_3_0\ => \genblk1[3].mem[3][8]_i_3\,
      \genblk1[3].mem[3][8]_i_3_1\ => \genblk1[3].mem[3][8]_i_3_0\,
      \genblk1[3].mem[3][8]_i_3__25\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_3__25_0\ => \genblk1[3].mem[3][8]_i_3__28\,
      \genblk1[3].mem[3][8]_i_4__13\ => \genblk1[3].mem[3][8]_i_5__16\,
      \genblk1[3].mem[3][8]_i_5__24\ => \genblk1[3].mem[3][8]_i_4__12\,
      \genblk1[3].mem[3][8]_i_5__24_0\ => \genblk1[3].mem[3][8]_i_6__15\,
      last_spk_in_burst_int1(5 downto 0) => last_spk_in_burst_int1(9 downto 4),
      \priority_reg[1]_rep\ => \genblk1[49].fifo_burst_n_2\,
      \priority_reg[1]_rep__0\ => \genblk1[49].fifo_burst_n_3\,
      \priority_reg[2]_rep__0\ => \genblk1[49].fifo_burst_n_6\,
      \priority_reg[3]\ => \genblk1[49].fifo_burst_n_7\,
      \priority_reg[3]_0\ => \genblk1[49].fifo_burst_n_20\,
      \priority_reg[4]\ => \genblk1[49].fifo_burst_n_4\,
      \priority_reg[4]_0\ => \genblk1[49].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[49].fifo_burst_n_0\,
      \priority_reg[5]_0\ => \^priority_reg[5]_4\,
      \priority_reg[5]_1\ => \genblk1[49].fifo_burst_n_9\,
      \priority_reg[7]\ => \genblk1[49].fifo_burst_n_8\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_7\,
      \write_ptr_reg[0]_1\ => \write_ptr_reg[0]_6\
    );
\genblk1[4].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_43
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(44 downto 36),
      empty_burst_fifo(0) => empty_burst_fifo(4),
      \empty_i_5__31_0\ => \fill_cnt[4]_i_3__21\,
      \empty_i_5__31_1\ => \empty_i_6__14\,
      \empty_i_5__31_2\ => \empty_i_5__31_0\,
      \empty_i_5__31_3\ => \empty_i_5__31\,
      \fill_cnt[4]_i_3__48_0\ => \fill_cnt[4]_i_3__48\,
      \fill_cnt[4]_i_3__48_1\ => \genblk1[5].fifo_burst_n_6\,
      \fill_cnt_reg[4]_0\ => \fill_cnt_reg[4]_0\,
      \fill_cnt_reg[4]_1\ => \genblk1[3].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[7].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_11\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[3].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[5].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[10].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[5].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__13\ => \genblk1[13].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_3__13_0\ => \^priority_reg[2]_rep__0_2\,
      \genblk1[3].mem[3][8]_i_3__13_1\ => \^priority_reg[3]_1\,
      \genblk1[3].mem[3][8]_i_3__15\ => \genblk1[0].fifo_burst_n_4\,
      \genblk1[3].mem[3][8]_i_3__15_0\ => \genblk1[3].mem[3][8]_i_3__11\,
      \genblk1[3].mem[3][8]_i_5__9\ => \genblk1[0].mem_reg[0][8]_28\,
      \genblk1[3].mem[3][8]_i_5__9_0\ => \^priority_reg[2]_rep__0_1\,
      \genblk1[3].mem[3][8]_i_5__9_1\ => \genblk1[3].mem[3][8]_i_5__4\,
      \genblk1[3].mem[3][8]_i_6__5_0\ => \genblk1[3].mem[3][8]_i_3__15\,
      \genblk1[3].mem[3][8]_i_6__5_1\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_6__5_2\ => \genblk1[3].mem[3][8]_i_5__9\,
      \priority_reg[0]\ => \genblk1[4].fifo_burst_n_1\,
      \priority_reg[1]_rep\ => \genblk1[4].fifo_burst_n_2\,
      \priority_reg[3]\ => \genblk1[4].fifo_burst_n_4\,
      \priority_reg[4]\ => \genblk1[4].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[4].fifo_burst_n_3\,
      \read_ptr_reg[0]_0\ => \^priority_reg[4]_2\,
      \read_ptr_reg[0]_1\ => \read_ptr_reg[4]\,
      \read_ptr_reg[0]_2\ => \^priority_reg[1]_rep_0\,
      \read_ptr_reg[0]_3\ => \^priority_reg[2]_rep_1\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \genblk1[2].fifo_burst_n_4\,
      \write_ptr_reg[0]_1\ => \genblk1[2].fifo_burst_n_1\
    );
\genblk1[50].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_44
     port map (
      \AEROUT_ADDR[0]_i_29\ => \genblk1[36].fifo_burst_n_18\,
      \AEROUT_ADDR[1]_i_23\ => \genblk1[36].fifo_burst_n_17\,
      \AEROUT_ADDR[7]_i_35\ => \genblk1[35].fifo_burst_n_11\,
      \AEROUT_ADDR[7]_i_44\ => \genblk1[35].fifo_burst_n_12\,
      \AEROUT_ADDR[7]_i_49\ => \genblk1[36].fifo_burst_n_16\,
      \AEROUT_ADDR_reg[1]\ => fifo_spike_0_n_45,
      \AEROUT_ADDR_reg[1]_0\ => \genblk1[41].fifo_burst_n_9\,
      \AEROUT_ADDR_reg[2]\ => fifo_spike_0_n_46,
      \AEROUT_ADDR_reg[2]_0\ => \genblk1[40].fifo_burst_n_4\,
      \AEROUT_ADDR_reg[3]\ => fifo_spike_0_n_47,
      \AEROUT_ADDR_reg[3]_0\ => \genblk1[28].fifo_burst_n_24\,
      \AEROUT_ADDR_reg[4]\ => fifo_spike_0_n_48,
      \AEROUT_ADDR_reg[4]_0\ => \genblk1[28].fifo_burst_n_26\,
      \AEROUT_ADDR_reg[7]_i_245\(8 downto 0) => data_out_fifo(202 downto 194),
      CLK => CLK,
      CTRL_AEROUT_POP_NEUR => CTRL_AEROUT_POP_NEUR,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      E(0) => \genblk1[50].fifo_burst_n_2\,
      Q(5 downto 0) => \^q\(5 downto 0),
      SCHED_DATA_OUT(1) => \^sched_data_out\(5),
      SCHED_DATA_OUT(0) => \^sched_data_out\(0),
      SRAM_reg_0_i_91 => \genblk1[43].fifo_burst_n_10\,
      SRAM_reg_0_i_91_0 => \genblk1[29].fifo_burst_n_13\,
      SRAM_reg_0_i_92 => \genblk1[43].fifo_burst_n_11\,
      SRAM_reg_0_i_92_0 => \genblk1[29].fifo_burst_n_14\,
      SRAM_reg_1_i_215 => \genblk1[29].fifo_burst_n_4\,
      SRAM_reg_1_i_215_0 => \genblk1[28].fifo_burst_n_18\,
      SRAM_reg_1_i_215_1(3 downto 0) => SRAM_reg_1_i_282(4 downto 1),
      SRAM_reg_1_i_215_2 => SRAM_reg_1_i_215,
      SRAM_reg_1_i_282_0 => \genblk1[28].fifo_burst_n_27\,
      SRAM_reg_1_i_282_1 => \genblk1[21].fifo_burst_n_1\,
      SRAM_reg_1_i_282_2 => \genblk1[29].fifo_burst_n_12\,
      SRAM_reg_1_i_397 => \genblk1[36].fifo_burst_n_15\,
      \empty_i_2__55_0\ => \genblk1[54].fifo_burst_n_12\,
      \empty_i_3__2_0\ => \empty_i_3__3\,
      \empty_i_5__52\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_5__52_0\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_6__30\ => \empty_i_6__25\,
      \empty_i_6__31\ => \empty_i_7__19_0\,
      \empty_i_6__31_0\ => \empty_i_6__31\,
      \empty_i_9__28\ => \empty_i_8__31\,
      \empty_i_9__28_0\ => \fill_cnt[4]_i_5__5\,
      \empty_i_9__28_1\ => \fill_cnt[4]_i_5__10\,
      empty_main => empty_main,
      empty_reg_i_10_0(2) => empty_burst_fifo(34),
      empty_reg_i_10_0(1) => empty_burst_fifo(18),
      empty_reg_i_10_0(0) => empty_burst_fifo(2),
      empty_reg_i_6_0 => \genblk1[26].fifo_burst_n_11\,
      \fill_cnt[4]_i_3__35_0\ => \genblk1[49].fifo_burst_n_7\,
      \fill_cnt[4]_i_3__35_1\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[2].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \fill_cnt_reg[4]\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_8\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[49].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[49].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[50].fifo_burst_n_22\,
      \genblk1[1].mem_reg[1][0]_1\ => \genblk1[50].fifo_burst_n_26\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[50].fifo_burst_n_21\,
      \genblk1[1].mem_reg[1][1]_1\ => \genblk1[50].fifo_burst_n_25\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[50].fifo_burst_n_20\,
      \genblk1[1].mem_reg[1][2]_1\ => \genblk1[50].fifo_burst_n_24\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[50].fifo_burst_n_19\,
      \genblk1[1].mem_reg[1][3]_1\ => \genblk1[50].fifo_burst_n_23\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[50].fifo_burst_n_16\,
      \genblk1[1].mem_reg[1][4]_1\ => \genblk1[50].fifo_burst_n_18\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[50].fifo_burst_n_17\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[50].fifo_burst_n_29\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[50].fifo_burst_n_28\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[50].fifo_burst_n_27\,
      last_spk_in_burst_int1(5 downto 0) => last_spk_in_burst_int1(11 downto 6),
      \neur_cnt_reg[2]\ => \neur_cnt_reg[2]\,
      \neur_cnt_reg[5]\ => \neur_cnt_reg[5]\,
      \neuron_state_monitor_samp[3]_i_3_0\(5 downto 0) => \neuron_state_monitor_samp[3]_i_3\(5 downto 0),
      \neuron_state_monitor_samp_reg[3]\ => \genblk1[28].fifo_burst_n_8\,
      p_26_in => p_26_in,
      \priority_reg[1]\ => \genblk1[50].fifo_burst_n_3\,
      \priority_reg[1]_0\(3 downto 0) => \^sched_data_out\(4 downto 1),
      \priority_reg[1]_rep\ => \genblk1[50].fifo_burst_n_0\,
      \priority_reg[2]_rep__1\ => \genblk1[50].fifo_burst_n_12\,
      \priority_reg[4]\ => \genblk1[50].fifo_burst_n_1\,
      \priority_reg[4]_0\ => \genblk1[50].fifo_burst_n_11\,
      \priority_reg[4]_1\ => \genblk1[50].fifo_burst_n_13\,
      \priority_reg[7]\ => \genblk1[50].fifo_burst_n_14\,
      \priority_reg[7]_0\ => \genblk1[50].fifo_burst_n_15\,
      \read_ptr_reg[4]\ => \read_ptr_reg[4]\,
      \read_ptr_reg[4]_0\ => \genblk1[48].fifo_burst_n_9\,
      \read_ptr_reg[4]_1\ => \genblk1[55].fifo_burst_n_14\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_6\,
      \write_ptr_reg[0]_1\ => \^priority_reg[1]_rep_0\,
      \write_ptr_reg[0]_2\ => \write_ptr_reg[0]_8\
    );
\genblk1[51].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_45
     port map (
      \AEROUT_ADDR_reg[7]_i_85\(5 downto 2) => data_out_fifo(211 downto 208),
      \AEROUT_ADDR_reg[7]_i_85\(1 downto 0) => data_out_fifo(204 downto 203),
      CLK => CLK,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(1),
      \empty_i_3__1_0\ => \empty_i_3__1\,
      \empty_i_3__1_1\ => \empty_i_3__3\,
      \empty_i_3__1_2\ => \genblk1[50].fifo_burst_n_11\,
      \empty_i_5__52_0\ => \^priority_reg[1]_rep__1_0\,
      \empty_i_5__52_1\ => \^priority_reg[2]_rep__1_0\,
      \empty_i_6__47\ => \empty_i_6__48\,
      \empty_i_8__53\ => \genblk1[27].fifo_burst_n_6\,
      empty_reg_i_15_0(2) => empty_burst_fifo(35),
      empty_reg_i_15_0(1) => empty_burst_fifo(19),
      empty_reg_i_15_0(0) => empty_burst_fifo(3),
      \fill_cnt[4]_i_3__0_0\ => \genblk1[36].fifo_burst_n_8\,
      \fill_cnt[4]_i_3__0_1\ => \genblk1[50].fifo_burst_n_1\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[3].fifo_burst_n_3\,
      \fill_cnt_reg[4]_0\ => \genblk1[52].fifo_burst_n_0\,
      \fill_cnt_reg[4]_1\ => \fill_cnt_reg[4]\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[53].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[0].mem_reg[0][8]_8\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[49].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[0].mem_reg[0][8]_29\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[51].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[51].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][4]_0\(2 downto 0) => data_out_fifo(463 downto 461),
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[51].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[51].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[51].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][7]_1\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[51].fifo_burst_n_9\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep__0\ => \genblk1[51].fifo_burst_n_0\,
      \priority_reg[1]_rep__0_0\ => \genblk1[51].fifo_burst_n_3\,
      \priority_reg[2]_rep\ => \genblk1[51].fifo_burst_n_2\,
      \priority_reg[3]\ => \genblk1[51].fifo_burst_n_13\,
      \priority_reg[4]\ => \priority_reg[4]_1\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_6\,
      \write_ptr_reg[0]_1\ => \write_ptr_reg[0]_8\
    );
\genblk1[52].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_46
     port map (
      \AEROUT_ADDR_reg[7]_i_282\(8 downto 0) => data_out_fifo(220 downto 212),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(2 downto 0) => \^q\(5 downto 3),
      \empty_i_3__13_0\ => \empty_i_3__1\,
      \empty_i_3__13_1\ => \empty_i_3__3\,
      \empty_i_3__13_2\ => \^priority_reg[2]_rep_1\,
      \empty_i_7__24\ => \empty_i_7__19_0\,
      \empty_i_7__24_0\ => \empty_i_6__31\,
      \empty_i_7__24_1\ => \empty_i_7__24\,
      empty_reg_i_13_0(2) => empty_burst_fifo(36),
      empty_reg_i_13_0(1) => empty_burst_fifo(20),
      empty_reg_i_13_0(0) => empty_burst_fifo(4),
      empty_reg_i_7 => \genblk1[28].fifo_burst_n_35\,
      \fill_cnt[4]_i_3__0\ => \genblk1[50].fifo_burst_n_11\,
      \fill_cnt[4]_i_3__42_0\ => \genblk1[51].fifo_burst_n_3\,
      \fill_cnt[4]_i_3__42_1\ => \genblk1[0].fifo_burst_n_1\,
      \fill_cnt[4]_i_3__42_2\ => \^priority_reg[2]_rep__0_2\,
      \fill_cnt[4]_i_3__42_3\ => \^priority_reg[5]_9\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[4].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \write_ptr_reg[0]_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_5\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[51].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[51].fifo_burst_n_0\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[52].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[52].fifo_burst_n_5\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[52].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[52].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[52].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[52].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[52].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[52].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[52].fifo_burst_n_7\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep\ => \genblk1[52].fifo_burst_n_0\,
      \priority_reg[3]\ => \genblk1[52].fifo_burst_n_12\,
      \priority_reg[5]\ => \genblk1[52].fifo_burst_n_1\,
      \priority_reg[5]_0\ => \genblk1[52].fifo_burst_n_2\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_8\,
      \write_ptr_reg[0]_1\ => \^priority_reg[1]_rep_0\,
      \write_ptr_reg[0]_2\ => \write_ptr_reg[0]_9\
    );
\genblk1[53].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_47
     port map (
      \AEROUT_ADDR_reg[7]_i_145\(5 downto 0) => data_out_fifo(229 downto 224),
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_3__11\ => \genblk1[52].fifo_burst_n_1\,
      \empty_i_3__11_0\ => \genblk1[52].fifo_burst_n_2\,
      \empty_i_3__11_1\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__11_2\ => \empty_i_3__3\,
      \empty_i_3__12_0\ => \genblk1[54].fifo_burst_n_1\,
      \empty_i_3__12_1\ => \genblk1[0].fifo_burst_n_1\,
      \empty_i_3__12_2\ => \^priority_reg[2]_rep__0_2\,
      \empty_i_3__12_3\ => \^priority_reg[5]_9\,
      \empty_i_6__28\ => \empty_i_6__28\,
      \empty_i_6__28_0\ => \empty_i_9__23\,
      \empty_i_8__53\ => \genblk1[29].fifo_burst_n_23\,
      empty_reg_i_16_0(2) => empty_burst_fifo(37),
      empty_reg_i_16_0(1) => empty_burst_fifo(21),
      empty_reg_i_16_0(0) => empty_burst_fifo(5),
      \fill_cnt[4]_i_3__7_0\ => \genblk1[55].fifo_burst_n_1\,
      \fill_cnt[4]_i_4__31_0\ => \^priority_reg[2]_rep__0_0\,
      \fill_cnt[4]_i_4__31_1\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[5].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_5\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[54].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[56].fifo_burst_n_2\,
      \genblk1[1].mem_reg[1][2]_0\(2 downto 0) => data_out_fifo(479 downto 477),
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[53].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[53].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[53].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[53].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[53].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[53].fifo_burst_n_7\,
      \genblk1[3].mem[3][8]_i_3__26\ => \genblk1[49].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__26_0\ => \^priority_reg[2]_rep_1\,
      \genblk1[3].mem[3][8]_i_3__26_1\ => \genblk1[3].mem[3][8]_i_5__16\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep\ => \genblk1[53].fifo_burst_n_0\,
      \priority_reg[2]_rep\ => \genblk1[53].fifo_burst_n_1\,
      \priority_reg[3]\ => \genblk1[53].fifo_burst_n_2\,
      \priority_reg[3]_0\ => \genblk1[53].fifo_burst_n_12\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_1\
    );
\genblk1[54].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_48
     port map (
      \AEROUT_ADDR_reg[7]_i_284\(6 downto 0) => data_out_fifo(236 downto 230),
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      \empty_i_3__11_0\ => \^priority_reg[2]_rep__0_1\,
      \empty_i_6__45\ => \empty_i_6__48\,
      empty_reg_i_11_0(2) => empty_burst_fifo(38),
      empty_reg_i_11_0(1) => empty_burst_fifo(22),
      empty_reg_i_11_0(0) => empty_burst_fifo(6),
      empty_reg_i_6 => \genblk1[30].fifo_burst_n_23\,
      \fill_cnt[4]_i_3__49_0\ => \genblk1[55].fifo_burst_n_1\,
      \fill_cnt[4]_i_3__49_1\ => \genblk1[0].fifo_burst_n_1\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[6].fifo_burst_n_1\,
      \fill_cnt_reg[4]_0\ => \genblk1[53].fifo_burst_n_0\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[55].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[55].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[56].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[53].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[54].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[54].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[54].fifo_burst_n_6\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[54].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[54].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[54].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[54].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][8]_0\(1 downto 0) => data_out_fifo(494 downto 493),
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]_rep__0\ => \genblk1[54].fifo_burst_n_0\,
      \priority_reg[1]_rep__0_0\ => \genblk1[54].fifo_burst_n_1\,
      \priority_reg[3]\ => \genblk1[54].fifo_burst_n_2\,
      \priority_reg[3]_0\ => \genblk1[54].fifo_burst_n_12\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_3\
    );
\genblk1[55].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_49
     port map (
      \AEROUT_ADDR_reg[7]_i_91\(7 downto 0) => data_out_fifo(247 downto 240),
      CLK => CLK,
      Q(7) => \priority_reg_n_0_[7]\,
      Q(6) => \priority_reg_n_0_[6]\,
      Q(5 downto 0) => \^q\(5 downto 0),
      \empty_i_2__55\ => \genblk1[51].fifo_burst_n_13\,
      \empty_i_2__55_0\ => \genblk1[53].fifo_burst_n_12\,
      \empty_i_2__55_1\ => \genblk1[49].fifo_burst_n_20\,
      \empty_i_3__9\ => \empty_i_3__3\,
      \empty_i_3__9_0\ => \genblk1[53].fifo_burst_n_2\,
      \empty_i_3__9_1\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__9_2\ => \genblk1[52].fifo_burst_n_2\,
      \empty_i_3__9_3\ => \empty_i_3__9\,
      \empty_i_8__53_0\ => \genblk1[31].fifo_burst_n_18\,
      empty_reg_i_14_0(2) => empty_burst_fifo(39),
      empty_reg_i_14_0(1) => empty_burst_fifo(23),
      empty_reg_i_14_0(0) => empty_burst_fifo(7),
      \fill_cnt[4]_i_3__14_0\ => \empty_i_6__48\,
      \fill_cnt[4]_i_3__14_1\ => \^priority_reg[2]_rep__0_1\,
      \fill_cnt[4]_i_4__31\ => \^priority_reg[1]_rep__1_0\,
      \fill_cnt[4]_i_4__31_0\ => \^priority_reg[2]_rep__0_0\,
      \fill_cnt_reg[1]_0\ => \genblk1[32].fifo_burst_n_1\,
      \fill_cnt_reg[1]_1\ => \genblk1[7].fifo_burst_n_9\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[5]_4\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_6\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[0].mem_reg[0][8]_27\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[56].fifo_burst_n_0\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[56].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[56].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[0].mem_reg[0][8]_0\,
      \genblk1[1].mem_reg[1][0]_0\(0) => data_out_fifo(495),
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[55].fifo_burst_n_8\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[55].fifo_burst_n_7\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[55].fifo_burst_n_5\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[55].fifo_burst_n_13\,
      \genblk1[1].mem_reg[1][5]_0\ => \genblk1[55].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][6]_0\ => \genblk1[55].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][7]_0\ => \genblk1[55].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][7]_1\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[1].mem_reg[1][8]_0\ => \genblk1[55].fifo_burst_n_9\,
      \genblk1[3].mem[3][8]_i_4__10\ => \genblk1[3].mem[3][8]_i_4__10\,
      \genblk1[3].mem[3][8]_i_4__10_0\ => \genblk1[3].mem[3][8]_i_3__15\,
      last_spk_in_burst_int1(1 downto 0) => last_spk_in_burst_int1(9 downto 8),
      \priority_reg[1]\ => \genblk1[55].fifo_burst_n_14\,
      \priority_reg[1]_rep\ => \genblk1[55].fifo_burst_n_0\,
      \priority_reg[2]_rep\ => \genblk1[55].fifo_burst_n_2\,
      \priority_reg[2]_rep_0\ => \genblk1[55].fifo_burst_n_3\,
      \priority_reg[5]\ => \genblk1[55].fifo_burst_n_1\,
      \priority_reg[5]_0\ => \genblk1[55].fifo_burst_n_4\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]_3\
    );
\genblk1[56].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_50
     port map (
      \AEROUT_ADDR[7]_i_135_0\(5) => data_out_fifo(256),
      \AEROUT_ADDR[7]_i_135_0\(4 downto 0) => data_out_fifo(252 downto 248),
      \AEROUT_ADDR[7]_i_52\ => \genblk1[42].fifo_burst_n_10\,
      \AEROUT_ADDR[7]_i_52_0\ => \genblk1[49].fifo_burst_n_19\,
      \AEROUT_ADDR[7]_i_52_1\ => \genblk1[35].fifo_burst_n_14\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(6) => \priority_reg_n_0_[7]\,
      Q(5) => \priority_reg_n_0_[6]\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      \empty_i_5__50_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_5__50_1\ => \empty_i_6__48\,
      empty_reg_0 => \genblk1[56].fifo_burst_n_13\,
      empty_reg_i_12(2) => empty_burst_fifo(40),
      empty_reg_i_12(1) => empty_burst_fifo(24),
      empty_reg_i_12(0) => empty_burst_fifo(8),
      \fill_cnt_reg[1]_0\ => \genblk1[54].fifo_burst_n_2\,
      \fill_cnt_reg[1]_1\ => \^priority_reg[2]_rep__0_1\,
      \fill_cnt_reg[1]_2\ => \read_ptr_reg[4]\,
      \fill_cnt_reg[4]_0\ => \genblk1[55].fifo_burst_n_0\,
      \fill_cnt_reg[4]_1\ => \genblk1[36].fifo_burst_n_2\,
      \fill_cnt_reg[4]_2\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[32].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_6\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_7\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_24\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[0].mem_reg[0][8]_25\,
      \genblk1[0].mem_reg[0][8]_5\ => \^priority_reg[2]_rep_1\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[55].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].mem_reg[0][8]_27\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[0].mem_reg[0][8]_0\,
      \genblk1[1].mem_reg[1][0]_0\ => \genblk1[56].fifo_burst_n_11\,
      \genblk1[1].mem_reg[1][1]_0\ => \genblk1[56].fifo_burst_n_10\,
      \genblk1[1].mem_reg[1][2]_0\ => \genblk1[56].fifo_burst_n_9\,
      \genblk1[1].mem_reg[1][3]_0\ => \genblk1[56].fifo_burst_n_4\,
      \genblk1[1].mem_reg[1][4]_0\ => \genblk1[56].fifo_burst_n_12\,
      \genblk1[1].mem_reg[1][8]_0\(3 downto 0) => data_out_fifo(512 downto 509),
      \genblk1[3].mem[3][8]_i_3__30\ => \genblk1[3].mem[3][8]_i_3__30\,
      \genblk1[3].mem[3][8]_i_3__30_0\ => \genblk1[3].mem[3][8]_i_3__30_0\,
      \genblk1[3].mem[3][8]_i_3__31\ => \genblk1[3].mem[3][8]_i_5__16\,
      \genblk1[3].mem[3][8]_i_3__31_0\ => \genblk1[3].mem[3][8]_i_5__14\,
      \genblk1[3].mem[3][8]_i_3__31_1\ => \genblk1[3].mem[3][8]_i_6__15\,
      \genblk1[3].mem[3][8]_i_5__0_0\ => \genblk1[3].mem[3][8]_i_5__0\,
      \genblk1[3].mem[3][8]_i_5__0_1\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[3].mem[3][8]_i_5__0_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[3].mem[3][8]_i_5__33_0\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_5__33_1\ => \genblk1[3].mem[3][8]_i_8__12\,
      last_spk_in_burst_int1(3 downto 0) => last_spk_in_burst_int1(9 downto 6),
      \priority_reg[3]\ => \genblk1[56].fifo_burst_n_0\,
      \priority_reg[3]_0\ => \genblk1[56].fifo_burst_n_2\,
      \priority_reg[5]\ => \genblk1[56].fifo_burst_n_1\,
      \priority_reg[7]\ => \genblk1[56].fifo_burst_n_3\,
      rst_priority => rst_priority,
      \write_ptr_reg[0]_0\ => \write_ptr_reg[0]\
    );
\genblk1[5].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_51
     port map (
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(53 downto 45),
      \empty_i_15__1_0\ => \fill_cnt_reg[0]\,
      \empty_i_15__1_1\ => \empty_i_8__30_0\,
      \empty_i_3__22\ => \empty_i_3__22\,
      \empty_i_3__22_0\ => \fill_cnt[4]_i_3__41\,
      \empty_i_3__22_1\ => \genblk1[7].fifo_burst_n_10\,
      \empty_i_3__23_0\ => \genblk1[36].fifo_burst_n_3\,
      \empty_i_3__23_1\ => \empty_i_3__23\,
      \empty_i_3__23_2\ => \empty_i_6__14\,
      \empty_i_3__23_3\ => \empty_i_5__31\,
      \empty_i_3__23_4\ => \empty_i_5__31_0\,
      \empty_i_8__24\ => \genblk1[1].fifo_burst_n_4\,
      \empty_i_8__24_0\ => \empty_i_8__24\,
      \empty_i_8__24_1\ => \empty_i_8__26_0\,
      empty_reg_0(0) => empty_burst_fifo(5),
      \fill_cnt[4]_i_3__13_0\ => \fill_cnt[4]_i_3__48\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[6].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[7].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[3].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_3__19\ => \^priority_reg[2]_rep_1\,
      \genblk1[3].mem[3][8]_i_3__19_0\ => \^priority_reg[1]_rep_0\,
      \genblk1[3].mem[3][8]_i_3__19_1\ => \genblk1[10].fifo_burst_n_1\,
      \genblk1[3].mem[3][8]_i_3__19_2\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_3__19_3\ => \genblk1[3].mem[3][8]_i_3__28\,
      \genblk1[3].mem[3][8]_i_4__20\ => \^priority_reg[3]_1\,
      \genblk1[3].mem[3][8]_i_4__20_0\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_4__20_1\ => \^priority_reg[2]_rep__0_2\,
      \genblk1[3].mem[3][8]_i_4__20_2\ => \genblk1[7].fifo_burst_n_7\,
      \genblk1[3].mem[3][8]_i_5__35\ => \genblk1[3].mem[3][8]_i_10\,
      \genblk1[3].mem[3][8]_i_6__14_0\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_6__14_1\ => \^priority_reg[2]_rep__0_0\,
      \priority_reg[0]\ => \genblk1[5].fifo_burst_n_3\,
      \priority_reg[1]_rep\ => \genblk1[5].fifo_burst_n_1\,
      \priority_reg[1]_rep_0\ => \genblk1[5].fifo_burst_n_4\,
      \priority_reg[2]_rep\ => \priority_reg[2]_rep_0\,
      \priority_reg[2]_rep__1\ => \genblk1[5].fifo_burst_n_7\,
      \priority_reg[3]\ => \genblk1[5].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[5].fifo_burst_n_6\,
      \read_ptr_reg[0]_0\ => \^priority_reg[4]_2\,
      \read_ptr_reg[0]_1\ => \read_ptr_reg[4]\,
      \read_ptr_reg[0]_2\ => \priority_reg[1]_rep__2_n_0\,
      \read_ptr_reg[0]_3\ => \^priority_reg[2]_rep__1_0\,
      rst_priority => rst_priority
    );
\genblk1[6].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_52
     port map (
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(2) => \priority_reg_n_0_[7]\,
      Q(1) => \priority_reg_n_0_[6]\,
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(62 downto 54),
      \empty_i_5__27_0\ => \genblk1[36].fifo_burst_n_2\,
      \empty_i_5__27_1\ => \empty_i_3__23\,
      \empty_i_5__27_2\ => \empty_i_6__14\,
      empty_reg_0(0) => empty_burst_fifo(6),
      \fill_cnt[4]_i_3__55_0\ => \fill_cnt[4]_i_3__55\,
      \fill_cnt[4]_i_3__55_1\ => \fill_cnt[4]_i_3__48\,
      \fill_cnt[4]_i_3__55_2\ => \priority_reg[1]_rep__2_n_0\,
      \fill_cnt[4]_i_3__55_3\ => \fill_cnt[4]_i_3__55_0\,
      \fill_cnt_reg[4]_0\ => \genblk1[5].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[7].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[4].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[8].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[4].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[5].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[7].fifo_burst_n_11\,
      \priority_reg[0]\ => \genblk1[6].fifo_burst_n_1\,
      \priority_reg[2]_rep\ => \genblk1[6].fifo_burst_n_2\,
      \read_ptr_reg[0]_0\ => \read_ptr_reg[4]\,
      \read_ptr_reg[0]_1\ => \^priority_reg[1]_rep_0\,
      \read_ptr_reg[0]_2\ => \^priority_reg[2]_rep_1\,
      \read_ptr_reg[0]_3\ => \^priority_reg[4]_2\,
      rst_priority => rst_priority
    );
\genblk1[7].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_53
     port map (
      CLK => CLK,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      SPI_OPEN_LOOP_sync_reg => SPI_OPEN_LOOP_sync_reg_0,
      data_out_fifo(8 downto 0) => data_out_fifo(71 downto 63),
      empty_i_17 => \^spi_open_loop_sync\,
      empty_i_17_0(0) => \empty_i_8__30\(0),
      empty_i_17_1 => \empty_i_12__8\,
      \empty_i_3__24\ => \^priority_reg[2]_rep__0_0\,
      \empty_i_3__24_0\ => \genblk1[13].fifo_burst_n_9\,
      \empty_i_3__24_1\ => \empty_i_3__22\,
      \empty_i_5__11\ => \^priority_reg[5]_0\,
      \empty_i_5__11_0\ => \empty_i_5__11\,
      \empty_i_5__11_1\ => \^priority_reg[4]_0\,
      \empty_i_5__11_2\ => \empty_i_5__10_2\,
      \empty_i_5__30\ => \empty_i_5__30_0\,
      \empty_i_5__30_0\ => \fill_cnt_reg[0]\,
      \empty_i_5__30_1\ => \empty_i_7__30\,
      empty_reg_0(0) => empty_burst_fifo(7),
      \fill_cnt[4]_i_3__20_0\ => \fill_cnt[4]_i_3__20\,
      \fill_cnt[4]_i_3__20_1\ => \fill_cnt[4]_i_3__55\,
      \fill_cnt[4]_i_3__20_2\ => \fill_cnt[4]_i_3__48\,
      \fill_cnt[4]_i_3__20_3\ => \fill_cnt[4]_i_3__55_0\,
      \fill_cnt[4]_i_4__1\ => \^priority_reg[1]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_1\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[8].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[8].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[10].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[1].mem_reg[1][7]_0\(7 downto 0) => \genblk1[1].mem_reg[1][7]\(7 downto 0),
      \genblk1[3].mem[3][8]_i_3__19\ => \genblk1[5].fifo_burst_n_7\,
      \genblk1[3].mem[3][8]_i_3__19_0\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[3].mem[3][8]_i_5__7\ => \genblk1[3].mem[3][8]_i_3__15\,
      \genblk1[3].mem[3][8]_i_6__12\ => \genblk1[3].mem[3][8]_i_5__14\,
      \genblk1[3].mem[3][8]_i_6__12_0\ => \^priority_reg[2]_rep__0_2\,
      \genblk1[3].mem[3][8]_i_6__12_1\ => \genblk1[17].fifo_burst_n_3\,
      \genblk1[3].mem[3][8]_i_6__14\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_6__14_0\ => \genblk1[3].mem[3][8]_i_8__16\,
      \genblk1[3].mem[3][8]_i_6__14_1\ => \genblk1[3].mem[3][8]_i_8__16_0\,
      \genblk1[3].mem[3][8]_i_6__14_2\ => \^priority_reg[5]_5\,
      \genblk1[3].mem[3][8]_i_6__14_3\ => \genblk1[3].mem[3][8]_i_6__24\,
      \genblk1[3].mem[3][8]_i_6__24\ => \genblk1[3].mem[3][8]_i_3__28_0\,
      \genblk1[3].mem[3][8]_i_6__24_0\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_8__6_0\ => \genblk1[3].mem[3][8]_i_6__15\,
      \priority_reg[0]\ => \genblk1[7].fifo_burst_n_9\,
      \priority_reg[1]_rep\ => \genblk1[7].fifo_burst_n_11\,
      \priority_reg[2]_rep__0\ => \genblk1[7].fifo_burst_n_1\,
      \priority_reg[2]_rep__1\ => \genblk1[7].fifo_burst_n_6\,
      \priority_reg[3]\ => \genblk1[7].fifo_burst_n_2\,
      \priority_reg[3]_0\ => \genblk1[7].fifo_burst_n_4\,
      \priority_reg[3]_1\ => \^priority_reg[3]_1\,
      \priority_reg[3]_2\ => \genblk1[7].fifo_burst_n_7\,
      \priority_reg[4]\ => \genblk1[7].fifo_burst_n_8\,
      \priority_reg[4]_0\ => \genblk1[7].fifo_burst_n_10\,
      \priority_reg[5]\ => \genblk1[7].fifo_burst_n_12\,
      \read_ptr_reg[0]_0\ => \^priority_reg[2]_rep__1_0\,
      \read_ptr_reg[0]_1\ => \^priority_reg[4]_2\,
      \read_ptr_reg[0]_2\ => \read_ptr_reg[4]\,
      rst_priority => rst_priority
    );
\genblk1[8].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_54
     port map (
      \AEROUT_ADDR[7]_i_116_0\(5 downto 4) => data_out_fifo(462 downto 461),
      \AEROUT_ADDR[7]_i_116_0\(3 downto 2) => data_out_fifo(334 downto 333),
      \AEROUT_ADDR[7]_i_116_0\(1 downto 0) => data_out_fifo(206 downto 205),
      \AEROUT_ADDR[7]_i_32\ => \genblk1[1].fifo_burst_n_13\,
      \AEROUT_ADDR[7]_i_47\ => \genblk1[1].fifo_burst_n_5\,
      CLK => CLK,
      D(7 downto 6) => ADDRARDADDR(6 downto 5),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => ADDRARDADDR(3 downto 0),
      Q(5) => \priority_reg_n_0_[7]\,
      Q(4) => \priority_reg_n_0_[6]\,
      Q(3 downto 1) => \^q\(5 downto 3),
      Q(0) => \^q\(0),
      \empty_i_10__19\ => \^priority_reg[2]_rep__0_1\,
      \empty_i_10__19_0\ => \empty_i_7__30_0\,
      \empty_i_10__19_1\ => \fill_cnt[4]_i_5__5\,
      \empty_i_3__19\ => \genblk1[11].fifo_burst_n_7\,
      \empty_i_3__19_0\ => \fill_cnt[4]_i_3__55_0\,
      empty_reg_0(0) => empty_burst_fifo(8),
      \fill_cnt[4]_i_3__33_0\ => \fill_cnt[4]_i_3__33\,
      \fill_cnt[4]_i_3__33_1\ => \fill_cnt[4]_i_3__20\,
      \fill_cnt_reg[4]_0\ => \genblk1[36].fifo_burst_n_6\,
      \fill_cnt_reg[4]_1\ => \genblk1[7].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[7].fifo_burst_n_7\,
      \genblk1[0].mem_reg[0][8]_10\ => \genblk1[10].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_11\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_2\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_3\ => \priority_reg[1]_rep__2_n_0\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[7].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_6\ => \genblk1[9].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_7\ => \^priority_reg[1]_rep_0\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[4].fifo_burst_n_4\,
      \genblk1[0].mem_reg[0][8]_9\ => \^priority_reg[2]_rep_1\,
      \genblk1[1].mem_reg[1][8]_0\(6 downto 5) => data_out_fifo(80 downto 79),
      \genblk1[1].mem_reg[1][8]_0\(4 downto 0) => data_out_fifo(76 downto 72),
      \genblk1[3].mem[3][8]_i_3__11\ => \^priority_reg[5]_5\,
      \genblk1[3].mem[3][8]_i_3__11_0\ => \genblk1[3].mem[3][8]_i_3__15_0\,
      \genblk1[3].mem[3][8]_i_3__11_1\ => \genblk1[0].fifo_burst_n_2\,
      \genblk1[3].mem[3][8]_i_3__11_2\ => \^priority_reg[3]_1\,
      \genblk1[3].mem[3][8]_i_3__11_3\ => \genblk1[17].fifo_burst_n_11\,
      \genblk1[3].mem[3][8]_i_3__11_4\ => \genblk1[4].fifo_burst_n_5\,
      \genblk1[3].mem[3][8]_i_3__11_5\ => \genblk1[3].mem[3][8]_i_5__9\,
      \genblk1[3].mem[3][8]_i_3__11_6\ => \^priority_reg[3]_2\,
      \genblk1[3].mem[3][8]_i_3__11_7\ => \^priority_reg[2]_rep__0_2\,
      \genblk1[3].mem[3][8]_i_3__11_8\ => \genblk1[13].fifo_burst_n_8\,
      \genblk1[3].mem[3][8]_i_3__18\ => \genblk1[17].fifo_burst_n_3\,
      \genblk1[3].mem[3][8]_i_4__12\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[3].mem[3][8]_i_4__12_0\ => \^priority_reg[2]_rep__0_0\,
      \genblk1[3].mem[3][8]_i_4__12_1\ => \genblk1[3].mem[3][8]_i_3__28\,
      \genblk1[3].mem[3][8]_i_4__27\ => \genblk1[3].mem[3][8]_i_6__15\,
      last_spk_in_burst_int1(4 downto 0) => last_spk_in_burst_int1(8 downto 4),
      \priority_reg[1]_rep\ => \genblk1[8].fifo_burst_n_4\,
      \priority_reg[1]_rep__0\ => \genblk1[8].fifo_burst_n_1\,
      \priority_reg[2]_rep__0\ => \genblk1[8].fifo_burst_n_7\,
      \priority_reg[2]_rep__0_0\ => \genblk1[8].fifo_burst_n_9\,
      \priority_reg[2]_rep__1\ => \genblk1[8].fifo_burst_n_2\,
      \priority_reg[3]\ => \genblk1[8].fifo_burst_n_3\,
      \priority_reg[3]_0\ => \^priority_reg[3]_4\,
      \priority_reg[4]\ => \genblk1[8].fifo_burst_n_5\,
      \priority_reg[5]\ => \genblk1[8].fifo_burst_n_6\,
      \priority_reg[5]_0\ => \genblk1[8].fifo_burst_n_10\,
      \priority_reg[5]_1\ => \genblk1[8].fifo_burst_n_11\,
      \read_ptr_reg[0]_0\ => \^priority_reg[4]_3\,
      \read_ptr_reg[0]_1\ => \genblk1[0].fifo_burst_n_5\,
      rst_priority => rst_priority
    );
\genblk1[9].fifo_burst\: entity work.ODIN_design_ODIN_0_0_fifo_55
     port map (
      CLK => CLK,
      D(7 downto 6) => \genblk1[1].mem_reg[1][7]\(7 downto 6),
      D(5 downto 4) => D(1 downto 0),
      D(3 downto 0) => \genblk1[1].mem_reg[1][7]\(3 downto 0),
      Q(2) => \priority_reg_n_0_[7]\,
      Q(1) => \priority_reg_n_0_[6]\,
      Q(0) => \^q\(0),
      data_out_fifo(8 downto 0) => data_out_fifo(89 downto 81),
      \empty_i_3__18\ => \empty_i_3__20\,
      \empty_i_3__18_0\ => \^priority_reg[1]_rep_0\,
      \empty_i_3__18_1\ => \genblk1[7].fifo_burst_n_10\,
      \empty_i_3__18_2\ => \^priority_reg[2]_rep_1\,
      \empty_i_3__18_3\ => \genblk1[13].fifo_burst_n_9\,
      empty_reg_0(0) => empty_burst_fifo(9),
      \fill_cnt[4]_i_3__22_0\ => \fill_cnt[4]_i_3__40\,
      \fill_cnt[4]_i_3__22_1\ => \fill_cnt[4]_i_3__33\,
      \fill_cnt_reg[1]_0\ => \^priority_reg[4]_3\,
      \fill_cnt_reg[1]_1\ => \genblk1[1].fifo_burst_n_2\,
      \fill_cnt_reg[4]_0\ => \genblk1[8].fifo_burst_n_1\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[36].fifo_burst_n_8\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[36].fifo_burst_n_6\,
      \genblk1[0].mem_reg[0][8]_10\ => \^priority_reg[4]_2\,
      \genblk1[0].mem_reg[0][8]_11\ => \^priority_reg[2]_rep__1_0\,
      \genblk1[0].mem_reg[0][8]_12\ => \genblk1[7].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_13\ => \genblk1[11].fifo_burst_n_5\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[10].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[8].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[36].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_5\ => \genblk1[10].fifo_burst_n_2\,
      \genblk1[0].mem_reg[0][8]_6\ => \^priority_reg[1]_rep__0_0\,
      \genblk1[0].mem_reg[0][8]_7\ => \genblk1[0].mem_reg[0][8]_26\,
      \genblk1[0].mem_reg[0][8]_8\ => \genblk1[36].fifo_burst_n_3\,
      \genblk1[0].mem_reg[0][8]_9\ => \genblk1[0].mem_reg[0][8]\,
      \priority_reg[1]_rep\ => \genblk1[9].fifo_burst_n_1\,
      \priority_reg[2]_rep__1\ => \genblk1[9].fifo_burst_n_2\,
      rst_priority => rst_priority
    );
\priority[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \genblk1[36].fifo_burst_n_3\,
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^priority_reg[2]_rep__0_1\,
      O => \priority[0]_i_1_n_0\
    );
\priority[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => priority(1)
    );
\priority[1]_rep__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \priority[1]_rep__0_i_1_n_0\
    );
\priority[1]_rep__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \priority[1]_rep__1_i_1_n_0\
    );
\priority[1]_rep__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \priority[1]_rep__2_i_1_n_0\
    );
\priority[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \priority[1]_rep_i_1_n_0\
    );
\priority[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => priority(2)
    );
\priority[2]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \priority[2]_rep__0_i_1_n_0\
    );
\priority[2]_rep__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \priority[2]_rep__1_i_1_n_0\
    );
\priority[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \priority[2]_rep_i_1_n_0\
    );
\priority[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \priority_reg[1]_rep__2_n_0\,
      I1 => \^priority_reg[2]_rep__1_0\,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \priority[4]_i_2_n_0\,
      O => priority(3)
    );
\priority[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^priority_reg[2]_rep__1_0\,
      I2 => \priority_reg[1]_rep__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \priority[4]_i_2_n_0\,
      O => priority(4)
    );
\priority[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^priority_reg[2]_rep__1_0\,
      I1 => \priority_reg[1]_rep__2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \genblk1[36].fifo_burst_n_3\,
      O => \priority[4]_i_2_n_0\
    );
\priority[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFD80007FFF8000"
    )
        port map (
      I0 => \genblk1[54].fifo_burst_n_2\,
      I1 => \^priority_reg[1]_rep_0\,
      I2 => \^priority_reg[2]_rep_1\,
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \genblk1[36].fifo_burst_n_3\,
      O => priority(5)
    );
\priority[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \priority_reg_n_0_[6]\,
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^priority_reg[2]_rep__0_3\,
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => priority(6)
    );
\priority[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => priority_cnt_reg(6),
      I1 => \priority_reg[2]_rep__1_2\(6),
      I2 => priority_cnt_reg(7),
      I3 => \priority_reg[2]_rep__1_2\(7),
      I4 => \priority_reg[2]_rep__1_2\(8),
      I5 => priority_cnt_reg(8),
      O => \priority[7]_i_10_n_0\
    );
\priority[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => priority_cnt_reg(3),
      I1 => \priority_reg[2]_rep__1_2\(3),
      I2 => priority_cnt_reg(4),
      I3 => \priority_reg[2]_rep__1_2\(4),
      I4 => \priority_reg[2]_rep__1_2\(5),
      I5 => priority_cnt_reg(5),
      O => \priority[7]_i_11_n_0\
    );
\priority[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => priority_cnt_reg(1),
      I1 => \priority_reg[2]_rep__1_2\(1),
      I2 => priority_cnt_reg(0),
      I3 => \priority_reg[2]_rep__1_2\(0),
      I4 => \priority_reg[2]_rep__1_2\(2),
      I5 => priority_cnt_reg(2),
      O => \priority[7]_i_12_n_0\
    );
\priority[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \priority_reg_n_0_[7]\,
      I1 => \genblk1[54].fifo_burst_n_2\,
      I2 => \^priority_reg[2]_rep__0_3\,
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \priority_reg_n_0_[6]\,
      O => priority(7)
    );
\priority[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => priority_cnt_reg(16),
      I1 => \priority_reg[2]_rep__1_2\(16),
      I2 => priority_cnt_reg(15),
      I3 => \priority_reg[2]_rep__1_2\(15),
      I4 => \priority_reg[2]_rep__1_2\(17),
      I5 => priority_cnt_reg(17),
      O => \priority[7]_i_5_n_0\
    );
\priority[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => priority_cnt_reg(12),
      I1 => \priority_reg[2]_rep__1_2\(12),
      I2 => priority_cnt_reg(13),
      I3 => \priority_reg[2]_rep__1_2\(13),
      I4 => \priority_reg[2]_rep__1_2\(14),
      I5 => priority_cnt_reg(14),
      O => \priority[7]_i_6_n_0\
    );
\priority[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => priority_cnt_reg(9),
      I1 => \priority_reg[2]_rep__1_2\(9),
      I2 => priority_cnt_reg(10),
      I3 => \priority_reg[2]_rep__1_2\(10),
      I4 => \priority_reg[2]_rep__1_2\(11),
      I5 => priority_cnt_reg(11),
      O => \priority[7]_i_9_n_0\
    );
\priority_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(0),
      I1 => load,
      O => \priority_cnt[0]_i_2_n_0\
    );
\priority_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(3),
      I1 => load,
      O => \priority_cnt[0]_i_3_n_0\
    );
\priority_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(2),
      I1 => load,
      O => \priority_cnt[0]_i_4_n_0\
    );
\priority_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(1),
      I1 => load,
      O => \priority_cnt[0]_i_5_n_0\
    );
\priority_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => priority_cnt_reg(0),
      I1 => load,
      O => \priority_cnt[0]_i_6_n_0\
    );
\priority_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(15),
      I1 => load,
      O => \priority_cnt[12]_i_2_n_0\
    );
\priority_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(14),
      I1 => load,
      O => \priority_cnt[12]_i_3_n_0\
    );
\priority_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(13),
      I1 => load,
      O => \priority_cnt[12]_i_4_n_0\
    );
\priority_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(12),
      I1 => load,
      O => \priority_cnt[12]_i_5_n_0\
    );
\priority_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^priority_cnt_reg[19]_0\(1),
      I1 => load,
      O => \priority_cnt[16]_i_2_n_0\
    );
\priority_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^priority_cnt_reg[19]_0\(0),
      I1 => load,
      O => \priority_cnt[16]_i_3_n_0\
    );
\priority_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(17),
      I1 => load,
      O => \priority_cnt[16]_i_4_n_0\
    );
\priority_cnt[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(16),
      I1 => load,
      O => \priority_cnt[16]_i_5_n_0\
    );
\priority_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(7),
      I1 => load,
      O => \priority_cnt[4]_i_2_n_0\
    );
\priority_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(6),
      I1 => load,
      O => \priority_cnt[4]_i_3_n_0\
    );
\priority_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(5),
      I1 => load,
      O => \priority_cnt[4]_i_4_n_0\
    );
\priority_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(4),
      I1 => load,
      O => \priority_cnt[4]_i_5_n_0\
    );
\priority_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(11),
      I1 => load,
      O => \priority_cnt[8]_i_2_n_0\
    );
\priority_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(10),
      I1 => load,
      O => \priority_cnt[8]_i_3_n_0\
    );
\priority_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(9),
      I1 => load,
      O => \priority_cnt[8]_i_4_n_0\
    );
\priority_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => priority_cnt_reg(8),
      I1 => load,
      O => \priority_cnt[8]_i_5_n_0\
    );
\priority_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[0]_i_1_n_7\,
      Q => priority_cnt_reg(0)
    );
\priority_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \priority_cnt_reg[0]_i_1_n_0\,
      CO(2) => \priority_cnt_reg[0]_i_1_n_1\,
      CO(1) => \priority_cnt_reg[0]_i_1_n_2\,
      CO(0) => \priority_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \priority_cnt[0]_i_2_n_0\,
      O(3) => \priority_cnt_reg[0]_i_1_n_4\,
      O(2) => \priority_cnt_reg[0]_i_1_n_5\,
      O(1) => \priority_cnt_reg[0]_i_1_n_6\,
      O(0) => \priority_cnt_reg[0]_i_1_n_7\,
      S(3) => \priority_cnt[0]_i_3_n_0\,
      S(2) => \priority_cnt[0]_i_4_n_0\,
      S(1) => \priority_cnt[0]_i_5_n_0\,
      S(0) => \priority_cnt[0]_i_6_n_0\
    );
\priority_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[8]_i_1_n_5\,
      Q => priority_cnt_reg(10)
    );
\priority_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[8]_i_1_n_4\,
      Q => priority_cnt_reg(11)
    );
\priority_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[12]_i_1_n_7\,
      Q => priority_cnt_reg(12)
    );
\priority_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \priority_cnt_reg[8]_i_1_n_0\,
      CO(3) => \priority_cnt_reg[12]_i_1_n_0\,
      CO(2) => \priority_cnt_reg[12]_i_1_n_1\,
      CO(1) => \priority_cnt_reg[12]_i_1_n_2\,
      CO(0) => \priority_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \priority_cnt_reg[12]_i_1_n_4\,
      O(2) => \priority_cnt_reg[12]_i_1_n_5\,
      O(1) => \priority_cnt_reg[12]_i_1_n_6\,
      O(0) => \priority_cnt_reg[12]_i_1_n_7\,
      S(3) => \priority_cnt[12]_i_2_n_0\,
      S(2) => \priority_cnt[12]_i_3_n_0\,
      S(1) => \priority_cnt[12]_i_4_n_0\,
      S(0) => \priority_cnt[12]_i_5_n_0\
    );
\priority_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[12]_i_1_n_6\,
      Q => priority_cnt_reg(13)
    );
\priority_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[12]_i_1_n_5\,
      Q => priority_cnt_reg(14)
    );
\priority_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[12]_i_1_n_4\,
      Q => priority_cnt_reg(15)
    );
\priority_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[16]_i_1_n_7\,
      Q => priority_cnt_reg(16)
    );
\priority_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \priority_cnt_reg[12]_i_1_n_0\,
      CO(3) => \NLW_priority_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \priority_cnt_reg[16]_i_1_n_1\,
      CO(1) => \priority_cnt_reg[16]_i_1_n_2\,
      CO(0) => \priority_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \priority_cnt_reg[16]_i_1_n_4\,
      O(2) => \priority_cnt_reg[16]_i_1_n_5\,
      O(1) => \priority_cnt_reg[16]_i_1_n_6\,
      O(0) => \priority_cnt_reg[16]_i_1_n_7\,
      S(3) => \priority_cnt[16]_i_2_n_0\,
      S(2) => \priority_cnt[16]_i_3_n_0\,
      S(1) => \priority_cnt[16]_i_4_n_0\,
      S(0) => \priority_cnt[16]_i_5_n_0\
    );
\priority_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[16]_i_1_n_6\,
      Q => priority_cnt_reg(17)
    );
\priority_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[16]_i_1_n_5\,
      Q => \^priority_cnt_reg[19]_0\(0)
    );
\priority_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[16]_i_1_n_4\,
      Q => \^priority_cnt_reg[19]_0\(1)
    );
\priority_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[0]_i_1_n_6\,
      Q => priority_cnt_reg(1)
    );
\priority_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[0]_i_1_n_5\,
      Q => priority_cnt_reg(2)
    );
\priority_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[0]_i_1_n_4\,
      Q => priority_cnt_reg(3)
    );
\priority_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[4]_i_1_n_7\,
      Q => priority_cnt_reg(4)
    );
\priority_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \priority_cnt_reg[0]_i_1_n_0\,
      CO(3) => \priority_cnt_reg[4]_i_1_n_0\,
      CO(2) => \priority_cnt_reg[4]_i_1_n_1\,
      CO(1) => \priority_cnt_reg[4]_i_1_n_2\,
      CO(0) => \priority_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \priority_cnt_reg[4]_i_1_n_4\,
      O(2) => \priority_cnt_reg[4]_i_1_n_5\,
      O(1) => \priority_cnt_reg[4]_i_1_n_6\,
      O(0) => \priority_cnt_reg[4]_i_1_n_7\,
      S(3) => \priority_cnt[4]_i_2_n_0\,
      S(2) => \priority_cnt[4]_i_3_n_0\,
      S(1) => \priority_cnt[4]_i_4_n_0\,
      S(0) => \priority_cnt[4]_i_5_n_0\
    );
\priority_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[4]_i_1_n_6\,
      Q => priority_cnt_reg(5)
    );
\priority_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[4]_i_1_n_5\,
      Q => priority_cnt_reg(6)
    );
\priority_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[4]_i_1_n_4\,
      Q => priority_cnt_reg(7)
    );
\priority_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[8]_i_1_n_7\,
      Q => priority_cnt_reg(8)
    );
\priority_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \priority_cnt_reg[4]_i_1_n_0\,
      CO(3) => \priority_cnt_reg[8]_i_1_n_0\,
      CO(2) => \priority_cnt_reg[8]_i_1_n_1\,
      CO(1) => \priority_cnt_reg[8]_i_1_n_2\,
      CO(0) => \priority_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \priority_cnt_reg[8]_i_1_n_4\,
      O(2) => \priority_cnt_reg[8]_i_1_n_5\,
      O(1) => \priority_cnt_reg[8]_i_1_n_6\,
      O(0) => \priority_cnt_reg[8]_i_1_n_7\,
      S(3) => \priority_cnt[8]_i_2_n_0\,
      S(2) => \priority_cnt[8]_i_3_n_0\,
      S(1) => \priority_cnt[8]_i_4_n_0\,
      S(0) => \priority_cnt[8]_i_5_n_0\
    );
\priority_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => rst_priority,
      D => \priority_cnt_reg[8]_i_1_n_6\,
      Q => priority_cnt_reg(9)
    );
\priority_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\priority_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(1),
      Q => \^q\(1)
    );
\priority_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[1]_rep_i_1_n_0\,
      Q => \^priority_reg[1]_rep_0\
    );
\priority_reg[1]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[1]_rep__0_i_1_n_0\,
      Q => \^priority_reg[1]_rep__0_0\
    );
\priority_reg[1]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[1]_rep__1_i_1_n_0\,
      Q => \^priority_reg[1]_rep__1_0\
    );
\priority_reg[1]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[1]_rep__2_i_1_n_0\,
      Q => \priority_reg[1]_rep__2_n_0\
    );
\priority_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(2),
      Q => \^q\(2)
    );
\priority_reg[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[2]_rep_i_1_n_0\,
      Q => \^priority_reg[2]_rep_1\
    );
\priority_reg[2]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[2]_rep__0_i_1_n_0\,
      Q => \^priority_reg[2]_rep__0_0\
    );
\priority_reg[2]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => \priority[2]_rep__1_i_1_n_0\,
      Q => \^priority_reg[2]_rep__1_0\
    );
\priority_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(3),
      Q => \^q\(3)
    );
\priority_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(4),
      Q => \^q\(4)
    );
\priority_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(5),
      Q => \^q\(5)
    );
\priority_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(6),
      Q => \priority_reg_n_0_[6]\
    );
\priority_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => load,
      CLR => rst_priority,
      D => priority(7),
      Q => \priority_reg_n_0_[7]\
    );
\priority_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \priority_reg[7]_i_3_n_0\,
      CO(3) => \NLW_priority_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => load,
      CO(1) => \priority_reg[7]_i_1_n_2\,
      CO(0) => \priority_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_priority_reg[7]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \priority[7]_i_5_n_0\,
      S(0) => \priority[7]_i_6_n_0\
    );
\priority_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \priority_reg[7]_i_3_n_0\,
      CO(2) => \priority_reg[7]_i_3_n_1\,
      CO(1) => \priority_reg[7]_i_3_n_2\,
      CO(0) => \priority_reg[7]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_priority_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \priority[7]_i_9_n_0\,
      S(2) => \priority[7]_i_10_n_0\,
      S(1) => \priority[7]_i_11_n_0\,
      S(0) => \priority[7]_i_12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_synaptic_core is
  port (
    SRAM_reg_3 : out STD_LOGIC;
    Qr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SRAM_reg_3_0 : out STD_LOGIC;
    SRAM_reg_3_1 : out STD_LOGIC;
    SRAM_reg_3_2 : out STD_LOGIC;
    SRAM_reg_2 : out STD_LOGIC;
    SRAM_reg_2_0 : out STD_LOGIC;
    SRAM_reg_2_1 : out STD_LOGIC;
    SRAM_reg_2_2 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    state_core_next_i1_carry_i_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SYN_SIGN : out STD_LOGIC;
    \AERIN_ADDR[9]\ : out STD_LOGIC;
    \AERIN_ADDR[9]_0\ : out STD_LOGIC;
    \spi_shift_reg_out_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    state_inacc_next0_carry_i_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CTRL_NEURMEM_ADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SPI_PROPAGATE_UNMAPPED_SYN : in STD_LOGIC;
    state_core_next_i1_carry_i_13 : in STD_LOGIC;
    \state_core_next_i1_inferred__0/i__carry\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    CTRL_SYNARRAY_CS : in STD_LOGIC;
    CTRL_SYNARRAY_ADDR : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_2_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_3_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    WE : in STD_LOGIC;
    SPI_SYN_SIGN : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end ODIN_design_ODIN_0_0_synaptic_core;

architecture STRUCTURE of ODIN_design_ODIN_0_0_synaptic_core is
  signal \^aerin_addr[9]\ : STD_LOGIC;
  signal \^aerin_addr[9]_0\ : STD_LOGIC;
  signal state_inacc_next0_carry_i_100_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_101_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_102_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_103_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_104_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_105_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_106_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_107_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_108_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_109_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_110_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_111_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_112_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_113_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_114_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_115_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_116_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_117_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_118_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_119_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_120_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_121_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_122_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_123_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_124_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_125_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_126_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_127_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_128_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_129_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_130_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_131_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_132_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_133_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_134_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_135_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_136_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_137_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_138_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_139_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_140_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_141_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_142_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_143_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_144_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_16_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_17_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_18_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_19_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_23_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_24_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_25_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_26_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_27_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_28_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_29_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_30_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_31_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_32_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_33_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_34_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_35_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_36_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_37_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_38_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_45_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_46_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_47_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_48_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_49_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_50_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_51_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_52_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_53_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_54_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_55_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_56_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_57_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_58_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_59_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_60_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_61_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_62_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_63_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_64_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_65_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_66_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_67_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_68_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_69_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_70_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_71_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_72_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_73_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_74_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_75_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_76_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_81_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_82_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_83_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_84_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_85_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_86_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_87_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_88_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_89_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_90_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_91_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_92_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_93_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_94_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_95_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_96_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_97_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_98_n_0 : STD_LOGIC;
  signal state_inacc_next0_carry_i_99_n_0 : STD_LOGIC;
begin
  \AERIN_ADDR[9]\ <= \^aerin_addr[9]\;
  \AERIN_ADDR[9]_0\ <= \^aerin_addr[9]_0\;
SRAM_reg_1_i_390: unisim.vcomponents.MUXF8
     port map (
      I0 => \^aerin_addr[9]\,
      I1 => \^aerin_addr[9]_0\,
      O => SYN_SIGN,
      S => CTRL_SYNARRAY_ADDR(5)
    );
state_inacc_next0_carry_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(255),
      I1 => SPI_SYN_SIGN(127),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(191),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(63),
      O => state_inacc_next0_carry_i_100_n_0
    );
state_inacc_next0_carry_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(199),
      I1 => SPI_SYN_SIGN(71),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(135),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(7),
      O => state_inacc_next0_carry_i_101_n_0
    );
state_inacc_next0_carry_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(231),
      I1 => SPI_SYN_SIGN(103),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(167),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(39),
      O => state_inacc_next0_carry_i_102_n_0
    );
state_inacc_next0_carry_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(215),
      I1 => SPI_SYN_SIGN(87),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(151),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(23),
      O => state_inacc_next0_carry_i_103_n_0
    );
state_inacc_next0_carry_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(247),
      I1 => SPI_SYN_SIGN(119),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(183),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(55),
      O => state_inacc_next0_carry_i_104_n_0
    );
state_inacc_next0_carry_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(203),
      I1 => SPI_SYN_SIGN(75),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(139),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(11),
      O => state_inacc_next0_carry_i_105_n_0
    );
state_inacc_next0_carry_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(235),
      I1 => SPI_SYN_SIGN(107),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(171),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(43),
      O => state_inacc_next0_carry_i_106_n_0
    );
state_inacc_next0_carry_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(219),
      I1 => SPI_SYN_SIGN(91),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(155),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(27),
      O => state_inacc_next0_carry_i_107_n_0
    );
state_inacc_next0_carry_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(251),
      I1 => SPI_SYN_SIGN(123),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(187),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(59),
      O => state_inacc_next0_carry_i_108_n_0
    );
state_inacc_next0_carry_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(195),
      I1 => SPI_SYN_SIGN(67),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(131),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(3),
      O => state_inacc_next0_carry_i_109_n_0
    );
state_inacc_next0_carry_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(227),
      I1 => SPI_SYN_SIGN(99),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(163),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(35),
      O => state_inacc_next0_carry_i_110_n_0
    );
state_inacc_next0_carry_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(211),
      I1 => SPI_SYN_SIGN(83),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(147),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(19),
      O => state_inacc_next0_carry_i_111_n_0
    );
state_inacc_next0_carry_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(243),
      I1 => SPI_SYN_SIGN(115),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(179),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(51),
      O => state_inacc_next0_carry_i_112_n_0
    );
state_inacc_next0_carry_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(204),
      I1 => SPI_SYN_SIGN(76),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(140),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(12),
      O => state_inacc_next0_carry_i_113_n_0
    );
state_inacc_next0_carry_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(236),
      I1 => SPI_SYN_SIGN(108),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(172),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(44),
      O => state_inacc_next0_carry_i_114_n_0
    );
state_inacc_next0_carry_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(220),
      I1 => SPI_SYN_SIGN(92),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(156),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(28),
      O => state_inacc_next0_carry_i_115_n_0
    );
state_inacc_next0_carry_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(252),
      I1 => SPI_SYN_SIGN(124),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(188),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(60),
      O => state_inacc_next0_carry_i_116_n_0
    );
state_inacc_next0_carry_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(196),
      I1 => SPI_SYN_SIGN(68),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(132),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(4),
      O => state_inacc_next0_carry_i_117_n_0
    );
state_inacc_next0_carry_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(228),
      I1 => SPI_SYN_SIGN(100),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(164),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(36),
      O => state_inacc_next0_carry_i_118_n_0
    );
state_inacc_next0_carry_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(212),
      I1 => SPI_SYN_SIGN(84),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(148),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(20),
      O => state_inacc_next0_carry_i_119_n_0
    );
state_inacc_next0_carry_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(244),
      I1 => SPI_SYN_SIGN(116),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(180),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(52),
      O => state_inacc_next0_carry_i_120_n_0
    );
state_inacc_next0_carry_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(200),
      I1 => SPI_SYN_SIGN(72),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(136),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(8),
      O => state_inacc_next0_carry_i_121_n_0
    );
state_inacc_next0_carry_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(232),
      I1 => SPI_SYN_SIGN(104),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(168),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(40),
      O => state_inacc_next0_carry_i_122_n_0
    );
state_inacc_next0_carry_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(216),
      I1 => SPI_SYN_SIGN(88),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(152),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(24),
      O => state_inacc_next0_carry_i_123_n_0
    );
state_inacc_next0_carry_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(248),
      I1 => SPI_SYN_SIGN(120),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(184),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(56),
      O => state_inacc_next0_carry_i_124_n_0
    );
state_inacc_next0_carry_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(192),
      I1 => SPI_SYN_SIGN(64),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(128),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(0),
      O => state_inacc_next0_carry_i_125_n_0
    );
state_inacc_next0_carry_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(224),
      I1 => SPI_SYN_SIGN(96),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(160),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(32),
      O => state_inacc_next0_carry_i_126_n_0
    );
state_inacc_next0_carry_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(208),
      I1 => SPI_SYN_SIGN(80),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(144),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(16),
      O => state_inacc_next0_carry_i_127_n_0
    );
state_inacc_next0_carry_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(240),
      I1 => SPI_SYN_SIGN(112),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(176),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(48),
      O => state_inacc_next0_carry_i_128_n_0
    );
state_inacc_next0_carry_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(206),
      I1 => SPI_SYN_SIGN(78),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(142),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(14),
      O => state_inacc_next0_carry_i_129_n_0
    );
state_inacc_next0_carry_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_16_n_0,
      I1 => state_inacc_next0_carry_i_17_n_0,
      O => \^aerin_addr[9]_0\,
      S => CTRL_SYNARRAY_ADDR(6)
    );
state_inacc_next0_carry_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(238),
      I1 => SPI_SYN_SIGN(110),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(174),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(46),
      O => state_inacc_next0_carry_i_130_n_0
    );
state_inacc_next0_carry_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(222),
      I1 => SPI_SYN_SIGN(94),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(158),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(30),
      O => state_inacc_next0_carry_i_131_n_0
    );
state_inacc_next0_carry_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(254),
      I1 => SPI_SYN_SIGN(126),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(190),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(62),
      O => state_inacc_next0_carry_i_132_n_0
    );
state_inacc_next0_carry_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(198),
      I1 => SPI_SYN_SIGN(70),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(134),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(6),
      O => state_inacc_next0_carry_i_133_n_0
    );
state_inacc_next0_carry_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(230),
      I1 => SPI_SYN_SIGN(102),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(166),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(38),
      O => state_inacc_next0_carry_i_134_n_0
    );
state_inacc_next0_carry_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(214),
      I1 => SPI_SYN_SIGN(86),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(150),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(22),
      O => state_inacc_next0_carry_i_135_n_0
    );
state_inacc_next0_carry_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(246),
      I1 => SPI_SYN_SIGN(118),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(182),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(54),
      O => state_inacc_next0_carry_i_136_n_0
    );
state_inacc_next0_carry_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(202),
      I1 => SPI_SYN_SIGN(74),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(138),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(10),
      O => state_inacc_next0_carry_i_137_n_0
    );
state_inacc_next0_carry_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(234),
      I1 => SPI_SYN_SIGN(106),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(170),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(42),
      O => state_inacc_next0_carry_i_138_n_0
    );
state_inacc_next0_carry_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(218),
      I1 => SPI_SYN_SIGN(90),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(154),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(26),
      O => state_inacc_next0_carry_i_139_n_0
    );
state_inacc_next0_carry_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_18_n_0,
      I1 => state_inacc_next0_carry_i_19_n_0,
      O => \^aerin_addr[9]\,
      S => CTRL_SYNARRAY_ADDR(6)
    );
state_inacc_next0_carry_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(250),
      I1 => SPI_SYN_SIGN(122),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(186),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(58),
      O => state_inacc_next0_carry_i_140_n_0
    );
state_inacc_next0_carry_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(194),
      I1 => SPI_SYN_SIGN(66),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(130),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(2),
      O => state_inacc_next0_carry_i_141_n_0
    );
state_inacc_next0_carry_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(226),
      I1 => SPI_SYN_SIGN(98),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(162),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(34),
      O => state_inacc_next0_carry_i_142_n_0
    );
state_inacc_next0_carry_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(210),
      I1 => SPI_SYN_SIGN(82),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(146),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(18),
      O => state_inacc_next0_carry_i_143_n_0
    );
state_inacc_next0_carry_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(242),
      I1 => SPI_SYN_SIGN(114),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(178),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(50),
      O => state_inacc_next0_carry_i_144_n_0
    );
state_inacc_next0_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_inacc_next0_carry_i_23_n_0,
      I1 => state_inacc_next0_carry_i_24_n_0,
      I2 => CTRL_SYNARRAY_ADDR(7),
      I3 => state_inacc_next0_carry_i_25_n_0,
      I4 => CTRL_SYNARRAY_ADDR(8),
      I5 => state_inacc_next0_carry_i_26_n_0,
      O => state_inacc_next0_carry_i_16_n_0
    );
state_inacc_next0_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_inacc_next0_carry_i_27_n_0,
      I1 => state_inacc_next0_carry_i_28_n_0,
      I2 => CTRL_SYNARRAY_ADDR(7),
      I3 => state_inacc_next0_carry_i_29_n_0,
      I4 => CTRL_SYNARRAY_ADDR(8),
      I5 => state_inacc_next0_carry_i_30_n_0,
      O => state_inacc_next0_carry_i_17_n_0
    );
state_inacc_next0_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_inacc_next0_carry_i_31_n_0,
      I1 => state_inacc_next0_carry_i_32_n_0,
      I2 => CTRL_SYNARRAY_ADDR(7),
      I3 => state_inacc_next0_carry_i_33_n_0,
      I4 => CTRL_SYNARRAY_ADDR(8),
      I5 => state_inacc_next0_carry_i_34_n_0,
      O => state_inacc_next0_carry_i_18_n_0
    );
state_inacc_next0_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => state_inacc_next0_carry_i_35_n_0,
      I1 => state_inacc_next0_carry_i_36_n_0,
      I2 => CTRL_SYNARRAY_ADDR(7),
      I3 => state_inacc_next0_carry_i_37_n_0,
      I4 => CTRL_SYNARRAY_ADDR(8),
      I5 => state_inacc_next0_carry_i_38_n_0,
      O => state_inacc_next0_carry_i_19_n_0
    );
state_inacc_next0_carry_i_23: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_45_n_0,
      I1 => state_inacc_next0_carry_i_46_n_0,
      O => state_inacc_next0_carry_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_24: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_47_n_0,
      I1 => state_inacc_next0_carry_i_48_n_0,
      O => state_inacc_next0_carry_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_25: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_49_n_0,
      I1 => state_inacc_next0_carry_i_50_n_0,
      O => state_inacc_next0_carry_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_26: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_51_n_0,
      I1 => state_inacc_next0_carry_i_52_n_0,
      O => state_inacc_next0_carry_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_27: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_53_n_0,
      I1 => state_inacc_next0_carry_i_54_n_0,
      O => state_inacc_next0_carry_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_28: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_55_n_0,
      I1 => state_inacc_next0_carry_i_56_n_0,
      O => state_inacc_next0_carry_i_28_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_29: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_57_n_0,
      I1 => state_inacc_next0_carry_i_58_n_0,
      O => state_inacc_next0_carry_i_29_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_30: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_59_n_0,
      I1 => state_inacc_next0_carry_i_60_n_0,
      O => state_inacc_next0_carry_i_30_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_31: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_61_n_0,
      I1 => state_inacc_next0_carry_i_62_n_0,
      O => state_inacc_next0_carry_i_31_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_32: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_63_n_0,
      I1 => state_inacc_next0_carry_i_64_n_0,
      O => state_inacc_next0_carry_i_32_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_33: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_65_n_0,
      I1 => state_inacc_next0_carry_i_66_n_0,
      O => state_inacc_next0_carry_i_33_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_34: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_67_n_0,
      I1 => state_inacc_next0_carry_i_68_n_0,
      O => state_inacc_next0_carry_i_34_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_35: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_69_n_0,
      I1 => state_inacc_next0_carry_i_70_n_0,
      O => state_inacc_next0_carry_i_35_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_36: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_71_n_0,
      I1 => state_inacc_next0_carry_i_72_n_0,
      O => state_inacc_next0_carry_i_36_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_37: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_73_n_0,
      I1 => state_inacc_next0_carry_i_74_n_0,
      O => state_inacc_next0_carry_i_37_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_38: unisim.vcomponents.MUXF8
     port map (
      I0 => state_inacc_next0_carry_i_75_n_0,
      I1 => state_inacc_next0_carry_i_76_n_0,
      O => state_inacc_next0_carry_i_38_n_0,
      S => CTRL_SYNARRAY_ADDR(9)
    );
state_inacc_next0_carry_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_81_n_0,
      I1 => state_inacc_next0_carry_i_82_n_0,
      O => state_inacc_next0_carry_i_45_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_83_n_0,
      I1 => state_inacc_next0_carry_i_84_n_0,
      O => state_inacc_next0_carry_i_46_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_85_n_0,
      I1 => state_inacc_next0_carry_i_86_n_0,
      O => state_inacc_next0_carry_i_47_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_87_n_0,
      I1 => state_inacc_next0_carry_i_88_n_0,
      O => state_inacc_next0_carry_i_48_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_89_n_0,
      I1 => state_inacc_next0_carry_i_90_n_0,
      O => state_inacc_next0_carry_i_49_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_91_n_0,
      I1 => state_inacc_next0_carry_i_92_n_0,
      O => state_inacc_next0_carry_i_50_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_93_n_0,
      I1 => state_inacc_next0_carry_i_94_n_0,
      O => state_inacc_next0_carry_i_51_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_52: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_95_n_0,
      I1 => state_inacc_next0_carry_i_96_n_0,
      O => state_inacc_next0_carry_i_52_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_53: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_97_n_0,
      I1 => state_inacc_next0_carry_i_98_n_0,
      O => state_inacc_next0_carry_i_53_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_54: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_99_n_0,
      I1 => state_inacc_next0_carry_i_100_n_0,
      O => state_inacc_next0_carry_i_54_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_55: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_101_n_0,
      I1 => state_inacc_next0_carry_i_102_n_0,
      O => state_inacc_next0_carry_i_55_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_56: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_103_n_0,
      I1 => state_inacc_next0_carry_i_104_n_0,
      O => state_inacc_next0_carry_i_56_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_57: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_105_n_0,
      I1 => state_inacc_next0_carry_i_106_n_0,
      O => state_inacc_next0_carry_i_57_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_58: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_107_n_0,
      I1 => state_inacc_next0_carry_i_108_n_0,
      O => state_inacc_next0_carry_i_58_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_59: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_109_n_0,
      I1 => state_inacc_next0_carry_i_110_n_0,
      O => state_inacc_next0_carry_i_59_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_60: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_111_n_0,
      I1 => state_inacc_next0_carry_i_112_n_0,
      O => state_inacc_next0_carry_i_60_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_61: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_113_n_0,
      I1 => state_inacc_next0_carry_i_114_n_0,
      O => state_inacc_next0_carry_i_61_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_62: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_115_n_0,
      I1 => state_inacc_next0_carry_i_116_n_0,
      O => state_inacc_next0_carry_i_62_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_63: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_117_n_0,
      I1 => state_inacc_next0_carry_i_118_n_0,
      O => state_inacc_next0_carry_i_63_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_64: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_119_n_0,
      I1 => state_inacc_next0_carry_i_120_n_0,
      O => state_inacc_next0_carry_i_64_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_65: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_121_n_0,
      I1 => state_inacc_next0_carry_i_122_n_0,
      O => state_inacc_next0_carry_i_65_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_66: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_123_n_0,
      I1 => state_inacc_next0_carry_i_124_n_0,
      O => state_inacc_next0_carry_i_66_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_67: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_125_n_0,
      I1 => state_inacc_next0_carry_i_126_n_0,
      O => state_inacc_next0_carry_i_67_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_68: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_127_n_0,
      I1 => state_inacc_next0_carry_i_128_n_0,
      O => state_inacc_next0_carry_i_68_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_69: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_129_n_0,
      I1 => state_inacc_next0_carry_i_130_n_0,
      O => state_inacc_next0_carry_i_69_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_70: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_131_n_0,
      I1 => state_inacc_next0_carry_i_132_n_0,
      O => state_inacc_next0_carry_i_70_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_71: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_133_n_0,
      I1 => state_inacc_next0_carry_i_134_n_0,
      O => state_inacc_next0_carry_i_71_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_72: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_135_n_0,
      I1 => state_inacc_next0_carry_i_136_n_0,
      O => state_inacc_next0_carry_i_72_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_73: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_137_n_0,
      I1 => state_inacc_next0_carry_i_138_n_0,
      O => state_inacc_next0_carry_i_73_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_74: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_139_n_0,
      I1 => state_inacc_next0_carry_i_140_n_0,
      O => state_inacc_next0_carry_i_74_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_75: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_141_n_0,
      I1 => state_inacc_next0_carry_i_142_n_0,
      O => state_inacc_next0_carry_i_75_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_76: unisim.vcomponents.MUXF7
     port map (
      I0 => state_inacc_next0_carry_i_143_n_0,
      I1 => state_inacc_next0_carry_i_144_n_0,
      O => state_inacc_next0_carry_i_76_n_0,
      S => CTRL_SYNARRAY_ADDR(10)
    );
state_inacc_next0_carry_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(205),
      I1 => SPI_SYN_SIGN(77),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(141),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(13),
      O => state_inacc_next0_carry_i_81_n_0
    );
state_inacc_next0_carry_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(237),
      I1 => SPI_SYN_SIGN(109),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(173),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(45),
      O => state_inacc_next0_carry_i_82_n_0
    );
state_inacc_next0_carry_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(221),
      I1 => SPI_SYN_SIGN(93),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(157),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(29),
      O => state_inacc_next0_carry_i_83_n_0
    );
state_inacc_next0_carry_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(253),
      I1 => SPI_SYN_SIGN(125),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(189),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(61),
      O => state_inacc_next0_carry_i_84_n_0
    );
state_inacc_next0_carry_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(197),
      I1 => SPI_SYN_SIGN(69),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(133),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(5),
      O => state_inacc_next0_carry_i_85_n_0
    );
state_inacc_next0_carry_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(229),
      I1 => SPI_SYN_SIGN(101),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(165),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(37),
      O => state_inacc_next0_carry_i_86_n_0
    );
state_inacc_next0_carry_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(213),
      I1 => SPI_SYN_SIGN(85),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(149),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(21),
      O => state_inacc_next0_carry_i_87_n_0
    );
state_inacc_next0_carry_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(245),
      I1 => SPI_SYN_SIGN(117),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(181),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(53),
      O => state_inacc_next0_carry_i_88_n_0
    );
state_inacc_next0_carry_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(201),
      I1 => SPI_SYN_SIGN(73),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(137),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(9),
      O => state_inacc_next0_carry_i_89_n_0
    );
state_inacc_next0_carry_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(233),
      I1 => SPI_SYN_SIGN(105),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(169),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(41),
      O => state_inacc_next0_carry_i_90_n_0
    );
state_inacc_next0_carry_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(217),
      I1 => SPI_SYN_SIGN(89),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(153),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(25),
      O => state_inacc_next0_carry_i_91_n_0
    );
state_inacc_next0_carry_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(249),
      I1 => SPI_SYN_SIGN(121),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(185),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(57),
      O => state_inacc_next0_carry_i_92_n_0
    );
state_inacc_next0_carry_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(193),
      I1 => SPI_SYN_SIGN(65),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(129),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(1),
      O => state_inacc_next0_carry_i_93_n_0
    );
state_inacc_next0_carry_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(225),
      I1 => SPI_SYN_SIGN(97),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(161),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(33),
      O => state_inacc_next0_carry_i_94_n_0
    );
state_inacc_next0_carry_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(209),
      I1 => SPI_SYN_SIGN(81),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(145),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(17),
      O => state_inacc_next0_carry_i_95_n_0
    );
state_inacc_next0_carry_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(241),
      I1 => SPI_SYN_SIGN(113),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(177),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(49),
      O => state_inacc_next0_carry_i_96_n_0
    );
state_inacc_next0_carry_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(207),
      I1 => SPI_SYN_SIGN(79),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(143),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(15),
      O => state_inacc_next0_carry_i_97_n_0
    );
state_inacc_next0_carry_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(239),
      I1 => SPI_SYN_SIGN(111),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(175),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(47),
      O => state_inacc_next0_carry_i_98_n_0
    );
state_inacc_next0_carry_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SPI_SYN_SIGN(223),
      I1 => SPI_SYN_SIGN(95),
      I2 => CTRL_SYNARRAY_ADDR(11),
      I3 => SPI_SYN_SIGN(159),
      I4 => CTRL_SYNARRAY_ADDR(12),
      I5 => SPI_SYN_SIGN(31),
      O => state_inacc_next0_carry_i_99_n_0
    );
synarray_0: entity work.ODIN_design_ODIN_0_0_SRAM_8192x32_wrapper
     port map (
      CLK => CLK,
      CTRL_NEURMEM_ADDR(2 downto 0) => CTRL_NEURMEM_ADDR(2 downto 0),
      CTRL_SYNARRAY_ADDR(12 downto 0) => CTRL_SYNARRAY_ADDR(12 downto 0),
      CTRL_SYNARRAY_CS => CTRL_SYNARRAY_CS,
      D(31 downto 0) => D(31 downto 0),
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_1\,
      Qr(31 downto 0) => Qr(31 downto 0),
      S(0) => S(0),
      SPI_PROPAGATE_UNMAPPED_SYN => SPI_PROPAGATE_UNMAPPED_SYN,
      SRAM_reg_0_0(1 downto 0) => SRAM_reg_0(1 downto 0),
      SRAM_reg_1_0(0) => SRAM_reg_1(0),
      SRAM_reg_2_0 => SRAM_reg_2,
      SRAM_reg_2_1 => SRAM_reg_2_0,
      SRAM_reg_2_2 => SRAM_reg_2_1,
      SRAM_reg_2_3 => SRAM_reg_2_2,
      SRAM_reg_2_4(0) => SRAM_reg_2_3(0),
      SRAM_reg_3_0 => SRAM_reg_3,
      SRAM_reg_3_1 => SRAM_reg_3_0,
      SRAM_reg_3_2 => SRAM_reg_3_1,
      SRAM_reg_3_3 => SRAM_reg_3_2,
      SRAM_reg_3_4(0) => SRAM_reg_3_3(0),
      SRAM_reg_4_0(0) => SRAM_reg_4(0),
      SRAM_reg_5_0(0) => SRAM_reg_5(0),
      SRAM_reg_6_0(0) => SRAM_reg_6(0),
      WE => WE,
      WEA(0) => WEA(0),
      \spi_shift_reg_out_reg[12]\(1 downto 0) => \spi_shift_reg_out_reg[12]\(1 downto 0),
      state_core_next_i1_carry_i_11_0(0) => state_core_next_i1_carry_i_11(0),
      state_core_next_i1_carry_i_13_0 => state_core_next_i1_carry_i_13,
      \state_core_next_i1_inferred__0/i__carry\ => \state_core_next_i1_inferred__0/i__carry\,
      state_inacc_next0_carry_i_7(2 downto 0) => state_inacc_next0_carry_i_7(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_neuron_core is
  port (
    SRAM_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRAM_reg_1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    NEUR_V_UP : out STD_LOGIC_VECTOR ( 255 downto 0 );
    NEUR_V_DOWN : out STD_LOGIC_VECTOR ( 255 downto 0 );
    RST_sync_reg : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    SRAM_reg_0 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_1 : out STD_LOGIC;
    \priority_reg[5]\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_2 : out STD_LOGIC;
    SRAM_reg_0_0 : out STD_LOGIC;
    SRAM_reg_0_1 : out STD_LOGIC;
    SRAM_reg_0_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \priority_reg[3]\ : out STD_LOGIC;
    SRAM_reg_0_3 : out STD_LOGIC;
    \priority_reg[4]\ : out STD_LOGIC;
    SRAM_reg_0_4 : out STD_LOGIC;
    \priority_reg[4]_0\ : out STD_LOGIC;
    \priority_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : out STD_LOGIC;
    SRAM_reg_0_5 : out STD_LOGIC;
    SRAM_reg_0_6 : out STD_LOGIC;
    \priority_reg[4]_1\ : out STD_LOGIC;
    SRAM_reg_0_7 : out STD_LOGIC;
    SRAM_reg_0_8 : out STD_LOGIC;
    SRAM_reg_0_9 : out STD_LOGIC;
    SRAM_reg_0_10 : out STD_LOGIC;
    SRAM_reg_0_11 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : out STD_LOGIC;
    SRAM_reg_0_12 : out STD_LOGIC;
    SRAM_reg_0_13 : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : out STD_LOGIC;
    \priority_reg[3]_1\ : out STD_LOGIC;
    SRAM_reg_0_14 : out STD_LOGIC;
    \priority_reg[4]_2\ : out STD_LOGIC;
    SRAM_reg_0_15 : out STD_LOGIC;
    \priority_reg[4]_3\ : out STD_LOGIC;
    SRAM_reg_0_16 : out STD_LOGIC;
    \priority_reg[5]_0\ : out STD_LOGIC;
    \priority_reg[5]_1\ : out STD_LOGIC;
    SRAM_reg_0_17 : out STD_LOGIC;
    \priority_reg[5]_2\ : out STD_LOGIC;
    SRAM_reg_0_18 : out STD_LOGIC;
    SRAM_reg_0_19 : out STD_LOGIC;
    Qr : out STD_LOGIC_VECTOR ( 111 downto 0 );
    SRAM_reg_0_20 : out STD_LOGIC;
    SRAM_reg_0_21 : out STD_LOGIC;
    \priority_reg[4]_4\ : out STD_LOGIC;
    SRAM_reg_0_22 : out STD_LOGIC;
    SRAM_reg_0_23 : out STD_LOGIC;
    SRAM_reg_1_1 : out STD_LOGIC;
    \priority_reg[4]_5\ : out STD_LOGIC;
    SRAM_reg_0_24 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_3 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_4 : out STD_LOGIC;
    \priority_reg[3]_2\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_5 : out STD_LOGIC;
    \priority_reg[5]_3\ : out STD_LOGIC;
    SRAM_reg_1_2 : out STD_LOGIC;
    \priority_reg[5]_4\ : out STD_LOGIC;
    \priority_reg[5]_5\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_6 : out STD_LOGIC;
    SRAM_reg_1_3 : out STD_LOGIC;
    NEUR_STATE_MONITOR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_4 : out STD_LOGIC;
    SRAM_reg_1_5 : out STD_LOGIC;
    SRAM_reg_0_25 : out STD_LOGIC;
    SRAM_reg_1_6 : out STD_LOGIC;
    \priority_reg[5]_6\ : out STD_LOGIC;
    SRAM_reg_0_26 : out STD_LOGIC;
    \priority_reg[4]_6\ : out STD_LOGIC;
    \priority_reg[4]_7\ : out STD_LOGIC;
    SRAM_reg_0_27 : out STD_LOGIC;
    SRAM_reg_0_28 : out STD_LOGIC;
    SRAM_reg_0_29 : out STD_LOGIC;
    SRAM_reg_0_30 : out STD_LOGIC;
    AEROUT_ADDR119_in : out STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR_reg : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_0\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_1\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_2\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_3\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_4\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_5\ : out STD_LOGIC;
    \CTRL_SPI_ADDR_reg[9]_6\ : out STD_LOGIC;
    \priority_reg[1]_rep\ : out STD_LOGIC;
    \priority_reg[4]_8\ : out STD_LOGIC;
    \priority_reg[1]_rep_0\ : out STD_LOGIC;
    \priority_reg[2]_rep\ : out STD_LOGIC;
    \priority_reg[2]_rep_0\ : out STD_LOGIC;
    \priority_reg[4]_9\ : out STD_LOGIC;
    \priority_reg[1]_rep_1\ : out STD_LOGIC;
    \priority_reg[2]_rep_1\ : out STD_LOGIC;
    \priority_reg[1]_rep_2\ : out STD_LOGIC;
    \priority_reg[3]_3\ : out STD_LOGIC;
    \priority_reg[1]_rep_3\ : out STD_LOGIC;
    \priority_reg[3]_4\ : out STD_LOGIC;
    \priority_reg[3]_5\ : out STD_LOGIC;
    \priority_reg[4]_10\ : out STD_LOGIC;
    \priority_reg[4]_11\ : out STD_LOGIC;
    \priority_reg[5]_7\ : out STD_LOGIC;
    \priority_reg[2]_rep__0\ : out STD_LOGIC;
    \priority_reg[3]_6\ : out STD_LOGIC;
    \priority_reg[1]_rep_4\ : out STD_LOGIC;
    \priority_reg[5]_8\ : out STD_LOGIC;
    \priority_reg[4]_12\ : out STD_LOGIC;
    \priority_reg[1]_rep_5\ : out STD_LOGIC;
    \priority_reg[2]_rep_2\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_7 : out STD_LOGIC;
    \priority_reg[3]_7\ : out STD_LOGIC;
    \priority_reg[2]_rep_3\ : out STD_LOGIC;
    \priority_reg[3]_8\ : out STD_LOGIC;
    \priority_reg[2]_rep_4\ : out STD_LOGIC;
    \priority_reg[1]_rep_6\ : out STD_LOGIC;
    \priority_reg[2]_rep_5\ : out STD_LOGIC;
    \priority_reg[4]_13\ : out STD_LOGIC;
    \priority_reg[0]\ : out STD_LOGIC;
    \priority_reg[2]_rep__1\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_0\ : out STD_LOGIC;
    \priority_reg[5]_9\ : out STD_LOGIC;
    \priority_reg[1]_rep_7\ : out STD_LOGIC;
    \priority_reg[4]_14\ : out STD_LOGIC;
    \priority_reg[1]_rep_8\ : out STD_LOGIC;
    \priority_reg[4]_15\ : out STD_LOGIC;
    \priority_reg[3]_9\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_8 : out STD_LOGIC;
    \priority_reg[1]_rep_9\ : out STD_LOGIC;
    \priority_reg[4]_16\ : out STD_LOGIC;
    \priority_reg[1]_rep_10\ : out STD_LOGIC;
    \priority_reg[3]_10\ : out STD_LOGIC;
    \priority_reg[1]_rep_11\ : out STD_LOGIC;
    \priority_reg[1]_rep_12\ : out STD_LOGIC;
    \priority_reg[3]_11\ : out STD_LOGIC;
    \priority_reg[1]_rep_13\ : out STD_LOGIC;
    \priority_reg[1]_rep_14\ : out STD_LOGIC;
    \priority_reg[2]_rep_6\ : out STD_LOGIC;
    \priority_reg[4]_17\ : out STD_LOGIC;
    \priority_reg[2]_rep_7\ : out STD_LOGIC;
    \priority_reg[5]_10\ : out STD_LOGIC;
    \priority_reg[2]_rep_8\ : out STD_LOGIC;
    \priority_reg[4]_18\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_9 : out STD_LOGIC;
    \priority_reg[5]_11\ : out STD_LOGIC;
    \priority_reg[5]_12\ : out STD_LOGIC;
    SRAM_reg_0_31 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_10 : out STD_LOGIC;
    \priority_reg[4]_19\ : out STD_LOGIC;
    SRAM_reg_0_32 : out STD_LOGIC;
    \priority_reg[2]_rep__0_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_5\ : out STD_LOGIC;
    \priority_reg[5]_13\ : out STD_LOGIC;
    \priority_reg[2]_rep__0_1\ : out STD_LOGIC;
    \genblk1[3].mem[3][8]_i_13__0\ : out STD_LOGIC;
    SRAM_reg_0_33 : out STD_LOGIC;
    \priority_reg[2]_rep_9\ : out STD_LOGIC;
    SRAM_reg_0_34 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_11 : out STD_LOGIC;
    \priority_reg[5]_14\ : out STD_LOGIC;
    \priority_reg[2]_rep_10\ : out STD_LOGIC;
    \priority_reg[2]_rep_11\ : out STD_LOGIC;
    \priority_reg[3]_12\ : out STD_LOGIC;
    \priority_reg[2]_rep_12\ : out STD_LOGIC;
    \priority_reg[2]_rep_13\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_12 : out STD_LOGIC;
    \priority_reg[5]_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_16\ : out STD_LOGIC;
    \priority_reg[2]_rep_14\ : out STD_LOGIC;
    \priority_reg[1]_rep_17\ : out STD_LOGIC;
    \priority_reg[4]_20\ : out STD_LOGIC;
    \priority_reg[5]_16\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_6\ : out STD_LOGIC;
    \priority_reg[5]_17\ : out STD_LOGIC;
    \priority_reg[4]_21\ : out STD_LOGIC;
    \priority_reg[4]_22\ : out STD_LOGIC;
    \priority_reg[3]_13\ : out STD_LOGIC;
    \priority_reg[5]_18\ : out STD_LOGIC;
    \priority_reg[3]_14\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_13 : out STD_LOGIC;
    SRAM_reg_0_35 : out STD_LOGIC;
    \priority_reg[3]_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_18\ : out STD_LOGIC;
    \priority_reg[1]_rep_19\ : out STD_LOGIC;
    \priority_reg[2]_rep_15\ : out STD_LOGIC;
    \priority_reg[1]_rep_20\ : out STD_LOGIC;
    \priority_reg[5]_19\ : out STD_LOGIC;
    \priority_reg[3]_16\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_14 : out STD_LOGIC;
    SRAM_reg_0_36 : out STD_LOGIC;
    \priority_reg[5]_20\ : out STD_LOGIC;
    \priority_reg[5]_21\ : out STD_LOGIC;
    \priority_reg[3]_17\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_15 : out STD_LOGIC;
    \priority_reg[5]_22\ : out STD_LOGIC;
    \priority_reg[3]_18\ : out STD_LOGIC;
    \priority_reg[4]_23\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_1\ : out STD_LOGIC;
    \priority_reg[5]_23\ : out STD_LOGIC;
    \priority_reg[4]_24\ : out STD_LOGIC;
    \priority_reg[2]_rep__1_2\ : out STD_LOGIC;
    \priority_reg[4]_25\ : out STD_LOGIC;
    \priority_reg[3]_19\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_16 : out STD_LOGIC;
    \priority_reg[3]_20\ : out STD_LOGIC;
    \priority_reg[3]_21\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_7\ : out STD_LOGIC;
    \priority_reg[3]_22\ : out STD_LOGIC;
    \priority_reg[5]_24\ : out STD_LOGIC;
    \priority_reg[5]_25\ : out STD_LOGIC;
    SRAM_reg_0_37 : out STD_LOGIC;
    \priority_reg[5]_26\ : out STD_LOGIC;
    \priority_reg[5]_27\ : out STD_LOGIC;
    \priority_reg[4]_26\ : out STD_LOGIC;
    \priority_reg[3]_23\ : out STD_LOGIC;
    \priority_reg[4]_27\ : out STD_LOGIC;
    \priority_reg[4]_28\ : out STD_LOGIC;
    \priority_reg[4]_29\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_17 : out STD_LOGIC;
    \priority_reg[5]_28\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_8\ : out STD_LOGIC;
    \priority_reg[5]_29\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_18 : out STD_LOGIC;
    SRAM_reg_0_38 : out STD_LOGIC;
    \priority_reg[5]_30\ : out STD_LOGIC;
    \priority_reg[5]_31\ : out STD_LOGIC;
    \priority_reg[5]_32\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_19 : out STD_LOGIC;
    \priority_reg[5]_33\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_20 : out STD_LOGIC;
    \priority_reg[4]_30\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_21 : out STD_LOGIC;
    \priority_reg[3]_24\ : out STD_LOGIC;
    \priority_reg[4]_31\ : out STD_LOGIC;
    \priority_reg[4]_32\ : out STD_LOGIC;
    \priority_reg[5]_34\ : out STD_LOGIC;
    SRAM_reg_0_39 : out STD_LOGIC;
    SRAM_reg_0_40 : out STD_LOGIC;
    \priority_reg[4]_33\ : out STD_LOGIC;
    \priority_reg[4]_34\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_22 : out STD_LOGIC;
    \priority_reg[3]_25\ : out STD_LOGIC;
    \priority_reg[5]_35\ : out STD_LOGIC;
    \priority_reg[1]_rep__1\ : out STD_LOGIC;
    SRAM_reg_0_41 : out STD_LOGIC;
    \priority_reg[3]_26\ : out STD_LOGIC;
    \priority_reg[3]_27\ : out STD_LOGIC;
    \priority_reg[3]_28\ : out STD_LOGIC;
    \priority_reg[3]_29\ : out STD_LOGIC;
    SRAM_reg_0_42 : out STD_LOGIC;
    \priority_reg[4]_35\ : out STD_LOGIC;
    \priority_reg[3]_30\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_23 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_24 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_25 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_26 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_27 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_28 : out STD_LOGIC;
    \priority_reg[3]_31\ : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_29 : out STD_LOGIC;
    SPI_OPEN_LOOP_sync_reg_30 : out STD_LOGIC;
    \AERIN_ADDR[6]\ : out STD_LOGIC;
    \AERIN_ADDR[6]_0\ : out STD_LOGIC;
    \AERIN_ADDR[6]_1\ : out STD_LOGIC;
    \AERIN_ADDR[6]_2\ : out STD_LOGIC;
    \AERIN_ADDR[6]_3\ : out STD_LOGIC;
    \AERIN_ADDR[6]_4\ : out STD_LOGIC;
    \AERIN_ADDR[6]_5\ : out STD_LOGIC;
    \AERIN_ADDR[6]_6\ : out STD_LOGIC;
    \AERIN_ADDR[6]_7\ : out STD_LOGIC;
    \AERIN_ADDR[6]_8\ : out STD_LOGIC;
    \AERIN_ADDR[6]_9\ : out STD_LOGIC;
    \AERIN_ADDR[6]_10\ : out STD_LOGIC;
    \AERIN_ADDR[6]_11\ : out STD_LOGIC;
    \AERIN_ADDR[6]_12\ : out STD_LOGIC;
    \AERIN_ADDR[6]_13\ : out STD_LOGIC;
    \AERIN_ADDR[6]_14\ : out STD_LOGIC;
    \AERIN_ADDR[6]_15\ : out STD_LOGIC;
    \AERIN_ADDR[6]_16\ : out STD_LOGIC;
    \AERIN_ADDR[6]_17\ : out STD_LOGIC;
    \AERIN_ADDR[6]_18\ : out STD_LOGIC;
    \AERIN_ADDR[6]_19\ : out STD_LOGIC;
    \AERIN_ADDR[6]_20\ : out STD_LOGIC;
    \AERIN_ADDR[6]_21\ : out STD_LOGIC;
    \AERIN_ADDR[6]_22\ : out STD_LOGIC;
    \AERIN_ADDR[6]_23\ : out STD_LOGIC;
    \AERIN_ADDR[6]_24\ : out STD_LOGIC;
    \AERIN_ADDR[6]_25\ : out STD_LOGIC;
    \AERIN_ADDR[6]_26\ : out STD_LOGIC;
    \AERIN_ADDR[6]_27\ : out STD_LOGIC;
    \AERIN_ADDR[6]_28\ : out STD_LOGIC;
    \AERIN_ADDR[6]_29\ : out STD_LOGIC;
    \AERIN_ADDR[6]_30\ : out STD_LOGIC;
    SRAM_reg_0_43 : out STD_LOGIC;
    SRAM_reg_1_7 : out STD_LOGIC;
    SRAM_reg_0_44 : out STD_LOGIC;
    SRAM_reg_0_45 : out STD_LOGIC;
    SPI_GATE_ACTIVITY_sync_reg : out STD_LOGIC;
    SRAM_reg_0_46 : out STD_LOGIC;
    SRAM_reg_0_47 : out STD_LOGIC;
    SRAM_reg_1_8 : out STD_LOGIC;
    SRAM_reg_0_48 : out STD_LOGIC;
    SRAM_reg_1_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_10 : out STD_LOGIC;
    SRAM_reg_1_11 : out STD_LOGIC;
    SRAM_reg_0_49 : out STD_LOGIC;
    SRAM_reg_1_12 : out STD_LOGIC;
    SRAM_reg_0_50 : out STD_LOGIC;
    SRAM_reg_0_51 : out STD_LOGIC;
    SRAM_reg_0_52 : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \neuron_state_monitor_samp[2]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    event_inh : in STD_LOGIC;
    \SRAM_reg_0_i_94__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk2[0].NEUR_V_UP_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \genblk2[1].NEUR_V_UP_reg[1]_0\ : in STD_LOGIC;
    \genblk2[2].NEUR_V_UP_reg[2]_0\ : in STD_LOGIC;
    \genblk2[3].NEUR_V_UP_reg[3]_0\ : in STD_LOGIC;
    \genblk2[4].NEUR_V_UP_reg[4]_0\ : in STD_LOGIC;
    \genblk2[5].NEUR_V_UP_reg[5]_0\ : in STD_LOGIC;
    \genblk2[6].NEUR_V_UP_reg[6]_0\ : in STD_LOGIC;
    \genblk2[7].NEUR_V_UP_reg[7]_0\ : in STD_LOGIC;
    \genblk2[8].NEUR_V_UP_reg[8]_0\ : in STD_LOGIC;
    \genblk2[9].NEUR_V_UP_reg[9]_0\ : in STD_LOGIC;
    \genblk2[10].NEUR_V_UP_reg[10]_0\ : in STD_LOGIC;
    \genblk2[11].NEUR_V_UP_reg[11]_0\ : in STD_LOGIC;
    \genblk2[12].NEUR_V_UP_reg[12]_0\ : in STD_LOGIC;
    \genblk2[13].NEUR_V_UP_reg[13]_0\ : in STD_LOGIC;
    \genblk2[14].NEUR_V_UP_reg[14]_0\ : in STD_LOGIC;
    \genblk2[15].NEUR_V_UP_reg[15]_0\ : in STD_LOGIC;
    \genblk2[16].NEUR_V_UP_reg[16]_0\ : in STD_LOGIC;
    \genblk2[17].NEUR_V_UP_reg[17]_0\ : in STD_LOGIC;
    \genblk2[18].NEUR_V_UP_reg[18]_0\ : in STD_LOGIC;
    \genblk2[19].NEUR_V_UP_reg[19]_0\ : in STD_LOGIC;
    \genblk2[20].NEUR_V_UP_reg[20]_0\ : in STD_LOGIC;
    \genblk2[21].NEUR_V_UP_reg[21]_0\ : in STD_LOGIC;
    \genblk2[22].NEUR_V_UP_reg[22]_0\ : in STD_LOGIC;
    \genblk2[23].NEUR_V_UP_reg[23]_0\ : in STD_LOGIC;
    \genblk2[24].NEUR_V_UP_reg[24]_0\ : in STD_LOGIC;
    \genblk2[25].NEUR_V_UP_reg[25]_0\ : in STD_LOGIC;
    \genblk2[26].NEUR_V_UP_reg[26]_0\ : in STD_LOGIC;
    \genblk2[27].NEUR_V_UP_reg[27]_0\ : in STD_LOGIC;
    \genblk2[28].NEUR_V_UP_reg[28]_0\ : in STD_LOGIC;
    \genblk2[29].NEUR_V_UP_reg[29]_0\ : in STD_LOGIC;
    \genblk2[30].NEUR_V_UP_reg[30]_0\ : in STD_LOGIC;
    \genblk2[31].NEUR_V_UP_reg[31]_0\ : in STD_LOGIC;
    \genblk2[32].NEUR_V_UP_reg[32]_0\ : in STD_LOGIC;
    \genblk2[33].NEUR_V_UP_reg[33]_0\ : in STD_LOGIC;
    \genblk2[34].NEUR_V_UP_reg[34]_0\ : in STD_LOGIC;
    \genblk2[35].NEUR_V_UP_reg[35]_0\ : in STD_LOGIC;
    \genblk2[36].NEUR_V_UP_reg[36]_0\ : in STD_LOGIC;
    \genblk2[37].NEUR_V_UP_reg[37]_0\ : in STD_LOGIC;
    \genblk2[38].NEUR_V_UP_reg[38]_0\ : in STD_LOGIC;
    \genblk2[39].NEUR_V_UP_reg[39]_0\ : in STD_LOGIC;
    \genblk2[40].NEUR_V_UP_reg[40]_0\ : in STD_LOGIC;
    \genblk2[41].NEUR_V_UP_reg[41]_0\ : in STD_LOGIC;
    \genblk2[42].NEUR_V_UP_reg[42]_0\ : in STD_LOGIC;
    \genblk2[43].NEUR_V_UP_reg[43]_0\ : in STD_LOGIC;
    \genblk2[44].NEUR_V_UP_reg[44]_0\ : in STD_LOGIC;
    \genblk2[45].NEUR_V_UP_reg[45]_0\ : in STD_LOGIC;
    \genblk2[46].NEUR_V_UP_reg[46]_0\ : in STD_LOGIC;
    \genblk2[47].NEUR_V_UP_reg[47]_0\ : in STD_LOGIC;
    \genblk2[48].NEUR_V_UP_reg[48]_0\ : in STD_LOGIC;
    \genblk2[49].NEUR_V_UP_reg[49]_0\ : in STD_LOGIC;
    \genblk2[50].NEUR_V_UP_reg[50]_0\ : in STD_LOGIC;
    \genblk2[51].NEUR_V_UP_reg[51]_0\ : in STD_LOGIC;
    \genblk2[52].NEUR_V_UP_reg[52]_0\ : in STD_LOGIC;
    \genblk2[53].NEUR_V_UP_reg[53]_0\ : in STD_LOGIC;
    \genblk2[54].NEUR_V_UP_reg[54]_0\ : in STD_LOGIC;
    \genblk2[55].NEUR_V_UP_reg[55]_0\ : in STD_LOGIC;
    \genblk2[56].NEUR_V_UP_reg[56]_0\ : in STD_LOGIC;
    \genblk2[57].NEUR_V_UP_reg[57]_0\ : in STD_LOGIC;
    \genblk2[58].NEUR_V_UP_reg[58]_0\ : in STD_LOGIC;
    \genblk2[59].NEUR_V_UP_reg[59]_0\ : in STD_LOGIC;
    \genblk2[60].NEUR_V_UP_reg[60]_0\ : in STD_LOGIC;
    \genblk2[61].NEUR_V_UP_reg[61]_0\ : in STD_LOGIC;
    \genblk2[62].NEUR_V_UP_reg[62]_0\ : in STD_LOGIC;
    \genblk2[63].NEUR_V_UP_reg[63]_0\ : in STD_LOGIC;
    \genblk2[64].NEUR_V_UP_reg[64]_0\ : in STD_LOGIC;
    \genblk2[65].NEUR_V_UP_reg[65]_0\ : in STD_LOGIC;
    \genblk2[66].NEUR_V_UP_reg[66]_0\ : in STD_LOGIC;
    \genblk2[67].NEUR_V_UP_reg[67]_0\ : in STD_LOGIC;
    \genblk2[68].NEUR_V_UP_reg[68]_0\ : in STD_LOGIC;
    \genblk2[69].NEUR_V_UP_reg[69]_0\ : in STD_LOGIC;
    \genblk2[70].NEUR_V_UP_reg[70]_0\ : in STD_LOGIC;
    \genblk2[71].NEUR_V_UP_reg[71]_0\ : in STD_LOGIC;
    \genblk2[72].NEUR_V_UP_reg[72]_0\ : in STD_LOGIC;
    \genblk2[73].NEUR_V_UP_reg[73]_0\ : in STD_LOGIC;
    \genblk2[74].NEUR_V_UP_reg[74]_0\ : in STD_LOGIC;
    \genblk2[75].NEUR_V_UP_reg[75]_0\ : in STD_LOGIC;
    \genblk2[76].NEUR_V_UP_reg[76]_0\ : in STD_LOGIC;
    \genblk2[77].NEUR_V_UP_reg[77]_0\ : in STD_LOGIC;
    \genblk2[78].NEUR_V_UP_reg[78]_0\ : in STD_LOGIC;
    \genblk2[79].NEUR_V_UP_reg[79]_0\ : in STD_LOGIC;
    \genblk2[80].NEUR_V_UP_reg[80]_0\ : in STD_LOGIC;
    \genblk2[81].NEUR_V_UP_reg[81]_0\ : in STD_LOGIC;
    \genblk2[82].NEUR_V_UP_reg[82]_0\ : in STD_LOGIC;
    \genblk2[83].NEUR_V_UP_reg[83]_0\ : in STD_LOGIC;
    \genblk2[84].NEUR_V_UP_reg[84]_0\ : in STD_LOGIC;
    \genblk2[85].NEUR_V_UP_reg[85]_0\ : in STD_LOGIC;
    \genblk2[86].NEUR_V_UP_reg[86]_0\ : in STD_LOGIC;
    \genblk2[87].NEUR_V_UP_reg[87]_0\ : in STD_LOGIC;
    \genblk2[88].NEUR_V_UP_reg[88]_0\ : in STD_LOGIC;
    \genblk2[89].NEUR_V_UP_reg[89]_0\ : in STD_LOGIC;
    \genblk2[90].NEUR_V_UP_reg[90]_0\ : in STD_LOGIC;
    \genblk2[91].NEUR_V_UP_reg[91]_0\ : in STD_LOGIC;
    \genblk2[92].NEUR_V_UP_reg[92]_0\ : in STD_LOGIC;
    \genblk2[93].NEUR_V_UP_reg[93]_0\ : in STD_LOGIC;
    \genblk2[94].NEUR_V_UP_reg[94]_0\ : in STD_LOGIC;
    \genblk2[95].NEUR_V_UP_reg[95]_0\ : in STD_LOGIC;
    \genblk2[96].NEUR_V_UP_reg[96]_0\ : in STD_LOGIC;
    \genblk2[97].NEUR_V_UP_reg[97]_0\ : in STD_LOGIC;
    \genblk2[98].NEUR_V_UP_reg[98]_0\ : in STD_LOGIC;
    \genblk2[99].NEUR_V_UP_reg[99]_0\ : in STD_LOGIC;
    \genblk2[100].NEUR_V_UP_reg[100]_0\ : in STD_LOGIC;
    \genblk2[101].NEUR_V_UP_reg[101]_0\ : in STD_LOGIC;
    \genblk2[102].NEUR_V_UP_reg[102]_0\ : in STD_LOGIC;
    \genblk2[103].NEUR_V_UP_reg[103]_0\ : in STD_LOGIC;
    \genblk2[104].NEUR_V_UP_reg[104]_0\ : in STD_LOGIC;
    \genblk2[105].NEUR_V_UP_reg[105]_0\ : in STD_LOGIC;
    \genblk2[106].NEUR_V_UP_reg[106]_0\ : in STD_LOGIC;
    \genblk2[107].NEUR_V_UP_reg[107]_0\ : in STD_LOGIC;
    \genblk2[108].NEUR_V_UP_reg[108]_0\ : in STD_LOGIC;
    \genblk2[109].NEUR_V_UP_reg[109]_0\ : in STD_LOGIC;
    \genblk2[110].NEUR_V_UP_reg[110]_0\ : in STD_LOGIC;
    \genblk2[111].NEUR_V_UP_reg[111]_0\ : in STD_LOGIC;
    \genblk2[112].NEUR_V_UP_reg[112]_0\ : in STD_LOGIC;
    \genblk2[113].NEUR_V_UP_reg[113]_0\ : in STD_LOGIC;
    \genblk2[114].NEUR_V_UP_reg[114]_0\ : in STD_LOGIC;
    \genblk2[115].NEUR_V_UP_reg[115]_0\ : in STD_LOGIC;
    \genblk2[116].NEUR_V_UP_reg[116]_0\ : in STD_LOGIC;
    \genblk2[117].NEUR_V_UP_reg[117]_0\ : in STD_LOGIC;
    \genblk2[118].NEUR_V_UP_reg[118]_0\ : in STD_LOGIC;
    \genblk2[119].NEUR_V_UP_reg[119]_0\ : in STD_LOGIC;
    \genblk2[120].NEUR_V_UP_reg[120]_0\ : in STD_LOGIC;
    \genblk2[121].NEUR_V_UP_reg[121]_0\ : in STD_LOGIC;
    \genblk2[122].NEUR_V_UP_reg[122]_0\ : in STD_LOGIC;
    \genblk2[123].NEUR_V_UP_reg[123]_0\ : in STD_LOGIC;
    \genblk2[124].NEUR_V_UP_reg[124]_0\ : in STD_LOGIC;
    \genblk2[125].NEUR_V_UP_reg[125]_0\ : in STD_LOGIC;
    \genblk2[126].NEUR_V_UP_reg[126]_0\ : in STD_LOGIC;
    \genblk2[127].NEUR_V_UP_reg[127]_0\ : in STD_LOGIC;
    \genblk2[128].NEUR_V_UP_reg[128]_0\ : in STD_LOGIC;
    \genblk2[129].NEUR_V_UP_reg[129]_0\ : in STD_LOGIC;
    \genblk2[130].NEUR_V_UP_reg[130]_0\ : in STD_LOGIC;
    \genblk2[131].NEUR_V_UP_reg[131]_0\ : in STD_LOGIC;
    \genblk2[132].NEUR_V_UP_reg[132]_0\ : in STD_LOGIC;
    \genblk2[133].NEUR_V_UP_reg[133]_0\ : in STD_LOGIC;
    \genblk2[134].NEUR_V_UP_reg[134]_0\ : in STD_LOGIC;
    \genblk2[135].NEUR_V_UP_reg[135]_0\ : in STD_LOGIC;
    \genblk2[136].NEUR_V_UP_reg[136]_0\ : in STD_LOGIC;
    \genblk2[137].NEUR_V_UP_reg[137]_0\ : in STD_LOGIC;
    \genblk2[138].NEUR_V_UP_reg[138]_0\ : in STD_LOGIC;
    \genblk2[139].NEUR_V_UP_reg[139]_0\ : in STD_LOGIC;
    \genblk2[140].NEUR_V_UP_reg[140]_0\ : in STD_LOGIC;
    \genblk2[141].NEUR_V_UP_reg[141]_0\ : in STD_LOGIC;
    \genblk2[142].NEUR_V_UP_reg[142]_0\ : in STD_LOGIC;
    \genblk2[143].NEUR_V_UP_reg[143]_0\ : in STD_LOGIC;
    \genblk2[144].NEUR_V_UP_reg[144]_0\ : in STD_LOGIC;
    \genblk2[145].NEUR_V_UP_reg[145]_0\ : in STD_LOGIC;
    \genblk2[146].NEUR_V_UP_reg[146]_0\ : in STD_LOGIC;
    \genblk2[147].NEUR_V_UP_reg[147]_0\ : in STD_LOGIC;
    \genblk2[148].NEUR_V_UP_reg[148]_0\ : in STD_LOGIC;
    \genblk2[149].NEUR_V_UP_reg[149]_0\ : in STD_LOGIC;
    \genblk2[150].NEUR_V_UP_reg[150]_0\ : in STD_LOGIC;
    \genblk2[151].NEUR_V_UP_reg[151]_0\ : in STD_LOGIC;
    \genblk2[152].NEUR_V_UP_reg[152]_0\ : in STD_LOGIC;
    \genblk2[153].NEUR_V_UP_reg[153]_0\ : in STD_LOGIC;
    \genblk2[154].NEUR_V_UP_reg[154]_0\ : in STD_LOGIC;
    \genblk2[155].NEUR_V_UP_reg[155]_0\ : in STD_LOGIC;
    \genblk2[156].NEUR_V_UP_reg[156]_0\ : in STD_LOGIC;
    \genblk2[157].NEUR_V_UP_reg[157]_0\ : in STD_LOGIC;
    \genblk2[158].NEUR_V_UP_reg[158]_0\ : in STD_LOGIC;
    \genblk2[159].NEUR_V_UP_reg[159]_0\ : in STD_LOGIC;
    \genblk2[160].NEUR_V_UP_reg[160]_0\ : in STD_LOGIC;
    \genblk2[161].NEUR_V_UP_reg[161]_0\ : in STD_LOGIC;
    \genblk2[162].NEUR_V_UP_reg[162]_0\ : in STD_LOGIC;
    \genblk2[163].NEUR_V_UP_reg[163]_0\ : in STD_LOGIC;
    \genblk2[164].NEUR_V_UP_reg[164]_0\ : in STD_LOGIC;
    \genblk2[165].NEUR_V_UP_reg[165]_0\ : in STD_LOGIC;
    \genblk2[166].NEUR_V_UP_reg[166]_0\ : in STD_LOGIC;
    \genblk2[167].NEUR_V_UP_reg[167]_0\ : in STD_LOGIC;
    \genblk2[168].NEUR_V_UP_reg[168]_0\ : in STD_LOGIC;
    \genblk2[169].NEUR_V_UP_reg[169]_0\ : in STD_LOGIC;
    \genblk2[170].NEUR_V_UP_reg[170]_0\ : in STD_LOGIC;
    \genblk2[171].NEUR_V_UP_reg[171]_0\ : in STD_LOGIC;
    \genblk2[172].NEUR_V_UP_reg[172]_0\ : in STD_LOGIC;
    \genblk2[173].NEUR_V_UP_reg[173]_0\ : in STD_LOGIC;
    \genblk2[174].NEUR_V_UP_reg[174]_0\ : in STD_LOGIC;
    \genblk2[175].NEUR_V_UP_reg[175]_0\ : in STD_LOGIC;
    \genblk2[176].NEUR_V_UP_reg[176]_0\ : in STD_LOGIC;
    \genblk2[177].NEUR_V_UP_reg[177]_0\ : in STD_LOGIC;
    \genblk2[178].NEUR_V_UP_reg[178]_0\ : in STD_LOGIC;
    \genblk2[179].NEUR_V_UP_reg[179]_0\ : in STD_LOGIC;
    \genblk2[180].NEUR_V_UP_reg[180]_0\ : in STD_LOGIC;
    \genblk2[181].NEUR_V_UP_reg[181]_0\ : in STD_LOGIC;
    \genblk2[182].NEUR_V_UP_reg[182]_0\ : in STD_LOGIC;
    \genblk2[183].NEUR_V_UP_reg[183]_0\ : in STD_LOGIC;
    \genblk2[184].NEUR_V_UP_reg[184]_0\ : in STD_LOGIC;
    \genblk2[185].NEUR_V_UP_reg[185]_0\ : in STD_LOGIC;
    \genblk2[186].NEUR_V_UP_reg[186]_0\ : in STD_LOGIC;
    \genblk2[187].NEUR_V_UP_reg[187]_0\ : in STD_LOGIC;
    \genblk2[188].NEUR_V_UP_reg[188]_0\ : in STD_LOGIC;
    \genblk2[189].NEUR_V_UP_reg[189]_0\ : in STD_LOGIC;
    \genblk2[190].NEUR_V_UP_reg[190]_0\ : in STD_LOGIC;
    \genblk2[191].NEUR_V_UP_reg[191]_0\ : in STD_LOGIC;
    \genblk2[192].NEUR_V_UP_reg[192]_0\ : in STD_LOGIC;
    \genblk2[193].NEUR_V_UP_reg[193]_0\ : in STD_LOGIC;
    \genblk2[194].NEUR_V_UP_reg[194]_0\ : in STD_LOGIC;
    \genblk2[195].NEUR_V_UP_reg[195]_0\ : in STD_LOGIC;
    \genblk2[196].NEUR_V_UP_reg[196]_0\ : in STD_LOGIC;
    \genblk2[197].NEUR_V_UP_reg[197]_0\ : in STD_LOGIC;
    \genblk2[198].NEUR_V_UP_reg[198]_0\ : in STD_LOGIC;
    \genblk2[199].NEUR_V_UP_reg[199]_0\ : in STD_LOGIC;
    \genblk2[200].NEUR_V_UP_reg[200]_0\ : in STD_LOGIC;
    \genblk2[201].NEUR_V_UP_reg[201]_0\ : in STD_LOGIC;
    \genblk2[202].NEUR_V_UP_reg[202]_0\ : in STD_LOGIC;
    \genblk2[203].NEUR_V_UP_reg[203]_0\ : in STD_LOGIC;
    \genblk2[204].NEUR_V_UP_reg[204]_0\ : in STD_LOGIC;
    \genblk2[205].NEUR_V_UP_reg[205]_0\ : in STD_LOGIC;
    \genblk2[206].NEUR_V_UP_reg[206]_0\ : in STD_LOGIC;
    \genblk2[207].NEUR_V_UP_reg[207]_0\ : in STD_LOGIC;
    \genblk2[208].NEUR_V_UP_reg[208]_0\ : in STD_LOGIC;
    \genblk2[209].NEUR_V_UP_reg[209]_0\ : in STD_LOGIC;
    \genblk2[210].NEUR_V_UP_reg[210]_0\ : in STD_LOGIC;
    \genblk2[211].NEUR_V_UP_reg[211]_0\ : in STD_LOGIC;
    \genblk2[212].NEUR_V_UP_reg[212]_0\ : in STD_LOGIC;
    \genblk2[213].NEUR_V_UP_reg[213]_0\ : in STD_LOGIC;
    \genblk2[214].NEUR_V_UP_reg[214]_0\ : in STD_LOGIC;
    \genblk2[215].NEUR_V_UP_reg[215]_0\ : in STD_LOGIC;
    \genblk2[216].NEUR_V_UP_reg[216]_0\ : in STD_LOGIC;
    \genblk2[217].NEUR_V_UP_reg[217]_0\ : in STD_LOGIC;
    \genblk2[218].NEUR_V_UP_reg[218]_0\ : in STD_LOGIC;
    \genblk2[219].NEUR_V_UP_reg[219]_0\ : in STD_LOGIC;
    \genblk2[220].NEUR_V_UP_reg[220]_0\ : in STD_LOGIC;
    \genblk2[221].NEUR_V_UP_reg[221]_0\ : in STD_LOGIC;
    \genblk2[222].NEUR_V_UP_reg[222]_0\ : in STD_LOGIC;
    \genblk2[223].NEUR_V_UP_reg[223]_0\ : in STD_LOGIC;
    \genblk2[224].NEUR_V_UP_reg[224]_0\ : in STD_LOGIC;
    \genblk2[225].NEUR_V_UP_reg[225]_0\ : in STD_LOGIC;
    \genblk2[226].NEUR_V_UP_reg[226]_0\ : in STD_LOGIC;
    \genblk2[227].NEUR_V_UP_reg[227]_0\ : in STD_LOGIC;
    \genblk2[228].NEUR_V_UP_reg[228]_0\ : in STD_LOGIC;
    \genblk2[229].NEUR_V_UP_reg[229]_0\ : in STD_LOGIC;
    \genblk2[230].NEUR_V_UP_reg[230]_0\ : in STD_LOGIC;
    \genblk2[231].NEUR_V_UP_reg[231]_0\ : in STD_LOGIC;
    \genblk2[232].NEUR_V_UP_reg[232]_0\ : in STD_LOGIC;
    \genblk2[233].NEUR_V_UP_reg[233]_0\ : in STD_LOGIC;
    \genblk2[234].NEUR_V_UP_reg[234]_0\ : in STD_LOGIC;
    \genblk2[235].NEUR_V_UP_reg[235]_0\ : in STD_LOGIC;
    \genblk2[236].NEUR_V_UP_reg[236]_0\ : in STD_LOGIC;
    \genblk2[237].NEUR_V_UP_reg[237]_0\ : in STD_LOGIC;
    \genblk2[238].NEUR_V_UP_reg[238]_0\ : in STD_LOGIC;
    \genblk2[239].NEUR_V_UP_reg[239]_0\ : in STD_LOGIC;
    \genblk2[240].NEUR_V_UP_reg[240]_0\ : in STD_LOGIC;
    \genblk2[241].NEUR_V_UP_reg[241]_0\ : in STD_LOGIC;
    \genblk2[242].NEUR_V_UP_reg[242]_0\ : in STD_LOGIC;
    \genblk2[243].NEUR_V_UP_reg[243]_0\ : in STD_LOGIC;
    \genblk2[244].NEUR_V_UP_reg[244]_0\ : in STD_LOGIC;
    \genblk2[245].NEUR_V_UP_reg[245]_0\ : in STD_LOGIC;
    \genblk2[246].NEUR_V_UP_reg[246]_0\ : in STD_LOGIC;
    \genblk2[247].NEUR_V_UP_reg[247]_0\ : in STD_LOGIC;
    \genblk2[248].NEUR_V_UP_reg[248]_0\ : in STD_LOGIC;
    \genblk2[249].NEUR_V_UP_reg[249]_0\ : in STD_LOGIC;
    \genblk2[250].NEUR_V_UP_reg[250]_0\ : in STD_LOGIC;
    \genblk2[251].NEUR_V_UP_reg[251]_0\ : in STD_LOGIC;
    \genblk2[252].NEUR_V_UP_reg[252]_0\ : in STD_LOGIC;
    \genblk2[253].NEUR_V_UP_reg[253]_0\ : in STD_LOGIC;
    \genblk2[254].NEUR_V_UP_reg[254]_0\ : in STD_LOGIC;
    \genblk2[255].NEUR_V_UP_reg[255]_0\ : in STD_LOGIC;
    \genblk2[0].NEUR_V_DOWN_reg[0]_0\ : in STD_LOGIC;
    \genblk2[1].NEUR_V_DOWN_reg[1]_0\ : in STD_LOGIC;
    \genblk2[2].NEUR_V_DOWN_reg[2]_0\ : in STD_LOGIC;
    \genblk2[3].NEUR_V_DOWN_reg[3]_0\ : in STD_LOGIC;
    \genblk2[4].NEUR_V_DOWN_reg[4]_0\ : in STD_LOGIC;
    \genblk2[5].NEUR_V_DOWN_reg[5]_0\ : in STD_LOGIC;
    \genblk2[6].NEUR_V_DOWN_reg[6]_0\ : in STD_LOGIC;
    \genblk2[7].NEUR_V_DOWN_reg[7]_0\ : in STD_LOGIC;
    \genblk2[8].NEUR_V_DOWN_reg[8]_0\ : in STD_LOGIC;
    \genblk2[9].NEUR_V_DOWN_reg[9]_0\ : in STD_LOGIC;
    \genblk2[10].NEUR_V_DOWN_reg[10]_0\ : in STD_LOGIC;
    \genblk2[11].NEUR_V_DOWN_reg[11]_0\ : in STD_LOGIC;
    \genblk2[12].NEUR_V_DOWN_reg[12]_0\ : in STD_LOGIC;
    \genblk2[13].NEUR_V_DOWN_reg[13]_0\ : in STD_LOGIC;
    \genblk2[14].NEUR_V_DOWN_reg[14]_0\ : in STD_LOGIC;
    \genblk2[15].NEUR_V_DOWN_reg[15]_0\ : in STD_LOGIC;
    \genblk2[16].NEUR_V_DOWN_reg[16]_0\ : in STD_LOGIC;
    \genblk2[17].NEUR_V_DOWN_reg[17]_0\ : in STD_LOGIC;
    \genblk2[18].NEUR_V_DOWN_reg[18]_0\ : in STD_LOGIC;
    \genblk2[19].NEUR_V_DOWN_reg[19]_0\ : in STD_LOGIC;
    \genblk2[20].NEUR_V_DOWN_reg[20]_0\ : in STD_LOGIC;
    \genblk2[21].NEUR_V_DOWN_reg[21]_0\ : in STD_LOGIC;
    \genblk2[22].NEUR_V_DOWN_reg[22]_0\ : in STD_LOGIC;
    \genblk2[23].NEUR_V_DOWN_reg[23]_0\ : in STD_LOGIC;
    \genblk2[24].NEUR_V_DOWN_reg[24]_0\ : in STD_LOGIC;
    \genblk2[25].NEUR_V_DOWN_reg[25]_0\ : in STD_LOGIC;
    \genblk2[26].NEUR_V_DOWN_reg[26]_0\ : in STD_LOGIC;
    \genblk2[27].NEUR_V_DOWN_reg[27]_0\ : in STD_LOGIC;
    \genblk2[28].NEUR_V_DOWN_reg[28]_0\ : in STD_LOGIC;
    \genblk2[29].NEUR_V_DOWN_reg[29]_0\ : in STD_LOGIC;
    \genblk2[30].NEUR_V_DOWN_reg[30]_0\ : in STD_LOGIC;
    \genblk2[31].NEUR_V_DOWN_reg[31]_0\ : in STD_LOGIC;
    \genblk2[32].NEUR_V_DOWN_reg[32]_0\ : in STD_LOGIC;
    \genblk2[33].NEUR_V_DOWN_reg[33]_0\ : in STD_LOGIC;
    \genblk2[34].NEUR_V_DOWN_reg[34]_0\ : in STD_LOGIC;
    \genblk2[35].NEUR_V_DOWN_reg[35]_0\ : in STD_LOGIC;
    \genblk2[36].NEUR_V_DOWN_reg[36]_0\ : in STD_LOGIC;
    \genblk2[37].NEUR_V_DOWN_reg[37]_0\ : in STD_LOGIC;
    \genblk2[38].NEUR_V_DOWN_reg[38]_0\ : in STD_LOGIC;
    \genblk2[39].NEUR_V_DOWN_reg[39]_0\ : in STD_LOGIC;
    \genblk2[40].NEUR_V_DOWN_reg[40]_0\ : in STD_LOGIC;
    \genblk2[41].NEUR_V_DOWN_reg[41]_0\ : in STD_LOGIC;
    \genblk2[42].NEUR_V_DOWN_reg[42]_0\ : in STD_LOGIC;
    \genblk2[43].NEUR_V_DOWN_reg[43]_0\ : in STD_LOGIC;
    \genblk2[44].NEUR_V_DOWN_reg[44]_0\ : in STD_LOGIC;
    \genblk2[45].NEUR_V_DOWN_reg[45]_0\ : in STD_LOGIC;
    \genblk2[46].NEUR_V_DOWN_reg[46]_0\ : in STD_LOGIC;
    \genblk2[47].NEUR_V_DOWN_reg[47]_0\ : in STD_LOGIC;
    \genblk2[48].NEUR_V_DOWN_reg[48]_0\ : in STD_LOGIC;
    \genblk2[49].NEUR_V_DOWN_reg[49]_0\ : in STD_LOGIC;
    \genblk2[50].NEUR_V_DOWN_reg[50]_0\ : in STD_LOGIC;
    \genblk2[51].NEUR_V_DOWN_reg[51]_0\ : in STD_LOGIC;
    \genblk2[52].NEUR_V_DOWN_reg[52]_0\ : in STD_LOGIC;
    \genblk2[53].NEUR_V_DOWN_reg[53]_0\ : in STD_LOGIC;
    \genblk2[54].NEUR_V_DOWN_reg[54]_0\ : in STD_LOGIC;
    \genblk2[55].NEUR_V_DOWN_reg[55]_0\ : in STD_LOGIC;
    \genblk2[56].NEUR_V_DOWN_reg[56]_0\ : in STD_LOGIC;
    \genblk2[57].NEUR_V_DOWN_reg[57]_0\ : in STD_LOGIC;
    \genblk2[58].NEUR_V_DOWN_reg[58]_0\ : in STD_LOGIC;
    \genblk2[59].NEUR_V_DOWN_reg[59]_0\ : in STD_LOGIC;
    \genblk2[60].NEUR_V_DOWN_reg[60]_0\ : in STD_LOGIC;
    \genblk2[61].NEUR_V_DOWN_reg[61]_0\ : in STD_LOGIC;
    \genblk2[62].NEUR_V_DOWN_reg[62]_0\ : in STD_LOGIC;
    \genblk2[63].NEUR_V_DOWN_reg[63]_0\ : in STD_LOGIC;
    \genblk2[64].NEUR_V_DOWN_reg[64]_0\ : in STD_LOGIC;
    \genblk2[65].NEUR_V_DOWN_reg[65]_0\ : in STD_LOGIC;
    \genblk2[66].NEUR_V_DOWN_reg[66]_0\ : in STD_LOGIC;
    \genblk2[67].NEUR_V_DOWN_reg[67]_0\ : in STD_LOGIC;
    \genblk2[68].NEUR_V_DOWN_reg[68]_0\ : in STD_LOGIC;
    \genblk2[69].NEUR_V_DOWN_reg[69]_0\ : in STD_LOGIC;
    \genblk2[70].NEUR_V_DOWN_reg[70]_0\ : in STD_LOGIC;
    \genblk2[71].NEUR_V_DOWN_reg[71]_0\ : in STD_LOGIC;
    \genblk2[72].NEUR_V_DOWN_reg[72]_0\ : in STD_LOGIC;
    \genblk2[73].NEUR_V_DOWN_reg[73]_0\ : in STD_LOGIC;
    \genblk2[74].NEUR_V_DOWN_reg[74]_0\ : in STD_LOGIC;
    \genblk2[75].NEUR_V_DOWN_reg[75]_0\ : in STD_LOGIC;
    \genblk2[76].NEUR_V_DOWN_reg[76]_0\ : in STD_LOGIC;
    \genblk2[77].NEUR_V_DOWN_reg[77]_0\ : in STD_LOGIC;
    \genblk2[78].NEUR_V_DOWN_reg[78]_0\ : in STD_LOGIC;
    \genblk2[79].NEUR_V_DOWN_reg[79]_0\ : in STD_LOGIC;
    \genblk2[80].NEUR_V_DOWN_reg[80]_0\ : in STD_LOGIC;
    \genblk2[81].NEUR_V_DOWN_reg[81]_0\ : in STD_LOGIC;
    \genblk2[82].NEUR_V_DOWN_reg[82]_0\ : in STD_LOGIC;
    \genblk2[83].NEUR_V_DOWN_reg[83]_0\ : in STD_LOGIC;
    \genblk2[84].NEUR_V_DOWN_reg[84]_0\ : in STD_LOGIC;
    \genblk2[85].NEUR_V_DOWN_reg[85]_0\ : in STD_LOGIC;
    \genblk2[86].NEUR_V_DOWN_reg[86]_0\ : in STD_LOGIC;
    \genblk2[87].NEUR_V_DOWN_reg[87]_0\ : in STD_LOGIC;
    \genblk2[88].NEUR_V_DOWN_reg[88]_0\ : in STD_LOGIC;
    \genblk2[89].NEUR_V_DOWN_reg[89]_0\ : in STD_LOGIC;
    \genblk2[90].NEUR_V_DOWN_reg[90]_0\ : in STD_LOGIC;
    \genblk2[91].NEUR_V_DOWN_reg[91]_0\ : in STD_LOGIC;
    \genblk2[92].NEUR_V_DOWN_reg[92]_0\ : in STD_LOGIC;
    \genblk2[93].NEUR_V_DOWN_reg[93]_0\ : in STD_LOGIC;
    \genblk2[94].NEUR_V_DOWN_reg[94]_0\ : in STD_LOGIC;
    \genblk2[95].NEUR_V_DOWN_reg[95]_0\ : in STD_LOGIC;
    \genblk2[96].NEUR_V_DOWN_reg[96]_0\ : in STD_LOGIC;
    \genblk2[97].NEUR_V_DOWN_reg[97]_0\ : in STD_LOGIC;
    \genblk2[98].NEUR_V_DOWN_reg[98]_0\ : in STD_LOGIC;
    \genblk2[99].NEUR_V_DOWN_reg[99]_0\ : in STD_LOGIC;
    \genblk2[100].NEUR_V_DOWN_reg[100]_0\ : in STD_LOGIC;
    \genblk2[101].NEUR_V_DOWN_reg[101]_0\ : in STD_LOGIC;
    \genblk2[102].NEUR_V_DOWN_reg[102]_0\ : in STD_LOGIC;
    \genblk2[103].NEUR_V_DOWN_reg[103]_0\ : in STD_LOGIC;
    \genblk2[104].NEUR_V_DOWN_reg[104]_0\ : in STD_LOGIC;
    \genblk2[105].NEUR_V_DOWN_reg[105]_0\ : in STD_LOGIC;
    \genblk2[106].NEUR_V_DOWN_reg[106]_0\ : in STD_LOGIC;
    \genblk2[107].NEUR_V_DOWN_reg[107]_0\ : in STD_LOGIC;
    \genblk2[108].NEUR_V_DOWN_reg[108]_0\ : in STD_LOGIC;
    \genblk2[109].NEUR_V_DOWN_reg[109]_0\ : in STD_LOGIC;
    \genblk2[110].NEUR_V_DOWN_reg[110]_0\ : in STD_LOGIC;
    \genblk2[111].NEUR_V_DOWN_reg[111]_0\ : in STD_LOGIC;
    \genblk2[112].NEUR_V_DOWN_reg[112]_0\ : in STD_LOGIC;
    \genblk2[113].NEUR_V_DOWN_reg[113]_0\ : in STD_LOGIC;
    \genblk2[114].NEUR_V_DOWN_reg[114]_0\ : in STD_LOGIC;
    \genblk2[115].NEUR_V_DOWN_reg[115]_0\ : in STD_LOGIC;
    \genblk2[116].NEUR_V_DOWN_reg[116]_0\ : in STD_LOGIC;
    \genblk2[117].NEUR_V_DOWN_reg[117]_0\ : in STD_LOGIC;
    \genblk2[118].NEUR_V_DOWN_reg[118]_0\ : in STD_LOGIC;
    \genblk2[119].NEUR_V_DOWN_reg[119]_0\ : in STD_LOGIC;
    \genblk2[120].NEUR_V_DOWN_reg[120]_0\ : in STD_LOGIC;
    \genblk2[121].NEUR_V_DOWN_reg[121]_0\ : in STD_LOGIC;
    \genblk2[122].NEUR_V_DOWN_reg[122]_0\ : in STD_LOGIC;
    \genblk2[123].NEUR_V_DOWN_reg[123]_0\ : in STD_LOGIC;
    \genblk2[124].NEUR_V_DOWN_reg[124]_0\ : in STD_LOGIC;
    \genblk2[125].NEUR_V_DOWN_reg[125]_0\ : in STD_LOGIC;
    \genblk2[126].NEUR_V_DOWN_reg[126]_0\ : in STD_LOGIC;
    \genblk2[127].NEUR_V_DOWN_reg[127]_0\ : in STD_LOGIC;
    \genblk2[128].NEUR_V_DOWN_reg[128]_0\ : in STD_LOGIC;
    \genblk2[129].NEUR_V_DOWN_reg[129]_0\ : in STD_LOGIC;
    \genblk2[130].NEUR_V_DOWN_reg[130]_0\ : in STD_LOGIC;
    \genblk2[131].NEUR_V_DOWN_reg[131]_0\ : in STD_LOGIC;
    \genblk2[132].NEUR_V_DOWN_reg[132]_0\ : in STD_LOGIC;
    \genblk2[133].NEUR_V_DOWN_reg[133]_0\ : in STD_LOGIC;
    \genblk2[134].NEUR_V_DOWN_reg[134]_0\ : in STD_LOGIC;
    \genblk2[135].NEUR_V_DOWN_reg[135]_0\ : in STD_LOGIC;
    \genblk2[136].NEUR_V_DOWN_reg[136]_0\ : in STD_LOGIC;
    \genblk2[137].NEUR_V_DOWN_reg[137]_0\ : in STD_LOGIC;
    \genblk2[138].NEUR_V_DOWN_reg[138]_0\ : in STD_LOGIC;
    \genblk2[139].NEUR_V_DOWN_reg[139]_0\ : in STD_LOGIC;
    \genblk2[140].NEUR_V_DOWN_reg[140]_0\ : in STD_LOGIC;
    \genblk2[141].NEUR_V_DOWN_reg[141]_0\ : in STD_LOGIC;
    \genblk2[142].NEUR_V_DOWN_reg[142]_0\ : in STD_LOGIC;
    \genblk2[143].NEUR_V_DOWN_reg[143]_0\ : in STD_LOGIC;
    \genblk2[144].NEUR_V_DOWN_reg[144]_0\ : in STD_LOGIC;
    \genblk2[145].NEUR_V_DOWN_reg[145]_0\ : in STD_LOGIC;
    \genblk2[146].NEUR_V_DOWN_reg[146]_0\ : in STD_LOGIC;
    \genblk2[147].NEUR_V_DOWN_reg[147]_0\ : in STD_LOGIC;
    \genblk2[148].NEUR_V_DOWN_reg[148]_0\ : in STD_LOGIC;
    \genblk2[149].NEUR_V_DOWN_reg[149]_0\ : in STD_LOGIC;
    \genblk2[150].NEUR_V_DOWN_reg[150]_0\ : in STD_LOGIC;
    \genblk2[151].NEUR_V_DOWN_reg[151]_0\ : in STD_LOGIC;
    \genblk2[152].NEUR_V_DOWN_reg[152]_0\ : in STD_LOGIC;
    \genblk2[153].NEUR_V_DOWN_reg[153]_0\ : in STD_LOGIC;
    \genblk2[154].NEUR_V_DOWN_reg[154]_0\ : in STD_LOGIC;
    \genblk2[155].NEUR_V_DOWN_reg[155]_0\ : in STD_LOGIC;
    \genblk2[156].NEUR_V_DOWN_reg[156]_0\ : in STD_LOGIC;
    \genblk2[157].NEUR_V_DOWN_reg[157]_0\ : in STD_LOGIC;
    \genblk2[158].NEUR_V_DOWN_reg[158]_0\ : in STD_LOGIC;
    \genblk2[159].NEUR_V_DOWN_reg[159]_0\ : in STD_LOGIC;
    \genblk2[160].NEUR_V_DOWN_reg[160]_0\ : in STD_LOGIC;
    \genblk2[161].NEUR_V_DOWN_reg[161]_0\ : in STD_LOGIC;
    \genblk2[162].NEUR_V_DOWN_reg[162]_0\ : in STD_LOGIC;
    \genblk2[163].NEUR_V_DOWN_reg[163]_0\ : in STD_LOGIC;
    \genblk2[164].NEUR_V_DOWN_reg[164]_0\ : in STD_LOGIC;
    \genblk2[165].NEUR_V_DOWN_reg[165]_0\ : in STD_LOGIC;
    \genblk2[166].NEUR_V_DOWN_reg[166]_0\ : in STD_LOGIC;
    \genblk2[167].NEUR_V_DOWN_reg[167]_0\ : in STD_LOGIC;
    \genblk2[168].NEUR_V_DOWN_reg[168]_0\ : in STD_LOGIC;
    \genblk2[169].NEUR_V_DOWN_reg[169]_0\ : in STD_LOGIC;
    \genblk2[170].NEUR_V_DOWN_reg[170]_0\ : in STD_LOGIC;
    \genblk2[171].NEUR_V_DOWN_reg[171]_0\ : in STD_LOGIC;
    \genblk2[172].NEUR_V_DOWN_reg[172]_0\ : in STD_LOGIC;
    \genblk2[173].NEUR_V_DOWN_reg[173]_0\ : in STD_LOGIC;
    \genblk2[174].NEUR_V_DOWN_reg[174]_0\ : in STD_LOGIC;
    \genblk2[175].NEUR_V_DOWN_reg[175]_0\ : in STD_LOGIC;
    \genblk2[176].NEUR_V_DOWN_reg[176]_0\ : in STD_LOGIC;
    \genblk2[177].NEUR_V_DOWN_reg[177]_0\ : in STD_LOGIC;
    \genblk2[178].NEUR_V_DOWN_reg[178]_0\ : in STD_LOGIC;
    \genblk2[179].NEUR_V_DOWN_reg[179]_0\ : in STD_LOGIC;
    \genblk2[180].NEUR_V_DOWN_reg[180]_0\ : in STD_LOGIC;
    \genblk2[181].NEUR_V_DOWN_reg[181]_0\ : in STD_LOGIC;
    \genblk2[182].NEUR_V_DOWN_reg[182]_0\ : in STD_LOGIC;
    \genblk2[183].NEUR_V_DOWN_reg[183]_0\ : in STD_LOGIC;
    \genblk2[184].NEUR_V_DOWN_reg[184]_0\ : in STD_LOGIC;
    \genblk2[185].NEUR_V_DOWN_reg[185]_0\ : in STD_LOGIC;
    \genblk2[186].NEUR_V_DOWN_reg[186]_0\ : in STD_LOGIC;
    \genblk2[187].NEUR_V_DOWN_reg[187]_0\ : in STD_LOGIC;
    \genblk2[188].NEUR_V_DOWN_reg[188]_0\ : in STD_LOGIC;
    \genblk2[189].NEUR_V_DOWN_reg[189]_0\ : in STD_LOGIC;
    \genblk2[190].NEUR_V_DOWN_reg[190]_0\ : in STD_LOGIC;
    \genblk2[191].NEUR_V_DOWN_reg[191]_0\ : in STD_LOGIC;
    \genblk2[192].NEUR_V_DOWN_reg[192]_0\ : in STD_LOGIC;
    \genblk2[193].NEUR_V_DOWN_reg[193]_0\ : in STD_LOGIC;
    \genblk2[194].NEUR_V_DOWN_reg[194]_0\ : in STD_LOGIC;
    \genblk2[195].NEUR_V_DOWN_reg[195]_0\ : in STD_LOGIC;
    \genblk2[196].NEUR_V_DOWN_reg[196]_0\ : in STD_LOGIC;
    \genblk2[197].NEUR_V_DOWN_reg[197]_0\ : in STD_LOGIC;
    \genblk2[198].NEUR_V_DOWN_reg[198]_0\ : in STD_LOGIC;
    \genblk2[199].NEUR_V_DOWN_reg[199]_0\ : in STD_LOGIC;
    \genblk2[200].NEUR_V_DOWN_reg[200]_0\ : in STD_LOGIC;
    \genblk2[201].NEUR_V_DOWN_reg[201]_0\ : in STD_LOGIC;
    \genblk2[202].NEUR_V_DOWN_reg[202]_0\ : in STD_LOGIC;
    \genblk2[203].NEUR_V_DOWN_reg[203]_0\ : in STD_LOGIC;
    \genblk2[204].NEUR_V_DOWN_reg[204]_0\ : in STD_LOGIC;
    \genblk2[205].NEUR_V_DOWN_reg[205]_0\ : in STD_LOGIC;
    \genblk2[206].NEUR_V_DOWN_reg[206]_0\ : in STD_LOGIC;
    \genblk2[207].NEUR_V_DOWN_reg[207]_0\ : in STD_LOGIC;
    \genblk2[208].NEUR_V_DOWN_reg[208]_0\ : in STD_LOGIC;
    \genblk2[209].NEUR_V_DOWN_reg[209]_0\ : in STD_LOGIC;
    \genblk2[210].NEUR_V_DOWN_reg[210]_0\ : in STD_LOGIC;
    \genblk2[211].NEUR_V_DOWN_reg[211]_0\ : in STD_LOGIC;
    \genblk2[212].NEUR_V_DOWN_reg[212]_0\ : in STD_LOGIC;
    \genblk2[213].NEUR_V_DOWN_reg[213]_0\ : in STD_LOGIC;
    \genblk2[214].NEUR_V_DOWN_reg[214]_0\ : in STD_LOGIC;
    \genblk2[215].NEUR_V_DOWN_reg[215]_0\ : in STD_LOGIC;
    \genblk2[216].NEUR_V_DOWN_reg[216]_0\ : in STD_LOGIC;
    \genblk2[217].NEUR_V_DOWN_reg[217]_0\ : in STD_LOGIC;
    \genblk2[218].NEUR_V_DOWN_reg[218]_0\ : in STD_LOGIC;
    \genblk2[219].NEUR_V_DOWN_reg[219]_0\ : in STD_LOGIC;
    \genblk2[220].NEUR_V_DOWN_reg[220]_0\ : in STD_LOGIC;
    \genblk2[221].NEUR_V_DOWN_reg[221]_0\ : in STD_LOGIC;
    \genblk2[222].NEUR_V_DOWN_reg[222]_0\ : in STD_LOGIC;
    \genblk2[223].NEUR_V_DOWN_reg[223]_0\ : in STD_LOGIC;
    \genblk2[224].NEUR_V_DOWN_reg[224]_0\ : in STD_LOGIC;
    \genblk2[225].NEUR_V_DOWN_reg[225]_0\ : in STD_LOGIC;
    \genblk2[226].NEUR_V_DOWN_reg[226]_0\ : in STD_LOGIC;
    \genblk2[227].NEUR_V_DOWN_reg[227]_0\ : in STD_LOGIC;
    \genblk2[228].NEUR_V_DOWN_reg[228]_0\ : in STD_LOGIC;
    \genblk2[229].NEUR_V_DOWN_reg[229]_0\ : in STD_LOGIC;
    \genblk2[230].NEUR_V_DOWN_reg[230]_0\ : in STD_LOGIC;
    \genblk2[231].NEUR_V_DOWN_reg[231]_0\ : in STD_LOGIC;
    \genblk2[232].NEUR_V_DOWN_reg[232]_0\ : in STD_LOGIC;
    \genblk2[233].NEUR_V_DOWN_reg[233]_0\ : in STD_LOGIC;
    \genblk2[234].NEUR_V_DOWN_reg[234]_0\ : in STD_LOGIC;
    \genblk2[235].NEUR_V_DOWN_reg[235]_0\ : in STD_LOGIC;
    \genblk2[236].NEUR_V_DOWN_reg[236]_0\ : in STD_LOGIC;
    \genblk2[237].NEUR_V_DOWN_reg[237]_0\ : in STD_LOGIC;
    \genblk2[238].NEUR_V_DOWN_reg[238]_0\ : in STD_LOGIC;
    \genblk2[239].NEUR_V_DOWN_reg[239]_0\ : in STD_LOGIC;
    \genblk2[240].NEUR_V_DOWN_reg[240]_0\ : in STD_LOGIC;
    \genblk2[241].NEUR_V_DOWN_reg[241]_0\ : in STD_LOGIC;
    \genblk2[242].NEUR_V_DOWN_reg[242]_0\ : in STD_LOGIC;
    \genblk2[243].NEUR_V_DOWN_reg[243]_0\ : in STD_LOGIC;
    \genblk2[244].NEUR_V_DOWN_reg[244]_0\ : in STD_LOGIC;
    \genblk2[245].NEUR_V_DOWN_reg[245]_0\ : in STD_LOGIC;
    \genblk2[246].NEUR_V_DOWN_reg[246]_0\ : in STD_LOGIC;
    \genblk2[247].NEUR_V_DOWN_reg[247]_0\ : in STD_LOGIC;
    \genblk2[248].NEUR_V_DOWN_reg[248]_0\ : in STD_LOGIC;
    \genblk2[249].NEUR_V_DOWN_reg[249]_0\ : in STD_LOGIC;
    \genblk2[250].NEUR_V_DOWN_reg[250]_0\ : in STD_LOGIC;
    \genblk2[251].NEUR_V_DOWN_reg[251]_0\ : in STD_LOGIC;
    \genblk2[252].NEUR_V_DOWN_reg[252]_0\ : in STD_LOGIC;
    \genblk2[253].NEUR_V_DOWN_reg[253]_0\ : in STD_LOGIC;
    \genblk2[254].NEUR_V_DOWN_reg[254]_0\ : in STD_LOGIC;
    \genblk2[255].NEUR_V_DOWN_reg[255]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \empty_i_10__4\ : in STD_LOGIC;
    \empty_i_7__17\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__6\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__6_0\ : in STD_LOGIC;
    \empty_i_10__19\ : in STD_LOGIC;
    \empty_i_5__7\ : in STD_LOGIC;
    \empty_i_17__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_25\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_10__0\ : in STD_LOGIC;
    \empty_i_6__36\ : in STD_LOGIC;
    \empty_i_9__24\ : in STD_LOGIC;
    \empty_i_11__11\ : in STD_LOGIC;
    \empty_i_7__36\ : in STD_LOGIC;
    \empty_i_7__36_0\ : in STD_LOGIC;
    \empty_i_5__7_0\ : in STD_LOGIC;
    CTRL_SCHED_EVENT_IN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \AEROUT_ADDR_reg[0]\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41\ : in STD_LOGIC;
    SPI_OPEN_LOOP_sync : in STD_LOGIC;
    SRAM_reg_1_13 : in STD_LOGIC;
    SPI_GATE_ACTIVITY_sync : in STD_LOGIC;
    state_inacc_next0_carry : in STD_LOGIC;
    state_inacc_next0_carry_0 : in STD_LOGIC;
    state_inacc_next0_carry_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 85 downto 0 );
    SRAM_reg_1_14 : in STD_LOGIC;
    SRAM_reg_1_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SRAM_reg_1_16 : in STD_LOGIC;
    SRAM_reg_1_17 : in STD_LOGIC;
    SRAM_reg_1_18 : in STD_LOGIC;
    SRAM_reg_1_19 : in STD_LOGIC;
    SRAM_reg_1_20 : in STD_LOGIC;
    SRAM_reg_1_21 : in STD_LOGIC;
    SRAM_reg_0_53 : in STD_LOGIC;
    SRAM_reg_0_54 : in STD_LOGIC;
    CTRL_AEROUT_POP_NEUR : in STD_LOGIC;
    SPI_AER_SRC_CTRL_nNEUR : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    \spi_shift_reg_out[12]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].mem_reg[0][8]\ : in STD_LOGIC;
    \empty_i_5__15\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__21\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__41_0\ : in STD_LOGIC;
    \empty_i_7__5\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_0\ : in STD_LOGIC;
    \fill_cnt[4]_i_3__25\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_1\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_2\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_3\ : in STD_LOGIC;
    \genblk1[0].mem_reg[0][8]_4\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_36\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__18\ : in STD_LOGIC;
    \empty_i_5__14\ : in STD_LOGIC;
    \empty_i_9__23\ : in STD_LOGIC;
    \empty_i_6__29\ : in STD_LOGIC;
    \empty_i_6__13\ : in STD_LOGIC;
    \empty_i_6__15\ : in STD_LOGIC;
    \empty_i_9__23_0\ : in STD_LOGIC;
    \empty_i_6__24\ : in STD_LOGIC;
    \empty_i_3__30\ : in STD_LOGIC;
    \fill_cnt[4]_i_8__0\ : in STD_LOGIC;
    \fill_cnt[4]_i_4__24\ : in STD_LOGIC;
    \empty_i_14__1\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_8__28\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_5__33\ : in STD_LOGIC;
    \empty_i_5__48\ : in STD_LOGIC;
    \empty_i_7__37\ : in STD_LOGIC;
    \genblk1[3].mem[3][8]_i_4__38\ : in STD_LOGIC;
    rst_priority : in STD_LOGIC;
    CTRL_SYNARRAY_ADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SRAM_reg_1_22 : in STD_LOGIC;
    SRAM_reg_1_23 : in STD_LOGIC;
    SRAM_reg_1_24 : in STD_LOGIC;
    SRAM_reg_1_25 : in STD_LOGIC;
    SRAM_reg_1_26 : in STD_LOGIC;
    SRAM_reg_1_27 : in STD_LOGIC;
    SRAM_reg_1_28 : in STD_LOGIC;
    SRAM_reg_1_29 : in STD_LOGIC;
    SRAM_reg_1_30 : in STD_LOGIC;
    SRAM_reg_1_31 : in STD_LOGIC;
    SRAM_reg_1_32 : in STD_LOGIC;
    SRAM_reg_1_33 : in STD_LOGIC;
    SRAM_reg_1_34 : in STD_LOGIC;
    SRAM_reg_1_35 : in STD_LOGIC;
    SRAM_reg_1_36 : in STD_LOGIC;
    SRAM_reg_1_37 : in STD_LOGIC;
    SRAM_reg_1_38 : in STD_LOGIC;
    SRAM_reg_1_39 : in STD_LOGIC;
    SRAM_reg_1_40 : in STD_LOGIC;
    SRAM_reg_1_41 : in STD_LOGIC;
    SRAM_reg_1_42 : in STD_LOGIC;
    \neuron_state_monitor_samp[0]_i_2\ : in STD_LOGIC;
    \neuron_state_monitor_samp[0]_i_2_0\ : in STD_LOGIC;
    SRAM_reg_1_43 : in STD_LOGIC;
    SRAM_reg_1_i_249 : in STD_LOGIC;
    SRAM_reg_1_i_249_0 : in STD_LOGIC;
    SRAM_reg_1_44 : in STD_LOGIC;
    SRAM_reg_1_45 : in STD_LOGIC;
    SRAM_reg_1_i_249_1 : in STD_LOGIC;
    SRAM_reg_1_i_249_2 : in STD_LOGIC;
    SRAM_reg_1_46 : in STD_LOGIC;
    SRAM_reg_1_i_250 : in STD_LOGIC;
    SRAM_reg_1_i_250_0 : in STD_LOGIC;
    SRAM_reg_1_i_250_1 : in STD_LOGIC;
    SRAM_reg_1_i_250_2 : in STD_LOGIC;
    SRAM_reg_1_47 : in STD_LOGIC;
    SRAM_reg_1_48 : in STD_LOGIC;
    SRAM_reg_1_49 : in STD_LOGIC;
    SRAM_reg_1_50 : in STD_LOGIC;
    SRAM_reg_1_51 : in STD_LOGIC;
    SRAM_reg_1_52 : in STD_LOGIC;
    SRAM_reg_1_53 : in STD_LOGIC;
    SRAM_reg_1_54 : in STD_LOGIC;
    SRAM_reg_1_55 : in STD_LOGIC;
    SRAM_reg_1_56 : in STD_LOGIC;
    SRAM_reg_1_57 : in STD_LOGIC;
    SRAM_reg_1_58 : in STD_LOGIC;
    SRAM_reg_1_59 : in STD_LOGIC;
    SRAM_reg_1_i_130 : in STD_LOGIC;
    SRAM_reg_1_i_130_0 : in STD_LOGIC;
    SRAM_reg_1_i_130_1 : in STD_LOGIC;
    SRAM_reg_1_i_130_2 : in STD_LOGIC;
    \SRAM_reg_0_i_94__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CTRL_NEURMEM_CS : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CTRL_NEURMEM_WE : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_neuron_core;

architecture STRUCTURE of ODIN_design_ODIN_0_0_neuron_core is
  signal LIF_neuron_event_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^neur_v_down\ : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal \^neur_v_up\ : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^qr\ : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal SRAM_reg_0_i_112_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_113_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_114_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_115_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_116_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_117_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_118_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_119_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_137_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_138_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_139_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_140_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_141_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_142_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_143_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_144_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_145_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_146_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_147_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_148_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_149_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_150_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_151_n_0 : STD_LOGIC;
  signal SRAM_reg_0_i_152_n_0 : STD_LOGIC;
  signal \^sram_reg_1_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SRAM_reg_1_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_42_n_0 : STD_LOGIC;
  signal SRAM_reg_1_i_43_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_42_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_43_n_0 : STD_LOGIC;
  signal SRAM_reg_2_i_44_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_42_n_0 : STD_LOGIC;
  signal SRAM_reg_3_i_43_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_42_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_43_n_0 : STD_LOGIC;
  signal SRAM_reg_4_i_44_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_42_n_0 : STD_LOGIC;
  signal SRAM_reg_5_i_43_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_42_n_0 : STD_LOGIC;
  signal SRAM_reg_6_i_43_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_19_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_20_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_21_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_22_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_23_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_24_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_25_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_26_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_27_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_28_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_29_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_30_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_31_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_32_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_33_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_34_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_35_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_36_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_37_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_38_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_39_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_40_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_41_n_0 : STD_LOGIC;
  signal SRAM_reg_7_i_42_n_0 : STD_LOGIC;
  signal \calcium_0/v_down_next2\ : STD_LOGIC;
  signal izh_neuron_0_n_12 : STD_LOGIC;
  signal izh_neuron_0_n_13 : STD_LOGIC;
  signal izh_neuron_0_n_14 : STD_LOGIC;
  signal izh_neuron_0_n_15 : STD_LOGIC;
  signal izh_neuron_0_n_16 : STD_LOGIC;
  signal izh_neuron_0_n_17 : STD_LOGIC;
  signal izh_neuron_0_n_18 : STD_LOGIC;
  signal izh_neuron_0_n_19 : STD_LOGIC;
  signal izh_neuron_0_n_20 : STD_LOGIC;
  signal lif_neuron_0_n_10 : STD_LOGIC;
  signal lif_neuron_0_n_11 : STD_LOGIC;
  signal lif_neuron_0_n_5 : STD_LOGIC;
  signal lif_neuron_0_n_6 : STD_LOGIC;
  signal lif_neuron_0_n_7 : STD_LOGIC;
  signal lif_neuron_0_n_8 : STD_LOGIC;
  signal lif_neuron_0_n_9 : STD_LOGIC;
  signal neurarray_0_n_171 : STD_LOGIC;
  signal neurarray_0_n_172 : STD_LOGIC;
  signal neurarray_0_n_173 : STD_LOGIC;
  signal neurarray_0_n_174 : STD_LOGIC;
  signal neurarray_0_n_175 : STD_LOGIC;
  signal neurarray_0_n_176 : STD_LOGIC;
  signal neurarray_0_n_177 : STD_LOGIC;
  signal neurarray_0_n_178 : STD_LOGIC;
  signal neurarray_0_n_179 : STD_LOGIC;
  signal neurarray_0_n_180 : STD_LOGIC;
  signal neurarray_0_n_186 : STD_LOGIC;
  signal neurarray_0_n_187 : STD_LOGIC;
  signal neurarray_0_n_188 : STD_LOGIC;
  signal neurarray_0_n_189 : STD_LOGIC;
  signal neurarray_0_n_198 : STD_LOGIC;
  signal neurarray_0_n_199 : STD_LOGIC;
  signal neurarray_0_n_200 : STD_LOGIC;
  signal neurarray_0_n_201 : STD_LOGIC;
  signal neurarray_0_n_204 : STD_LOGIC;
  signal neurarray_0_n_205 : STD_LOGIC;
  signal neurarray_0_n_206 : STD_LOGIC;
  signal neurarray_0_n_207 : STD_LOGIC;
  signal neurarray_0_n_208 : STD_LOGIC;
  signal neurarray_0_n_209 : STD_LOGIC;
  signal neurarray_0_n_211 : STD_LOGIC;
  signal neurarray_0_n_212 : STD_LOGIC;
  signal neurarray_0_n_213 : STD_LOGIC;
  signal neurarray_0_n_214 : STD_LOGIC;
  signal neurarray_0_n_215 : STD_LOGIC;
  signal neurarray_0_n_216 : STD_LOGIC;
  signal neurarray_0_n_217 : STD_LOGIC;
  signal neurarray_0_n_223 : STD_LOGIC;
  signal neurarray_0_n_224 : STD_LOGIC;
  signal neurarray_0_n_225 : STD_LOGIC;
  signal neurarray_0_n_226 : STD_LOGIC;
  signal neurarray_0_n_426 : STD_LOGIC;
  signal neurarray_0_n_427 : STD_LOGIC;
  signal neurarray_0_n_428 : STD_LOGIC;
  signal neurarray_0_n_429 : STD_LOGIC;
  signal neurarray_0_n_430 : STD_LOGIC;
  signal neurarray_0_n_431 : STD_LOGIC;
  signal neurarray_0_n_446 : STD_LOGIC;
  signal neurarray_0_n_447 : STD_LOGIC;
  signal neurarray_0_n_448 : STD_LOGIC;
  signal neurarray_0_n_449 : STD_LOGIC;
  signal neurarray_0_n_450 : STD_LOGIC;
  signal neurarray_0_n_451 : STD_LOGIC;
  signal neurarray_0_n_452 : STD_LOGIC;
  signal neurarray_0_n_453 : STD_LOGIC;
  signal neurarray_0_n_454 : STD_LOGIC;
  signal neurarray_0_n_455 : STD_LOGIC;
  signal neurarray_0_n_456 : STD_LOGIC;
  signal neurarray_0_n_457 : STD_LOGIC;
  signal neurarray_0_n_458 : STD_LOGIC;
  signal neurarray_0_n_459 : STD_LOGIC;
  signal neurarray_0_n_460 : STD_LOGIC;
  signal neurarray_0_n_461 : STD_LOGIC;
  signal neurarray_0_n_462 : STD_LOGIC;
  signal neurarray_0_n_463 : STD_LOGIC;
  signal neurarray_0_n_464 : STD_LOGIC;
  signal neurarray_0_n_465 : STD_LOGIC;
  signal neurarray_0_n_466 : STD_LOGIC;
  signal neurarray_0_n_467 : STD_LOGIC;
  signal neurarray_0_n_468 : STD_LOGIC;
  signal neurarray_0_n_469 : STD_LOGIC;
  signal neurarray_0_n_470 : STD_LOGIC;
  signal neurarray_0_n_471 : STD_LOGIC;
  signal neurarray_0_n_477 : STD_LOGIC;
  signal neurarray_0_n_478 : STD_LOGIC;
  signal neurarray_0_n_479 : STD_LOGIC;
  signal neurarray_0_n_480 : STD_LOGIC;
  signal neurarray_0_n_481 : STD_LOGIC;
  signal neurarray_0_n_482 : STD_LOGIC;
  signal neurarray_0_n_483 : STD_LOGIC;
  signal neurarray_0_n_484 : STD_LOGIC;
  signal neurarray_0_n_485 : STD_LOGIC;
  signal neurarray_0_n_486 : STD_LOGIC;
  signal neurarray_0_n_487 : STD_LOGIC;
  signal neurarray_0_n_488 : STD_LOGIC;
  signal param_leak_en03_out : STD_LOGIC;
  signal state_core_next_i1 : STD_LOGIC;
  signal state_core_next_i10_in : STD_LOGIC;
  signal state_core_next_i11_in : STD_LOGIC;
  signal state_inacc_next0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_inacc_next00_in : STD_LOGIC_VECTOR ( 10 downto 7 );
begin
  NEUR_V_DOWN(255 downto 0) <= \^neur_v_down\(255 downto 0);
  NEUR_V_UP(255 downto 0) <= \^neur_v_up\(255 downto 0);
  O(2 downto 0) <= \^o\(2 downto 0);
  Qr(111 downto 0) <= \^qr\(111 downto 0);
  SRAM_reg_1_9(7 downto 0) <= \^sram_reg_1_9\(7 downto 0);
SRAM_reg_0_i_112: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_137_n_0,
      I1 => SRAM_reg_0_i_138_n_0,
      O => SRAM_reg_0_i_112_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_113: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_139_n_0,
      I1 => SRAM_reg_0_i_140_n_0,
      O => SRAM_reg_0_i_113_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_141_n_0,
      I1 => SRAM_reg_0_i_142_n_0,
      O => SRAM_reg_0_i_114_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_143_n_0,
      I1 => SRAM_reg_0_i_144_n_0,
      O => SRAM_reg_0_i_115_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_145_n_0,
      I1 => SRAM_reg_0_i_146_n_0,
      O => SRAM_reg_0_i_116_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_147_n_0,
      I1 => SRAM_reg_0_i_148_n_0,
      O => SRAM_reg_0_i_117_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_149_n_0,
      I1 => SRAM_reg_0_i_150_n_0,
      O => SRAM_reg_0_i_118_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_0_i_151_n_0,
      I1 => SRAM_reg_0_i_152_n_0,
      O => SRAM_reg_0_i_119_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_0_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(24),
      I1 => \^neur_v_up\(16),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(8),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(0),
      O => SRAM_reg_0_i_137_n_0
    );
SRAM_reg_0_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(56),
      I1 => \^neur_v_up\(48),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(40),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(32),
      O => SRAM_reg_0_i_138_n_0
    );
SRAM_reg_0_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(88),
      I1 => \^neur_v_up\(80),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(72),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(64),
      O => SRAM_reg_0_i_139_n_0
    );
SRAM_reg_0_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(120),
      I1 => \^neur_v_up\(112),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(104),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(96),
      O => SRAM_reg_0_i_140_n_0
    );
SRAM_reg_0_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(152),
      I1 => \^neur_v_up\(144),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(136),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(128),
      O => SRAM_reg_0_i_141_n_0
    );
SRAM_reg_0_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(184),
      I1 => \^neur_v_up\(176),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(168),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(160),
      O => SRAM_reg_0_i_142_n_0
    );
SRAM_reg_0_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(216),
      I1 => \^neur_v_up\(208),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(200),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(192),
      O => SRAM_reg_0_i_143_n_0
    );
SRAM_reg_0_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(248),
      I1 => \^neur_v_up\(240),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(232),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(224),
      O => SRAM_reg_0_i_144_n_0
    );
SRAM_reg_0_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(24),
      I1 => \^neur_v_down\(16),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(8),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(0),
      O => SRAM_reg_0_i_145_n_0
    );
SRAM_reg_0_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(56),
      I1 => \^neur_v_down\(48),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(40),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(32),
      O => SRAM_reg_0_i_146_n_0
    );
SRAM_reg_0_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(88),
      I1 => \^neur_v_down\(80),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(72),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(64),
      O => SRAM_reg_0_i_147_n_0
    );
SRAM_reg_0_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(120),
      I1 => \^neur_v_down\(112),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(104),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(96),
      O => SRAM_reg_0_i_148_n_0
    );
SRAM_reg_0_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(152),
      I1 => \^neur_v_down\(144),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(136),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(128),
      O => SRAM_reg_0_i_149_n_0
    );
SRAM_reg_0_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(184),
      I1 => \^neur_v_down\(176),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(168),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(160),
      O => SRAM_reg_0_i_150_n_0
    );
SRAM_reg_0_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(216),
      I1 => \^neur_v_down\(208),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(200),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(192),
      O => SRAM_reg_0_i_151_n_0
    );
SRAM_reg_0_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(248),
      I1 => \^neur_v_down\(240),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(232),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(224),
      O => SRAM_reg_0_i_152_n_0
    );
SRAM_reg_0_i_81: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_0_i_112_n_0,
      I1 => SRAM_reg_0_i_113_n_0,
      O => \AERIN_ADDR[6]_30\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_0_i_82: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_0_i_114_n_0,
      I1 => SRAM_reg_0_i_115_n_0,
      O => \AERIN_ADDR[6]_29\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_0_i_83: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_0_i_116_n_0,
      I1 => SRAM_reg_0_i_117_n_0,
      O => \AERIN_ADDR[6]\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_0_i_84: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_0_i_118_n_0,
      I1 => SRAM_reg_0_i_119_n_0,
      O => \AERIN_ADDR[6]_0\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_1_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_1_i_20_n_0,
      I1 => SRAM_reg_1_i_21_n_0,
      O => \AERIN_ADDR[6]_28\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_1_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_1_i_22_n_0,
      I1 => SRAM_reg_1_i_23_n_0,
      O => \AERIN_ADDR[6]_27\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_1_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_1_i_24_n_0,
      I1 => SRAM_reg_1_i_25_n_0,
      O => \AERIN_ADDR[6]_1\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_1_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_1_i_26_n_0,
      I1 => SRAM_reg_1_i_27_n_0,
      O => \AERIN_ADDR[6]_2\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_1_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_28_n_0,
      I1 => SRAM_reg_1_i_29_n_0,
      O => SRAM_reg_1_i_20_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_30_n_0,
      I1 => SRAM_reg_1_i_31_n_0,
      O => SRAM_reg_1_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_32_n_0,
      I1 => SRAM_reg_1_i_33_n_0,
      O => SRAM_reg_1_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_34_n_0,
      I1 => SRAM_reg_1_i_35_n_0,
      O => SRAM_reg_1_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_36_n_0,
      I1 => SRAM_reg_1_i_37_n_0,
      O => SRAM_reg_1_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_38_n_0,
      I1 => SRAM_reg_1_i_39_n_0,
      O => SRAM_reg_1_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_40_n_0,
      I1 => SRAM_reg_1_i_41_n_0,
      O => SRAM_reg_1_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_1_i_42_n_0,
      I1 => SRAM_reg_1_i_43_n_0,
      O => SRAM_reg_1_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(25),
      I1 => \^neur_v_up\(17),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(9),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(1),
      O => SRAM_reg_1_i_28_n_0
    );
SRAM_reg_1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(57),
      I1 => \^neur_v_up\(49),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(41),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(33),
      O => SRAM_reg_1_i_29_n_0
    );
SRAM_reg_1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(89),
      I1 => \^neur_v_up\(81),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(73),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(65),
      O => SRAM_reg_1_i_30_n_0
    );
SRAM_reg_1_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(121),
      I1 => \^neur_v_up\(113),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(105),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(97),
      O => SRAM_reg_1_i_31_n_0
    );
SRAM_reg_1_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(153),
      I1 => \^neur_v_up\(145),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(137),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(129),
      O => SRAM_reg_1_i_32_n_0
    );
SRAM_reg_1_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(185),
      I1 => \^neur_v_up\(177),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(169),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(161),
      O => SRAM_reg_1_i_33_n_0
    );
SRAM_reg_1_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(217),
      I1 => \^neur_v_up\(209),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(201),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(193),
      O => SRAM_reg_1_i_34_n_0
    );
SRAM_reg_1_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(249),
      I1 => \^neur_v_up\(241),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(233),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(225),
      O => SRAM_reg_1_i_35_n_0
    );
SRAM_reg_1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(25),
      I1 => \^neur_v_down\(17),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(9),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(1),
      O => SRAM_reg_1_i_36_n_0
    );
SRAM_reg_1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(57),
      I1 => \^neur_v_down\(49),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(41),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(33),
      O => SRAM_reg_1_i_37_n_0
    );
SRAM_reg_1_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(89),
      I1 => \^neur_v_down\(81),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(73),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(65),
      O => SRAM_reg_1_i_38_n_0
    );
SRAM_reg_1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(121),
      I1 => \^neur_v_down\(113),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(105),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(97),
      O => SRAM_reg_1_i_39_n_0
    );
SRAM_reg_1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(153),
      I1 => \^neur_v_down\(145),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(137),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(129),
      O => SRAM_reg_1_i_40_n_0
    );
SRAM_reg_1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(185),
      I1 => \^neur_v_down\(177),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(169),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(161),
      O => SRAM_reg_1_i_41_n_0
    );
SRAM_reg_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(217),
      I1 => \^neur_v_down\(209),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(201),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(193),
      O => SRAM_reg_1_i_42_n_0
    );
SRAM_reg_1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(249),
      I1 => \^neur_v_down\(241),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(233),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(225),
      O => SRAM_reg_1_i_43_n_0
    );
SRAM_reg_2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_2_i_21_n_0,
      I1 => SRAM_reg_2_i_22_n_0,
      O => \AERIN_ADDR[6]_26\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_2_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_2_i_23_n_0,
      I1 => SRAM_reg_2_i_24_n_0,
      O => \AERIN_ADDR[6]_25\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_2_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_2_i_25_n_0,
      I1 => SRAM_reg_2_i_26_n_0,
      O => \AERIN_ADDR[6]_3\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_2_i_19: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_2_i_27_n_0,
      I1 => SRAM_reg_2_i_28_n_0,
      O => \AERIN_ADDR[6]_4\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_29_n_0,
      I1 => SRAM_reg_2_i_30_n_0,
      O => SRAM_reg_2_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_31_n_0,
      I1 => SRAM_reg_2_i_32_n_0,
      O => SRAM_reg_2_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_33_n_0,
      I1 => SRAM_reg_2_i_34_n_0,
      O => SRAM_reg_2_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_35_n_0,
      I1 => SRAM_reg_2_i_36_n_0,
      O => SRAM_reg_2_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_37_n_0,
      I1 => SRAM_reg_2_i_38_n_0,
      O => SRAM_reg_2_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_39_n_0,
      I1 => SRAM_reg_2_i_40_n_0,
      O => SRAM_reg_2_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_41_n_0,
      I1 => SRAM_reg_2_i_42_n_0,
      O => SRAM_reg_2_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_2_i_43_n_0,
      I1 => SRAM_reg_2_i_44_n_0,
      O => SRAM_reg_2_i_28_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_2_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(26),
      I1 => \^neur_v_up\(18),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(10),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(2),
      O => SRAM_reg_2_i_29_n_0
    );
SRAM_reg_2_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(58),
      I1 => \^neur_v_up\(50),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(42),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(34),
      O => SRAM_reg_2_i_30_n_0
    );
SRAM_reg_2_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(90),
      I1 => \^neur_v_up\(82),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(74),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(66),
      O => SRAM_reg_2_i_31_n_0
    );
SRAM_reg_2_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(122),
      I1 => \^neur_v_up\(114),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(106),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(98),
      O => SRAM_reg_2_i_32_n_0
    );
SRAM_reg_2_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(154),
      I1 => \^neur_v_up\(146),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(138),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(130),
      O => SRAM_reg_2_i_33_n_0
    );
SRAM_reg_2_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(186),
      I1 => \^neur_v_up\(178),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(170),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(162),
      O => SRAM_reg_2_i_34_n_0
    );
SRAM_reg_2_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(218),
      I1 => \^neur_v_up\(210),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(202),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(194),
      O => SRAM_reg_2_i_35_n_0
    );
SRAM_reg_2_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(250),
      I1 => \^neur_v_up\(242),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(234),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(226),
      O => SRAM_reg_2_i_36_n_0
    );
SRAM_reg_2_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(26),
      I1 => \^neur_v_down\(18),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(10),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(2),
      O => SRAM_reg_2_i_37_n_0
    );
SRAM_reg_2_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(58),
      I1 => \^neur_v_down\(50),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(42),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(34),
      O => SRAM_reg_2_i_38_n_0
    );
SRAM_reg_2_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(90),
      I1 => \^neur_v_down\(82),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(74),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(66),
      O => SRAM_reg_2_i_39_n_0
    );
SRAM_reg_2_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(122),
      I1 => \^neur_v_down\(114),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(106),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(98),
      O => SRAM_reg_2_i_40_n_0
    );
SRAM_reg_2_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(154),
      I1 => \^neur_v_down\(146),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(138),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(130),
      O => SRAM_reg_2_i_41_n_0
    );
SRAM_reg_2_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(186),
      I1 => \^neur_v_down\(178),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(170),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(162),
      O => SRAM_reg_2_i_42_n_0
    );
SRAM_reg_2_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(218),
      I1 => \^neur_v_down\(210),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(202),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(194),
      O => SRAM_reg_2_i_43_n_0
    );
SRAM_reg_2_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(250),
      I1 => \^neur_v_down\(242),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(234),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(226),
      O => SRAM_reg_2_i_44_n_0
    );
SRAM_reg_3_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_3_i_20_n_0,
      I1 => SRAM_reg_3_i_21_n_0,
      O => \AERIN_ADDR[6]_24\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_3_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_3_i_22_n_0,
      I1 => SRAM_reg_3_i_23_n_0,
      O => \AERIN_ADDR[6]_23\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_3_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_3_i_24_n_0,
      I1 => SRAM_reg_3_i_25_n_0,
      O => \AERIN_ADDR[6]_5\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_3_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_3_i_26_n_0,
      I1 => SRAM_reg_3_i_27_n_0,
      O => \AERIN_ADDR[6]_6\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_3_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_28_n_0,
      I1 => SRAM_reg_3_i_29_n_0,
      O => SRAM_reg_3_i_20_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_30_n_0,
      I1 => SRAM_reg_3_i_31_n_0,
      O => SRAM_reg_3_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_32_n_0,
      I1 => SRAM_reg_3_i_33_n_0,
      O => SRAM_reg_3_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_34_n_0,
      I1 => SRAM_reg_3_i_35_n_0,
      O => SRAM_reg_3_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_36_n_0,
      I1 => SRAM_reg_3_i_37_n_0,
      O => SRAM_reg_3_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_38_n_0,
      I1 => SRAM_reg_3_i_39_n_0,
      O => SRAM_reg_3_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_40_n_0,
      I1 => SRAM_reg_3_i_41_n_0,
      O => SRAM_reg_3_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_3_i_42_n_0,
      I1 => SRAM_reg_3_i_43_n_0,
      O => SRAM_reg_3_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_3_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(27),
      I1 => \^neur_v_up\(19),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(11),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(3),
      O => SRAM_reg_3_i_28_n_0
    );
SRAM_reg_3_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(59),
      I1 => \^neur_v_up\(51),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(43),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(35),
      O => SRAM_reg_3_i_29_n_0
    );
SRAM_reg_3_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(91),
      I1 => \^neur_v_up\(83),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(75),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(67),
      O => SRAM_reg_3_i_30_n_0
    );
SRAM_reg_3_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(123),
      I1 => \^neur_v_up\(115),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(107),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(99),
      O => SRAM_reg_3_i_31_n_0
    );
SRAM_reg_3_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(155),
      I1 => \^neur_v_up\(147),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(139),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(131),
      O => SRAM_reg_3_i_32_n_0
    );
SRAM_reg_3_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(187),
      I1 => \^neur_v_up\(179),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(171),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(163),
      O => SRAM_reg_3_i_33_n_0
    );
SRAM_reg_3_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(219),
      I1 => \^neur_v_up\(211),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(203),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(195),
      O => SRAM_reg_3_i_34_n_0
    );
SRAM_reg_3_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(251),
      I1 => \^neur_v_up\(243),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(235),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(227),
      O => SRAM_reg_3_i_35_n_0
    );
SRAM_reg_3_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(27),
      I1 => \^neur_v_down\(19),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(11),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(3),
      O => SRAM_reg_3_i_36_n_0
    );
SRAM_reg_3_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(59),
      I1 => \^neur_v_down\(51),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(43),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(35),
      O => SRAM_reg_3_i_37_n_0
    );
SRAM_reg_3_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(91),
      I1 => \^neur_v_down\(83),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(75),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(67),
      O => SRAM_reg_3_i_38_n_0
    );
SRAM_reg_3_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(123),
      I1 => \^neur_v_down\(115),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(107),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(99),
      O => SRAM_reg_3_i_39_n_0
    );
SRAM_reg_3_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(155),
      I1 => \^neur_v_down\(147),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(139),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(131),
      O => SRAM_reg_3_i_40_n_0
    );
SRAM_reg_3_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(187),
      I1 => \^neur_v_down\(179),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(171),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(163),
      O => SRAM_reg_3_i_41_n_0
    );
SRAM_reg_3_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(219),
      I1 => \^neur_v_down\(211),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(203),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(195),
      O => SRAM_reg_3_i_42_n_0
    );
SRAM_reg_3_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(251),
      I1 => \^neur_v_down\(243),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(235),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(227),
      O => SRAM_reg_3_i_43_n_0
    );
SRAM_reg_4_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_4_i_21_n_0,
      I1 => SRAM_reg_4_i_22_n_0,
      O => \AERIN_ADDR[6]_22\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_4_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_4_i_23_n_0,
      I1 => SRAM_reg_4_i_24_n_0,
      O => \AERIN_ADDR[6]_21\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_4_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_4_i_25_n_0,
      I1 => SRAM_reg_4_i_26_n_0,
      O => \AERIN_ADDR[6]_7\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_4_i_19: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_4_i_27_n_0,
      I1 => SRAM_reg_4_i_28_n_0,
      O => \AERIN_ADDR[6]_8\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_4_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_29_n_0,
      I1 => SRAM_reg_4_i_30_n_0,
      O => SRAM_reg_4_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_31_n_0,
      I1 => SRAM_reg_4_i_32_n_0,
      O => SRAM_reg_4_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_33_n_0,
      I1 => SRAM_reg_4_i_34_n_0,
      O => SRAM_reg_4_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_35_n_0,
      I1 => SRAM_reg_4_i_36_n_0,
      O => SRAM_reg_4_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_37_n_0,
      I1 => SRAM_reg_4_i_38_n_0,
      O => SRAM_reg_4_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_39_n_0,
      I1 => SRAM_reg_4_i_40_n_0,
      O => SRAM_reg_4_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_41_n_0,
      I1 => SRAM_reg_4_i_42_n_0,
      O => SRAM_reg_4_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_4_i_43_n_0,
      I1 => SRAM_reg_4_i_44_n_0,
      O => SRAM_reg_4_i_28_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_4_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(28),
      I1 => \^neur_v_up\(20),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(12),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(4),
      O => SRAM_reg_4_i_29_n_0
    );
SRAM_reg_4_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(60),
      I1 => \^neur_v_up\(52),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(44),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(36),
      O => SRAM_reg_4_i_30_n_0
    );
SRAM_reg_4_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(92),
      I1 => \^neur_v_up\(84),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(76),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(68),
      O => SRAM_reg_4_i_31_n_0
    );
SRAM_reg_4_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(124),
      I1 => \^neur_v_up\(116),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(108),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(100),
      O => SRAM_reg_4_i_32_n_0
    );
SRAM_reg_4_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(156),
      I1 => \^neur_v_up\(148),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(140),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(132),
      O => SRAM_reg_4_i_33_n_0
    );
SRAM_reg_4_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(188),
      I1 => \^neur_v_up\(180),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(172),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(164),
      O => SRAM_reg_4_i_34_n_0
    );
SRAM_reg_4_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(220),
      I1 => \^neur_v_up\(212),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(204),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(196),
      O => SRAM_reg_4_i_35_n_0
    );
SRAM_reg_4_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(252),
      I1 => \^neur_v_up\(244),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(236),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(228),
      O => SRAM_reg_4_i_36_n_0
    );
SRAM_reg_4_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(28),
      I1 => \^neur_v_down\(20),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(12),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(4),
      O => SRAM_reg_4_i_37_n_0
    );
SRAM_reg_4_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(60),
      I1 => \^neur_v_down\(52),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(44),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(36),
      O => SRAM_reg_4_i_38_n_0
    );
SRAM_reg_4_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(92),
      I1 => \^neur_v_down\(84),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(76),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(68),
      O => SRAM_reg_4_i_39_n_0
    );
SRAM_reg_4_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(124),
      I1 => \^neur_v_down\(116),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(108),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(100),
      O => SRAM_reg_4_i_40_n_0
    );
SRAM_reg_4_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(156),
      I1 => \^neur_v_down\(148),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(140),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(132),
      O => SRAM_reg_4_i_41_n_0
    );
SRAM_reg_4_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(188),
      I1 => \^neur_v_down\(180),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(172),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(164),
      O => SRAM_reg_4_i_42_n_0
    );
SRAM_reg_4_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(220),
      I1 => \^neur_v_down\(212),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(204),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(196),
      O => SRAM_reg_4_i_43_n_0
    );
SRAM_reg_4_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(252),
      I1 => \^neur_v_down\(244),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(236),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(228),
      O => SRAM_reg_4_i_44_n_0
    );
SRAM_reg_5_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_5_i_20_n_0,
      I1 => SRAM_reg_5_i_21_n_0,
      O => \AERIN_ADDR[6]_20\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_5_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_5_i_22_n_0,
      I1 => SRAM_reg_5_i_23_n_0,
      O => \AERIN_ADDR[6]_19\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_5_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_5_i_24_n_0,
      I1 => SRAM_reg_5_i_25_n_0,
      O => \AERIN_ADDR[6]_9\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_5_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_5_i_26_n_0,
      I1 => SRAM_reg_5_i_27_n_0,
      O => \AERIN_ADDR[6]_10\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_5_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_28_n_0,
      I1 => SRAM_reg_5_i_29_n_0,
      O => SRAM_reg_5_i_20_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_30_n_0,
      I1 => SRAM_reg_5_i_31_n_0,
      O => SRAM_reg_5_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_32_n_0,
      I1 => SRAM_reg_5_i_33_n_0,
      O => SRAM_reg_5_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_34_n_0,
      I1 => SRAM_reg_5_i_35_n_0,
      O => SRAM_reg_5_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_36_n_0,
      I1 => SRAM_reg_5_i_37_n_0,
      O => SRAM_reg_5_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_38_n_0,
      I1 => SRAM_reg_5_i_39_n_0,
      O => SRAM_reg_5_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_40_n_0,
      I1 => SRAM_reg_5_i_41_n_0,
      O => SRAM_reg_5_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_5_i_42_n_0,
      I1 => SRAM_reg_5_i_43_n_0,
      O => SRAM_reg_5_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_5_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(29),
      I1 => \^neur_v_up\(21),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(13),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(5),
      O => SRAM_reg_5_i_28_n_0
    );
SRAM_reg_5_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(61),
      I1 => \^neur_v_up\(53),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(45),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(37),
      O => SRAM_reg_5_i_29_n_0
    );
SRAM_reg_5_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(93),
      I1 => \^neur_v_up\(85),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(77),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(69),
      O => SRAM_reg_5_i_30_n_0
    );
SRAM_reg_5_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(125),
      I1 => \^neur_v_up\(117),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(109),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(101),
      O => SRAM_reg_5_i_31_n_0
    );
SRAM_reg_5_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(157),
      I1 => \^neur_v_up\(149),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(141),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(133),
      O => SRAM_reg_5_i_32_n_0
    );
SRAM_reg_5_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(189),
      I1 => \^neur_v_up\(181),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(173),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(165),
      O => SRAM_reg_5_i_33_n_0
    );
SRAM_reg_5_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(221),
      I1 => \^neur_v_up\(213),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(205),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(197),
      O => SRAM_reg_5_i_34_n_0
    );
SRAM_reg_5_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(253),
      I1 => \^neur_v_up\(245),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(237),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(229),
      O => SRAM_reg_5_i_35_n_0
    );
SRAM_reg_5_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(29),
      I1 => \^neur_v_down\(21),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(13),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(5),
      O => SRAM_reg_5_i_36_n_0
    );
SRAM_reg_5_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(61),
      I1 => \^neur_v_down\(53),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(45),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(37),
      O => SRAM_reg_5_i_37_n_0
    );
SRAM_reg_5_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(93),
      I1 => \^neur_v_down\(85),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(77),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(69),
      O => SRAM_reg_5_i_38_n_0
    );
SRAM_reg_5_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(125),
      I1 => \^neur_v_down\(117),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(109),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(101),
      O => SRAM_reg_5_i_39_n_0
    );
SRAM_reg_5_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(157),
      I1 => \^neur_v_down\(149),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(141),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(133),
      O => SRAM_reg_5_i_40_n_0
    );
SRAM_reg_5_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(189),
      I1 => \^neur_v_down\(181),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(173),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(165),
      O => SRAM_reg_5_i_41_n_0
    );
SRAM_reg_5_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(221),
      I1 => \^neur_v_down\(213),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(205),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(197),
      O => SRAM_reg_5_i_42_n_0
    );
SRAM_reg_5_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(253),
      I1 => \^neur_v_down\(245),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(237),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(229),
      O => SRAM_reg_5_i_43_n_0
    );
SRAM_reg_6_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_6_i_20_n_0,
      I1 => SRAM_reg_6_i_21_n_0,
      O => \AERIN_ADDR[6]_18\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_6_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_6_i_22_n_0,
      I1 => SRAM_reg_6_i_23_n_0,
      O => \AERIN_ADDR[6]_17\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_6_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_6_i_24_n_0,
      I1 => SRAM_reg_6_i_25_n_0,
      O => \AERIN_ADDR[6]_11\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_6_i_19: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_6_i_26_n_0,
      I1 => SRAM_reg_6_i_27_n_0,
      O => \AERIN_ADDR[6]_12\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_6_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_28_n_0,
      I1 => SRAM_reg_6_i_29_n_0,
      O => SRAM_reg_6_i_20_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_30_n_0,
      I1 => SRAM_reg_6_i_31_n_0,
      O => SRAM_reg_6_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_32_n_0,
      I1 => SRAM_reg_6_i_33_n_0,
      O => SRAM_reg_6_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_34_n_0,
      I1 => SRAM_reg_6_i_35_n_0,
      O => SRAM_reg_6_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_36_n_0,
      I1 => SRAM_reg_6_i_37_n_0,
      O => SRAM_reg_6_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_38_n_0,
      I1 => SRAM_reg_6_i_39_n_0,
      O => SRAM_reg_6_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_40_n_0,
      I1 => SRAM_reg_6_i_41_n_0,
      O => SRAM_reg_6_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_6_i_42_n_0,
      I1 => SRAM_reg_6_i_43_n_0,
      O => SRAM_reg_6_i_27_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_6_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(30),
      I1 => \^neur_v_up\(22),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(14),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(6),
      O => SRAM_reg_6_i_28_n_0
    );
SRAM_reg_6_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(62),
      I1 => \^neur_v_up\(54),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(46),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(38),
      O => SRAM_reg_6_i_29_n_0
    );
SRAM_reg_6_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(94),
      I1 => \^neur_v_up\(86),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(78),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(70),
      O => SRAM_reg_6_i_30_n_0
    );
SRAM_reg_6_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(126),
      I1 => \^neur_v_up\(118),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(110),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(102),
      O => SRAM_reg_6_i_31_n_0
    );
SRAM_reg_6_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(158),
      I1 => \^neur_v_up\(150),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(142),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(134),
      O => SRAM_reg_6_i_32_n_0
    );
SRAM_reg_6_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(190),
      I1 => \^neur_v_up\(182),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(174),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(166),
      O => SRAM_reg_6_i_33_n_0
    );
SRAM_reg_6_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(222),
      I1 => \^neur_v_up\(214),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(206),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(198),
      O => SRAM_reg_6_i_34_n_0
    );
SRAM_reg_6_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(254),
      I1 => \^neur_v_up\(246),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(238),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(230),
      O => SRAM_reg_6_i_35_n_0
    );
SRAM_reg_6_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(30),
      I1 => \^neur_v_down\(22),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(14),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(6),
      O => SRAM_reg_6_i_36_n_0
    );
SRAM_reg_6_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(62),
      I1 => \^neur_v_down\(54),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(46),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(38),
      O => SRAM_reg_6_i_37_n_0
    );
SRAM_reg_6_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(94),
      I1 => \^neur_v_down\(86),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(78),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(70),
      O => SRAM_reg_6_i_38_n_0
    );
SRAM_reg_6_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(126),
      I1 => \^neur_v_down\(118),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(110),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(102),
      O => SRAM_reg_6_i_39_n_0
    );
SRAM_reg_6_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(158),
      I1 => \^neur_v_down\(150),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(142),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(134),
      O => SRAM_reg_6_i_40_n_0
    );
SRAM_reg_6_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(190),
      I1 => \^neur_v_down\(182),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(174),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(166),
      O => SRAM_reg_6_i_41_n_0
    );
SRAM_reg_6_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(222),
      I1 => \^neur_v_down\(214),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(206),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(198),
      O => SRAM_reg_6_i_42_n_0
    );
SRAM_reg_6_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(254),
      I1 => \^neur_v_down\(246),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(238),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(230),
      O => SRAM_reg_6_i_43_n_0
    );
SRAM_reg_7_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_7_i_19_n_0,
      I1 => SRAM_reg_7_i_20_n_0,
      O => \AERIN_ADDR[6]_16\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_7_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_7_i_21_n_0,
      I1 => SRAM_reg_7_i_22_n_0,
      O => \AERIN_ADDR[6]_15\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_7_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_7_i_23_n_0,
      I1 => SRAM_reg_7_i_24_n_0,
      O => \AERIN_ADDR[6]_13\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_7_i_18: unisim.vcomponents.MUXF8
     port map (
      I0 => SRAM_reg_7_i_25_n_0,
      I1 => SRAM_reg_7_i_26_n_0,
      O => \AERIN_ADDR[6]_14\,
      S => CTRL_SYNARRAY_ADDR(3)
    );
SRAM_reg_7_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_27_n_0,
      I1 => SRAM_reg_7_i_28_n_0,
      O => SRAM_reg_7_i_19_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_29_n_0,
      I1 => SRAM_reg_7_i_30_n_0,
      O => SRAM_reg_7_i_20_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_31_n_0,
      I1 => SRAM_reg_7_i_32_n_0,
      O => SRAM_reg_7_i_21_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_33_n_0,
      I1 => SRAM_reg_7_i_34_n_0,
      O => SRAM_reg_7_i_22_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_35_n_0,
      I1 => SRAM_reg_7_i_36_n_0,
      O => SRAM_reg_7_i_23_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_37_n_0,
      I1 => SRAM_reg_7_i_38_n_0,
      O => SRAM_reg_7_i_24_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_39_n_0,
      I1 => SRAM_reg_7_i_40_n_0,
      O => SRAM_reg_7_i_25_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => SRAM_reg_7_i_41_n_0,
      I1 => SRAM_reg_7_i_42_n_0,
      O => SRAM_reg_7_i_26_n_0,
      S => CTRL_SYNARRAY_ADDR(2)
    );
SRAM_reg_7_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(31),
      I1 => \^neur_v_up\(23),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(15),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(7),
      O => SRAM_reg_7_i_27_n_0
    );
SRAM_reg_7_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(63),
      I1 => \^neur_v_up\(55),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(47),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(39),
      O => SRAM_reg_7_i_28_n_0
    );
SRAM_reg_7_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(95),
      I1 => \^neur_v_up\(87),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(79),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(71),
      O => SRAM_reg_7_i_29_n_0
    );
SRAM_reg_7_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(127),
      I1 => \^neur_v_up\(119),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(111),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(103),
      O => SRAM_reg_7_i_30_n_0
    );
SRAM_reg_7_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(159),
      I1 => \^neur_v_up\(151),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(143),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(135),
      O => SRAM_reg_7_i_31_n_0
    );
SRAM_reg_7_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(191),
      I1 => \^neur_v_up\(183),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(175),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(167),
      O => SRAM_reg_7_i_32_n_0
    );
SRAM_reg_7_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(223),
      I1 => \^neur_v_up\(215),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(207),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(199),
      O => SRAM_reg_7_i_33_n_0
    );
SRAM_reg_7_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_up\(255),
      I1 => \^neur_v_up\(247),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_up\(239),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_up\(231),
      O => SRAM_reg_7_i_34_n_0
    );
SRAM_reg_7_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(31),
      I1 => \^neur_v_down\(23),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(15),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(7),
      O => SRAM_reg_7_i_35_n_0
    );
SRAM_reg_7_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(63),
      I1 => \^neur_v_down\(55),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(47),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(39),
      O => SRAM_reg_7_i_36_n_0
    );
SRAM_reg_7_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(95),
      I1 => \^neur_v_down\(87),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(79),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(71),
      O => SRAM_reg_7_i_37_n_0
    );
SRAM_reg_7_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(127),
      I1 => \^neur_v_down\(119),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(111),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(103),
      O => SRAM_reg_7_i_38_n_0
    );
SRAM_reg_7_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(159),
      I1 => \^neur_v_down\(151),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(143),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(135),
      O => SRAM_reg_7_i_39_n_0
    );
SRAM_reg_7_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(191),
      I1 => \^neur_v_down\(183),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(175),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(167),
      O => SRAM_reg_7_i_40_n_0
    );
SRAM_reg_7_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(223),
      I1 => \^neur_v_down\(215),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(207),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(199),
      O => SRAM_reg_7_i_41_n_0
    );
SRAM_reg_7_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^neur_v_down\(255),
      I1 => \^neur_v_down\(247),
      I2 => CTRL_SYNARRAY_ADDR(1),
      I3 => \^neur_v_down\(239),
      I4 => CTRL_SYNARRAY_ADDR(0),
      I5 => \^neur_v_down\(231),
      O => SRAM_reg_7_i_42_n_0
    );
\genblk2[0].NEUR_V_DOWN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[0].NEUR_V_DOWN_reg[0]_0\,
      Q => \^neur_v_down\(0),
      R => '0'
    );
\genblk2[0].NEUR_V_UP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[0].NEUR_V_UP_reg[0]_0\,
      Q => \^neur_v_up\(0),
      R => '0'
    );
\genblk2[100].NEUR_V_DOWN_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[100].NEUR_V_DOWN_reg[100]_0\,
      Q => \^neur_v_down\(100),
      R => '0'
    );
\genblk2[100].NEUR_V_UP_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[100].NEUR_V_UP_reg[100]_0\,
      Q => \^neur_v_up\(100),
      R => '0'
    );
\genblk2[101].NEUR_V_DOWN_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[101].NEUR_V_DOWN_reg[101]_0\,
      Q => \^neur_v_down\(101),
      R => '0'
    );
\genblk2[101].NEUR_V_UP_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[101].NEUR_V_UP_reg[101]_0\,
      Q => \^neur_v_up\(101),
      R => '0'
    );
\genblk2[102].NEUR_V_DOWN_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[102].NEUR_V_DOWN_reg[102]_0\,
      Q => \^neur_v_down\(102),
      R => '0'
    );
\genblk2[102].NEUR_V_UP_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[102].NEUR_V_UP_reg[102]_0\,
      Q => \^neur_v_up\(102),
      R => '0'
    );
\genblk2[103].NEUR_V_DOWN_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[103].NEUR_V_DOWN_reg[103]_0\,
      Q => \^neur_v_down\(103),
      R => '0'
    );
\genblk2[103].NEUR_V_UP_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[103].NEUR_V_UP_reg[103]_0\,
      Q => \^neur_v_up\(103),
      R => '0'
    );
\genblk2[104].NEUR_V_DOWN_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[104].NEUR_V_DOWN_reg[104]_0\,
      Q => \^neur_v_down\(104),
      R => '0'
    );
\genblk2[104].NEUR_V_UP_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[104].NEUR_V_UP_reg[104]_0\,
      Q => \^neur_v_up\(104),
      R => '0'
    );
\genblk2[105].NEUR_V_DOWN_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[105].NEUR_V_DOWN_reg[105]_0\,
      Q => \^neur_v_down\(105),
      R => '0'
    );
\genblk2[105].NEUR_V_UP_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[105].NEUR_V_UP_reg[105]_0\,
      Q => \^neur_v_up\(105),
      R => '0'
    );
\genblk2[106].NEUR_V_DOWN_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[106].NEUR_V_DOWN_reg[106]_0\,
      Q => \^neur_v_down\(106),
      R => '0'
    );
\genblk2[106].NEUR_V_UP_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[106].NEUR_V_UP_reg[106]_0\,
      Q => \^neur_v_up\(106),
      R => '0'
    );
\genblk2[107].NEUR_V_DOWN_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[107].NEUR_V_DOWN_reg[107]_0\,
      Q => \^neur_v_down\(107),
      R => '0'
    );
\genblk2[107].NEUR_V_UP_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[107].NEUR_V_UP_reg[107]_0\,
      Q => \^neur_v_up\(107),
      R => '0'
    );
\genblk2[108].NEUR_V_DOWN_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[108].NEUR_V_DOWN_reg[108]_0\,
      Q => \^neur_v_down\(108),
      R => '0'
    );
\genblk2[108].NEUR_V_UP_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[108].NEUR_V_UP_reg[108]_0\,
      Q => \^neur_v_up\(108),
      R => '0'
    );
\genblk2[109].NEUR_V_DOWN_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[109].NEUR_V_DOWN_reg[109]_0\,
      Q => \^neur_v_down\(109),
      R => '0'
    );
\genblk2[109].NEUR_V_UP_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[109].NEUR_V_UP_reg[109]_0\,
      Q => \^neur_v_up\(109),
      R => '0'
    );
\genblk2[10].NEUR_V_DOWN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[10].NEUR_V_DOWN_reg[10]_0\,
      Q => \^neur_v_down\(10),
      R => '0'
    );
\genblk2[10].NEUR_V_UP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[10].NEUR_V_UP_reg[10]_0\,
      Q => \^neur_v_up\(10),
      R => '0'
    );
\genblk2[110].NEUR_V_DOWN_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[110].NEUR_V_DOWN_reg[110]_0\,
      Q => \^neur_v_down\(110),
      R => '0'
    );
\genblk2[110].NEUR_V_UP_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[110].NEUR_V_UP_reg[110]_0\,
      Q => \^neur_v_up\(110),
      R => '0'
    );
\genblk2[111].NEUR_V_DOWN_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[111].NEUR_V_DOWN_reg[111]_0\,
      Q => \^neur_v_down\(111),
      R => '0'
    );
\genblk2[111].NEUR_V_UP_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[111].NEUR_V_UP_reg[111]_0\,
      Q => \^neur_v_up\(111),
      R => '0'
    );
\genblk2[112].NEUR_V_DOWN_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[112].NEUR_V_DOWN_reg[112]_0\,
      Q => \^neur_v_down\(112),
      R => '0'
    );
\genblk2[112].NEUR_V_UP_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[112].NEUR_V_UP_reg[112]_0\,
      Q => \^neur_v_up\(112),
      R => '0'
    );
\genblk2[113].NEUR_V_DOWN_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[113].NEUR_V_DOWN_reg[113]_0\,
      Q => \^neur_v_down\(113),
      R => '0'
    );
\genblk2[113].NEUR_V_UP_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[113].NEUR_V_UP_reg[113]_0\,
      Q => \^neur_v_up\(113),
      R => '0'
    );
\genblk2[114].NEUR_V_DOWN_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[114].NEUR_V_DOWN_reg[114]_0\,
      Q => \^neur_v_down\(114),
      R => '0'
    );
\genblk2[114].NEUR_V_UP_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[114].NEUR_V_UP_reg[114]_0\,
      Q => \^neur_v_up\(114),
      R => '0'
    );
\genblk2[115].NEUR_V_DOWN_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[115].NEUR_V_DOWN_reg[115]_0\,
      Q => \^neur_v_down\(115),
      R => '0'
    );
\genblk2[115].NEUR_V_UP_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[115].NEUR_V_UP_reg[115]_0\,
      Q => \^neur_v_up\(115),
      R => '0'
    );
\genblk2[116].NEUR_V_DOWN_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[116].NEUR_V_DOWN_reg[116]_0\,
      Q => \^neur_v_down\(116),
      R => '0'
    );
\genblk2[116].NEUR_V_UP_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[116].NEUR_V_UP_reg[116]_0\,
      Q => \^neur_v_up\(116),
      R => '0'
    );
\genblk2[117].NEUR_V_DOWN_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[117].NEUR_V_DOWN_reg[117]_0\,
      Q => \^neur_v_down\(117),
      R => '0'
    );
\genblk2[117].NEUR_V_UP_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[117].NEUR_V_UP_reg[117]_0\,
      Q => \^neur_v_up\(117),
      R => '0'
    );
\genblk2[118].NEUR_V_DOWN_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[118].NEUR_V_DOWN_reg[118]_0\,
      Q => \^neur_v_down\(118),
      R => '0'
    );
\genblk2[118].NEUR_V_UP_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[118].NEUR_V_UP_reg[118]_0\,
      Q => \^neur_v_up\(118),
      R => '0'
    );
\genblk2[119].NEUR_V_DOWN_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[119].NEUR_V_DOWN_reg[119]_0\,
      Q => \^neur_v_down\(119),
      R => '0'
    );
\genblk2[119].NEUR_V_UP_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[119].NEUR_V_UP_reg[119]_0\,
      Q => \^neur_v_up\(119),
      R => '0'
    );
\genblk2[11].NEUR_V_DOWN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[11].NEUR_V_DOWN_reg[11]_0\,
      Q => \^neur_v_down\(11),
      R => '0'
    );
\genblk2[11].NEUR_V_UP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[11].NEUR_V_UP_reg[11]_0\,
      Q => \^neur_v_up\(11),
      R => '0'
    );
\genblk2[120].NEUR_V_DOWN_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[120].NEUR_V_DOWN_reg[120]_0\,
      Q => \^neur_v_down\(120),
      R => '0'
    );
\genblk2[120].NEUR_V_UP_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[120].NEUR_V_UP_reg[120]_0\,
      Q => \^neur_v_up\(120),
      R => '0'
    );
\genblk2[121].NEUR_V_DOWN_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[121].NEUR_V_DOWN_reg[121]_0\,
      Q => \^neur_v_down\(121),
      R => '0'
    );
\genblk2[121].NEUR_V_UP_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[121].NEUR_V_UP_reg[121]_0\,
      Q => \^neur_v_up\(121),
      R => '0'
    );
\genblk2[122].NEUR_V_DOWN_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[122].NEUR_V_DOWN_reg[122]_0\,
      Q => \^neur_v_down\(122),
      R => '0'
    );
\genblk2[122].NEUR_V_UP_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[122].NEUR_V_UP_reg[122]_0\,
      Q => \^neur_v_up\(122),
      R => '0'
    );
\genblk2[123].NEUR_V_DOWN_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[123].NEUR_V_DOWN_reg[123]_0\,
      Q => \^neur_v_down\(123),
      R => '0'
    );
\genblk2[123].NEUR_V_UP_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[123].NEUR_V_UP_reg[123]_0\,
      Q => \^neur_v_up\(123),
      R => '0'
    );
\genblk2[124].NEUR_V_DOWN_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[124].NEUR_V_DOWN_reg[124]_0\,
      Q => \^neur_v_down\(124),
      R => '0'
    );
\genblk2[124].NEUR_V_UP_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[124].NEUR_V_UP_reg[124]_0\,
      Q => \^neur_v_up\(124),
      R => '0'
    );
\genblk2[125].NEUR_V_DOWN_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[125].NEUR_V_DOWN_reg[125]_0\,
      Q => \^neur_v_down\(125),
      R => '0'
    );
\genblk2[125].NEUR_V_UP_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[125].NEUR_V_UP_reg[125]_0\,
      Q => \^neur_v_up\(125),
      R => '0'
    );
\genblk2[126].NEUR_V_DOWN_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[126].NEUR_V_DOWN_reg[126]_0\,
      Q => \^neur_v_down\(126),
      R => '0'
    );
\genblk2[126].NEUR_V_UP_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[126].NEUR_V_UP_reg[126]_0\,
      Q => \^neur_v_up\(126),
      R => '0'
    );
\genblk2[127].NEUR_V_DOWN_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[127].NEUR_V_DOWN_reg[127]_0\,
      Q => \^neur_v_down\(127),
      R => '0'
    );
\genblk2[127].NEUR_V_UP_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[127].NEUR_V_UP_reg[127]_0\,
      Q => \^neur_v_up\(127),
      R => '0'
    );
\genblk2[128].NEUR_V_DOWN_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[128].NEUR_V_DOWN_reg[128]_0\,
      Q => \^neur_v_down\(128),
      R => '0'
    );
\genblk2[128].NEUR_V_UP_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[128].NEUR_V_UP_reg[128]_0\,
      Q => \^neur_v_up\(128),
      R => '0'
    );
\genblk2[129].NEUR_V_DOWN_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[129].NEUR_V_DOWN_reg[129]_0\,
      Q => \^neur_v_down\(129),
      R => '0'
    );
\genblk2[129].NEUR_V_UP_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[129].NEUR_V_UP_reg[129]_0\,
      Q => \^neur_v_up\(129),
      R => '0'
    );
\genblk2[12].NEUR_V_DOWN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[12].NEUR_V_DOWN_reg[12]_0\,
      Q => \^neur_v_down\(12),
      R => '0'
    );
\genblk2[12].NEUR_V_UP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[12].NEUR_V_UP_reg[12]_0\,
      Q => \^neur_v_up\(12),
      R => '0'
    );
\genblk2[130].NEUR_V_DOWN_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[130].NEUR_V_DOWN_reg[130]_0\,
      Q => \^neur_v_down\(130),
      R => '0'
    );
\genblk2[130].NEUR_V_UP_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[130].NEUR_V_UP_reg[130]_0\,
      Q => \^neur_v_up\(130),
      R => '0'
    );
\genblk2[131].NEUR_V_DOWN_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[131].NEUR_V_DOWN_reg[131]_0\,
      Q => \^neur_v_down\(131),
      R => '0'
    );
\genblk2[131].NEUR_V_UP_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[131].NEUR_V_UP_reg[131]_0\,
      Q => \^neur_v_up\(131),
      R => '0'
    );
\genblk2[132].NEUR_V_DOWN_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[132].NEUR_V_DOWN_reg[132]_0\,
      Q => \^neur_v_down\(132),
      R => '0'
    );
\genblk2[132].NEUR_V_UP_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[132].NEUR_V_UP_reg[132]_0\,
      Q => \^neur_v_up\(132),
      R => '0'
    );
\genblk2[133].NEUR_V_DOWN_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[133].NEUR_V_DOWN_reg[133]_0\,
      Q => \^neur_v_down\(133),
      R => '0'
    );
\genblk2[133].NEUR_V_UP_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[133].NEUR_V_UP_reg[133]_0\,
      Q => \^neur_v_up\(133),
      R => '0'
    );
\genblk2[134].NEUR_V_DOWN_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[134].NEUR_V_DOWN_reg[134]_0\,
      Q => \^neur_v_down\(134),
      R => '0'
    );
\genblk2[134].NEUR_V_UP_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[134].NEUR_V_UP_reg[134]_0\,
      Q => \^neur_v_up\(134),
      R => '0'
    );
\genblk2[135].NEUR_V_DOWN_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[135].NEUR_V_DOWN_reg[135]_0\,
      Q => \^neur_v_down\(135),
      R => '0'
    );
\genblk2[135].NEUR_V_UP_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[135].NEUR_V_UP_reg[135]_0\,
      Q => \^neur_v_up\(135),
      R => '0'
    );
\genblk2[136].NEUR_V_DOWN_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[136].NEUR_V_DOWN_reg[136]_0\,
      Q => \^neur_v_down\(136),
      R => '0'
    );
\genblk2[136].NEUR_V_UP_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[136].NEUR_V_UP_reg[136]_0\,
      Q => \^neur_v_up\(136),
      R => '0'
    );
\genblk2[137].NEUR_V_DOWN_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[137].NEUR_V_DOWN_reg[137]_0\,
      Q => \^neur_v_down\(137),
      R => '0'
    );
\genblk2[137].NEUR_V_UP_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[137].NEUR_V_UP_reg[137]_0\,
      Q => \^neur_v_up\(137),
      R => '0'
    );
\genblk2[138].NEUR_V_DOWN_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[138].NEUR_V_DOWN_reg[138]_0\,
      Q => \^neur_v_down\(138),
      R => '0'
    );
\genblk2[138].NEUR_V_UP_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[138].NEUR_V_UP_reg[138]_0\,
      Q => \^neur_v_up\(138),
      R => '0'
    );
\genblk2[139].NEUR_V_DOWN_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[139].NEUR_V_DOWN_reg[139]_0\,
      Q => \^neur_v_down\(139),
      R => '0'
    );
\genblk2[139].NEUR_V_UP_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[139].NEUR_V_UP_reg[139]_0\,
      Q => \^neur_v_up\(139),
      R => '0'
    );
\genblk2[13].NEUR_V_DOWN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[13].NEUR_V_DOWN_reg[13]_0\,
      Q => \^neur_v_down\(13),
      R => '0'
    );
\genblk2[13].NEUR_V_UP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[13].NEUR_V_UP_reg[13]_0\,
      Q => \^neur_v_up\(13),
      R => '0'
    );
\genblk2[140].NEUR_V_DOWN_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[140].NEUR_V_DOWN_reg[140]_0\,
      Q => \^neur_v_down\(140),
      R => '0'
    );
\genblk2[140].NEUR_V_UP_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[140].NEUR_V_UP_reg[140]_0\,
      Q => \^neur_v_up\(140),
      R => '0'
    );
\genblk2[141].NEUR_V_DOWN_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[141].NEUR_V_DOWN_reg[141]_0\,
      Q => \^neur_v_down\(141),
      R => '0'
    );
\genblk2[141].NEUR_V_UP_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[141].NEUR_V_UP_reg[141]_0\,
      Q => \^neur_v_up\(141),
      R => '0'
    );
\genblk2[142].NEUR_V_DOWN_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[142].NEUR_V_DOWN_reg[142]_0\,
      Q => \^neur_v_down\(142),
      R => '0'
    );
\genblk2[142].NEUR_V_UP_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[142].NEUR_V_UP_reg[142]_0\,
      Q => \^neur_v_up\(142),
      R => '0'
    );
\genblk2[143].NEUR_V_DOWN_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[143].NEUR_V_DOWN_reg[143]_0\,
      Q => \^neur_v_down\(143),
      R => '0'
    );
\genblk2[143].NEUR_V_UP_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[143].NEUR_V_UP_reg[143]_0\,
      Q => \^neur_v_up\(143),
      R => '0'
    );
\genblk2[144].NEUR_V_DOWN_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[144].NEUR_V_DOWN_reg[144]_0\,
      Q => \^neur_v_down\(144),
      R => '0'
    );
\genblk2[144].NEUR_V_UP_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[144].NEUR_V_UP_reg[144]_0\,
      Q => \^neur_v_up\(144),
      R => '0'
    );
\genblk2[145].NEUR_V_DOWN_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[145].NEUR_V_DOWN_reg[145]_0\,
      Q => \^neur_v_down\(145),
      R => '0'
    );
\genblk2[145].NEUR_V_UP_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[145].NEUR_V_UP_reg[145]_0\,
      Q => \^neur_v_up\(145),
      R => '0'
    );
\genblk2[146].NEUR_V_DOWN_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[146].NEUR_V_DOWN_reg[146]_0\,
      Q => \^neur_v_down\(146),
      R => '0'
    );
\genblk2[146].NEUR_V_UP_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[146].NEUR_V_UP_reg[146]_0\,
      Q => \^neur_v_up\(146),
      R => '0'
    );
\genblk2[147].NEUR_V_DOWN_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[147].NEUR_V_DOWN_reg[147]_0\,
      Q => \^neur_v_down\(147),
      R => '0'
    );
\genblk2[147].NEUR_V_UP_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[147].NEUR_V_UP_reg[147]_0\,
      Q => \^neur_v_up\(147),
      R => '0'
    );
\genblk2[148].NEUR_V_DOWN_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[148].NEUR_V_DOWN_reg[148]_0\,
      Q => \^neur_v_down\(148),
      R => '0'
    );
\genblk2[148].NEUR_V_UP_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[148].NEUR_V_UP_reg[148]_0\,
      Q => \^neur_v_up\(148),
      R => '0'
    );
\genblk2[149].NEUR_V_DOWN_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[149].NEUR_V_DOWN_reg[149]_0\,
      Q => \^neur_v_down\(149),
      R => '0'
    );
\genblk2[149].NEUR_V_UP_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[149].NEUR_V_UP_reg[149]_0\,
      Q => \^neur_v_up\(149),
      R => '0'
    );
\genblk2[14].NEUR_V_DOWN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[14].NEUR_V_DOWN_reg[14]_0\,
      Q => \^neur_v_down\(14),
      R => '0'
    );
\genblk2[14].NEUR_V_UP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[14].NEUR_V_UP_reg[14]_0\,
      Q => \^neur_v_up\(14),
      R => '0'
    );
\genblk2[150].NEUR_V_DOWN_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[150].NEUR_V_DOWN_reg[150]_0\,
      Q => \^neur_v_down\(150),
      R => '0'
    );
\genblk2[150].NEUR_V_UP_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[150].NEUR_V_UP_reg[150]_0\,
      Q => \^neur_v_up\(150),
      R => '0'
    );
\genblk2[151].NEUR_V_DOWN_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[151].NEUR_V_DOWN_reg[151]_0\,
      Q => \^neur_v_down\(151),
      R => '0'
    );
\genblk2[151].NEUR_V_UP_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[151].NEUR_V_UP_reg[151]_0\,
      Q => \^neur_v_up\(151),
      R => '0'
    );
\genblk2[152].NEUR_V_DOWN_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[152].NEUR_V_DOWN_reg[152]_0\,
      Q => \^neur_v_down\(152),
      R => '0'
    );
\genblk2[152].NEUR_V_UP_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[152].NEUR_V_UP_reg[152]_0\,
      Q => \^neur_v_up\(152),
      R => '0'
    );
\genblk2[153].NEUR_V_DOWN_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[153].NEUR_V_DOWN_reg[153]_0\,
      Q => \^neur_v_down\(153),
      R => '0'
    );
\genblk2[153].NEUR_V_UP_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[153].NEUR_V_UP_reg[153]_0\,
      Q => \^neur_v_up\(153),
      R => '0'
    );
\genblk2[154].NEUR_V_DOWN_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[154].NEUR_V_DOWN_reg[154]_0\,
      Q => \^neur_v_down\(154),
      R => '0'
    );
\genblk2[154].NEUR_V_UP_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[154].NEUR_V_UP_reg[154]_0\,
      Q => \^neur_v_up\(154),
      R => '0'
    );
\genblk2[155].NEUR_V_DOWN_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[155].NEUR_V_DOWN_reg[155]_0\,
      Q => \^neur_v_down\(155),
      R => '0'
    );
\genblk2[155].NEUR_V_UP_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[155].NEUR_V_UP_reg[155]_0\,
      Q => \^neur_v_up\(155),
      R => '0'
    );
\genblk2[156].NEUR_V_DOWN_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[156].NEUR_V_DOWN_reg[156]_0\,
      Q => \^neur_v_down\(156),
      R => '0'
    );
\genblk2[156].NEUR_V_UP_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[156].NEUR_V_UP_reg[156]_0\,
      Q => \^neur_v_up\(156),
      R => '0'
    );
\genblk2[157].NEUR_V_DOWN_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[157].NEUR_V_DOWN_reg[157]_0\,
      Q => \^neur_v_down\(157),
      R => '0'
    );
\genblk2[157].NEUR_V_UP_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[157].NEUR_V_UP_reg[157]_0\,
      Q => \^neur_v_up\(157),
      R => '0'
    );
\genblk2[158].NEUR_V_DOWN_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[158].NEUR_V_DOWN_reg[158]_0\,
      Q => \^neur_v_down\(158),
      R => '0'
    );
\genblk2[158].NEUR_V_UP_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[158].NEUR_V_UP_reg[158]_0\,
      Q => \^neur_v_up\(158),
      R => '0'
    );
\genblk2[159].NEUR_V_DOWN_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[159].NEUR_V_DOWN_reg[159]_0\,
      Q => \^neur_v_down\(159),
      R => '0'
    );
\genblk2[159].NEUR_V_UP_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[159].NEUR_V_UP_reg[159]_0\,
      Q => \^neur_v_up\(159),
      R => '0'
    );
\genblk2[15].NEUR_V_DOWN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[15].NEUR_V_DOWN_reg[15]_0\,
      Q => \^neur_v_down\(15),
      R => '0'
    );
\genblk2[15].NEUR_V_UP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[15].NEUR_V_UP_reg[15]_0\,
      Q => \^neur_v_up\(15),
      R => '0'
    );
\genblk2[160].NEUR_V_DOWN_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[160].NEUR_V_DOWN_reg[160]_0\,
      Q => \^neur_v_down\(160),
      R => '0'
    );
\genblk2[160].NEUR_V_UP_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[160].NEUR_V_UP_reg[160]_0\,
      Q => \^neur_v_up\(160),
      R => '0'
    );
\genblk2[161].NEUR_V_DOWN_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[161].NEUR_V_DOWN_reg[161]_0\,
      Q => \^neur_v_down\(161),
      R => '0'
    );
\genblk2[161].NEUR_V_UP_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[161].NEUR_V_UP_reg[161]_0\,
      Q => \^neur_v_up\(161),
      R => '0'
    );
\genblk2[162].NEUR_V_DOWN_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[162].NEUR_V_DOWN_reg[162]_0\,
      Q => \^neur_v_down\(162),
      R => '0'
    );
\genblk2[162].NEUR_V_UP_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[162].NEUR_V_UP_reg[162]_0\,
      Q => \^neur_v_up\(162),
      R => '0'
    );
\genblk2[163].NEUR_V_DOWN_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[163].NEUR_V_DOWN_reg[163]_0\,
      Q => \^neur_v_down\(163),
      R => '0'
    );
\genblk2[163].NEUR_V_UP_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[163].NEUR_V_UP_reg[163]_0\,
      Q => \^neur_v_up\(163),
      R => '0'
    );
\genblk2[164].NEUR_V_DOWN_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[164].NEUR_V_DOWN_reg[164]_0\,
      Q => \^neur_v_down\(164),
      R => '0'
    );
\genblk2[164].NEUR_V_UP_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[164].NEUR_V_UP_reg[164]_0\,
      Q => \^neur_v_up\(164),
      R => '0'
    );
\genblk2[165].NEUR_V_DOWN_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[165].NEUR_V_DOWN_reg[165]_0\,
      Q => \^neur_v_down\(165),
      R => '0'
    );
\genblk2[165].NEUR_V_UP_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[165].NEUR_V_UP_reg[165]_0\,
      Q => \^neur_v_up\(165),
      R => '0'
    );
\genblk2[166].NEUR_V_DOWN_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[166].NEUR_V_DOWN_reg[166]_0\,
      Q => \^neur_v_down\(166),
      R => '0'
    );
\genblk2[166].NEUR_V_UP_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[166].NEUR_V_UP_reg[166]_0\,
      Q => \^neur_v_up\(166),
      R => '0'
    );
\genblk2[167].NEUR_V_DOWN_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[167].NEUR_V_DOWN_reg[167]_0\,
      Q => \^neur_v_down\(167),
      R => '0'
    );
\genblk2[167].NEUR_V_UP_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[167].NEUR_V_UP_reg[167]_0\,
      Q => \^neur_v_up\(167),
      R => '0'
    );
\genblk2[168].NEUR_V_DOWN_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[168].NEUR_V_DOWN_reg[168]_0\,
      Q => \^neur_v_down\(168),
      R => '0'
    );
\genblk2[168].NEUR_V_UP_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[168].NEUR_V_UP_reg[168]_0\,
      Q => \^neur_v_up\(168),
      R => '0'
    );
\genblk2[169].NEUR_V_DOWN_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[169].NEUR_V_DOWN_reg[169]_0\,
      Q => \^neur_v_down\(169),
      R => '0'
    );
\genblk2[169].NEUR_V_UP_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[169].NEUR_V_UP_reg[169]_0\,
      Q => \^neur_v_up\(169),
      R => '0'
    );
\genblk2[16].NEUR_V_DOWN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[16].NEUR_V_DOWN_reg[16]_0\,
      Q => \^neur_v_down\(16),
      R => '0'
    );
\genblk2[16].NEUR_V_UP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[16].NEUR_V_UP_reg[16]_0\,
      Q => \^neur_v_up\(16),
      R => '0'
    );
\genblk2[170].NEUR_V_DOWN_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[170].NEUR_V_DOWN_reg[170]_0\,
      Q => \^neur_v_down\(170),
      R => '0'
    );
\genblk2[170].NEUR_V_UP_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[170].NEUR_V_UP_reg[170]_0\,
      Q => \^neur_v_up\(170),
      R => '0'
    );
\genblk2[171].NEUR_V_DOWN_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[171].NEUR_V_DOWN_reg[171]_0\,
      Q => \^neur_v_down\(171),
      R => '0'
    );
\genblk2[171].NEUR_V_UP_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[171].NEUR_V_UP_reg[171]_0\,
      Q => \^neur_v_up\(171),
      R => '0'
    );
\genblk2[172].NEUR_V_DOWN_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[172].NEUR_V_DOWN_reg[172]_0\,
      Q => \^neur_v_down\(172),
      R => '0'
    );
\genblk2[172].NEUR_V_UP_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[172].NEUR_V_UP_reg[172]_0\,
      Q => \^neur_v_up\(172),
      R => '0'
    );
\genblk2[173].NEUR_V_DOWN_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[173].NEUR_V_DOWN_reg[173]_0\,
      Q => \^neur_v_down\(173),
      R => '0'
    );
\genblk2[173].NEUR_V_UP_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[173].NEUR_V_UP_reg[173]_0\,
      Q => \^neur_v_up\(173),
      R => '0'
    );
\genblk2[174].NEUR_V_DOWN_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[174].NEUR_V_DOWN_reg[174]_0\,
      Q => \^neur_v_down\(174),
      R => '0'
    );
\genblk2[174].NEUR_V_UP_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[174].NEUR_V_UP_reg[174]_0\,
      Q => \^neur_v_up\(174),
      R => '0'
    );
\genblk2[175].NEUR_V_DOWN_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[175].NEUR_V_DOWN_reg[175]_0\,
      Q => \^neur_v_down\(175),
      R => '0'
    );
\genblk2[175].NEUR_V_UP_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[175].NEUR_V_UP_reg[175]_0\,
      Q => \^neur_v_up\(175),
      R => '0'
    );
\genblk2[176].NEUR_V_DOWN_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[176].NEUR_V_DOWN_reg[176]_0\,
      Q => \^neur_v_down\(176),
      R => '0'
    );
\genblk2[176].NEUR_V_UP_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[176].NEUR_V_UP_reg[176]_0\,
      Q => \^neur_v_up\(176),
      R => '0'
    );
\genblk2[177].NEUR_V_DOWN_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[177].NEUR_V_DOWN_reg[177]_0\,
      Q => \^neur_v_down\(177),
      R => '0'
    );
\genblk2[177].NEUR_V_UP_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[177].NEUR_V_UP_reg[177]_0\,
      Q => \^neur_v_up\(177),
      R => '0'
    );
\genblk2[178].NEUR_V_DOWN_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[178].NEUR_V_DOWN_reg[178]_0\,
      Q => \^neur_v_down\(178),
      R => '0'
    );
\genblk2[178].NEUR_V_UP_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[178].NEUR_V_UP_reg[178]_0\,
      Q => \^neur_v_up\(178),
      R => '0'
    );
\genblk2[179].NEUR_V_DOWN_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[179].NEUR_V_DOWN_reg[179]_0\,
      Q => \^neur_v_down\(179),
      R => '0'
    );
\genblk2[179].NEUR_V_UP_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[179].NEUR_V_UP_reg[179]_0\,
      Q => \^neur_v_up\(179),
      R => '0'
    );
\genblk2[17].NEUR_V_DOWN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[17].NEUR_V_DOWN_reg[17]_0\,
      Q => \^neur_v_down\(17),
      R => '0'
    );
\genblk2[17].NEUR_V_UP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[17].NEUR_V_UP_reg[17]_0\,
      Q => \^neur_v_up\(17),
      R => '0'
    );
\genblk2[180].NEUR_V_DOWN_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[180].NEUR_V_DOWN_reg[180]_0\,
      Q => \^neur_v_down\(180),
      R => '0'
    );
\genblk2[180].NEUR_V_UP_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[180].NEUR_V_UP_reg[180]_0\,
      Q => \^neur_v_up\(180),
      R => '0'
    );
\genblk2[181].NEUR_V_DOWN_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[181].NEUR_V_DOWN_reg[181]_0\,
      Q => \^neur_v_down\(181),
      R => '0'
    );
\genblk2[181].NEUR_V_UP_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[181].NEUR_V_UP_reg[181]_0\,
      Q => \^neur_v_up\(181),
      R => '0'
    );
\genblk2[182].NEUR_V_DOWN_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[182].NEUR_V_DOWN_reg[182]_0\,
      Q => \^neur_v_down\(182),
      R => '0'
    );
\genblk2[182].NEUR_V_UP_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[182].NEUR_V_UP_reg[182]_0\,
      Q => \^neur_v_up\(182),
      R => '0'
    );
\genblk2[183].NEUR_V_DOWN_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[183].NEUR_V_DOWN_reg[183]_0\,
      Q => \^neur_v_down\(183),
      R => '0'
    );
\genblk2[183].NEUR_V_UP_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[183].NEUR_V_UP_reg[183]_0\,
      Q => \^neur_v_up\(183),
      R => '0'
    );
\genblk2[184].NEUR_V_DOWN_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[184].NEUR_V_DOWN_reg[184]_0\,
      Q => \^neur_v_down\(184),
      R => '0'
    );
\genblk2[184].NEUR_V_UP_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[184].NEUR_V_UP_reg[184]_0\,
      Q => \^neur_v_up\(184),
      R => '0'
    );
\genblk2[185].NEUR_V_DOWN_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[185].NEUR_V_DOWN_reg[185]_0\,
      Q => \^neur_v_down\(185),
      R => '0'
    );
\genblk2[185].NEUR_V_UP_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[185].NEUR_V_UP_reg[185]_0\,
      Q => \^neur_v_up\(185),
      R => '0'
    );
\genblk2[186].NEUR_V_DOWN_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[186].NEUR_V_DOWN_reg[186]_0\,
      Q => \^neur_v_down\(186),
      R => '0'
    );
\genblk2[186].NEUR_V_UP_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[186].NEUR_V_UP_reg[186]_0\,
      Q => \^neur_v_up\(186),
      R => '0'
    );
\genblk2[187].NEUR_V_DOWN_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[187].NEUR_V_DOWN_reg[187]_0\,
      Q => \^neur_v_down\(187),
      R => '0'
    );
\genblk2[187].NEUR_V_UP_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[187].NEUR_V_UP_reg[187]_0\,
      Q => \^neur_v_up\(187),
      R => '0'
    );
\genblk2[188].NEUR_V_DOWN_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[188].NEUR_V_DOWN_reg[188]_0\,
      Q => \^neur_v_down\(188),
      R => '0'
    );
\genblk2[188].NEUR_V_UP_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[188].NEUR_V_UP_reg[188]_0\,
      Q => \^neur_v_up\(188),
      R => '0'
    );
\genblk2[189].NEUR_V_DOWN_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[189].NEUR_V_DOWN_reg[189]_0\,
      Q => \^neur_v_down\(189),
      R => '0'
    );
\genblk2[189].NEUR_V_UP_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[189].NEUR_V_UP_reg[189]_0\,
      Q => \^neur_v_up\(189),
      R => '0'
    );
\genblk2[18].NEUR_V_DOWN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[18].NEUR_V_DOWN_reg[18]_0\,
      Q => \^neur_v_down\(18),
      R => '0'
    );
\genblk2[18].NEUR_V_UP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[18].NEUR_V_UP_reg[18]_0\,
      Q => \^neur_v_up\(18),
      R => '0'
    );
\genblk2[190].NEUR_V_DOWN_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[190].NEUR_V_DOWN_reg[190]_0\,
      Q => \^neur_v_down\(190),
      R => '0'
    );
\genblk2[190].NEUR_V_UP_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[190].NEUR_V_UP_reg[190]_0\,
      Q => \^neur_v_up\(190),
      R => '0'
    );
\genblk2[191].NEUR_V_DOWN_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[191].NEUR_V_DOWN_reg[191]_0\,
      Q => \^neur_v_down\(191),
      R => '0'
    );
\genblk2[191].NEUR_V_UP_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[191].NEUR_V_UP_reg[191]_0\,
      Q => \^neur_v_up\(191),
      R => '0'
    );
\genblk2[192].NEUR_V_DOWN_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[192].NEUR_V_DOWN_reg[192]_0\,
      Q => \^neur_v_down\(192),
      R => '0'
    );
\genblk2[192].NEUR_V_UP_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[192].NEUR_V_UP_reg[192]_0\,
      Q => \^neur_v_up\(192),
      R => '0'
    );
\genblk2[193].NEUR_V_DOWN_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[193].NEUR_V_DOWN_reg[193]_0\,
      Q => \^neur_v_down\(193),
      R => '0'
    );
\genblk2[193].NEUR_V_UP_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[193].NEUR_V_UP_reg[193]_0\,
      Q => \^neur_v_up\(193),
      R => '0'
    );
\genblk2[194].NEUR_V_DOWN_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[194].NEUR_V_DOWN_reg[194]_0\,
      Q => \^neur_v_down\(194),
      R => '0'
    );
\genblk2[194].NEUR_V_UP_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[194].NEUR_V_UP_reg[194]_0\,
      Q => \^neur_v_up\(194),
      R => '0'
    );
\genblk2[195].NEUR_V_DOWN_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[195].NEUR_V_DOWN_reg[195]_0\,
      Q => \^neur_v_down\(195),
      R => '0'
    );
\genblk2[195].NEUR_V_UP_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[195].NEUR_V_UP_reg[195]_0\,
      Q => \^neur_v_up\(195),
      R => '0'
    );
\genblk2[196].NEUR_V_DOWN_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[196].NEUR_V_DOWN_reg[196]_0\,
      Q => \^neur_v_down\(196),
      R => '0'
    );
\genblk2[196].NEUR_V_UP_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[196].NEUR_V_UP_reg[196]_0\,
      Q => \^neur_v_up\(196),
      R => '0'
    );
\genblk2[197].NEUR_V_DOWN_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[197].NEUR_V_DOWN_reg[197]_0\,
      Q => \^neur_v_down\(197),
      R => '0'
    );
\genblk2[197].NEUR_V_UP_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[197].NEUR_V_UP_reg[197]_0\,
      Q => \^neur_v_up\(197),
      R => '0'
    );
\genblk2[198].NEUR_V_DOWN_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[198].NEUR_V_DOWN_reg[198]_0\,
      Q => \^neur_v_down\(198),
      R => '0'
    );
\genblk2[198].NEUR_V_UP_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[198].NEUR_V_UP_reg[198]_0\,
      Q => \^neur_v_up\(198),
      R => '0'
    );
\genblk2[199].NEUR_V_DOWN_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[199].NEUR_V_DOWN_reg[199]_0\,
      Q => \^neur_v_down\(199),
      R => '0'
    );
\genblk2[199].NEUR_V_UP_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[199].NEUR_V_UP_reg[199]_0\,
      Q => \^neur_v_up\(199),
      R => '0'
    );
\genblk2[19].NEUR_V_DOWN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[19].NEUR_V_DOWN_reg[19]_0\,
      Q => \^neur_v_down\(19),
      R => '0'
    );
\genblk2[19].NEUR_V_UP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[19].NEUR_V_UP_reg[19]_0\,
      Q => \^neur_v_up\(19),
      R => '0'
    );
\genblk2[1].NEUR_V_DOWN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[1].NEUR_V_DOWN_reg[1]_0\,
      Q => \^neur_v_down\(1),
      R => '0'
    );
\genblk2[1].NEUR_V_UP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[1].NEUR_V_UP_reg[1]_0\,
      Q => \^neur_v_up\(1),
      R => '0'
    );
\genblk2[200].NEUR_V_DOWN_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[200].NEUR_V_DOWN_reg[200]_0\,
      Q => \^neur_v_down\(200),
      R => '0'
    );
\genblk2[200].NEUR_V_UP_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[200].NEUR_V_UP_reg[200]_0\,
      Q => \^neur_v_up\(200),
      R => '0'
    );
\genblk2[201].NEUR_V_DOWN_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[201].NEUR_V_DOWN_reg[201]_0\,
      Q => \^neur_v_down\(201),
      R => '0'
    );
\genblk2[201].NEUR_V_UP_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[201].NEUR_V_UP_reg[201]_0\,
      Q => \^neur_v_up\(201),
      R => '0'
    );
\genblk2[202].NEUR_V_DOWN_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[202].NEUR_V_DOWN_reg[202]_0\,
      Q => \^neur_v_down\(202),
      R => '0'
    );
\genblk2[202].NEUR_V_UP_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[202].NEUR_V_UP_reg[202]_0\,
      Q => \^neur_v_up\(202),
      R => '0'
    );
\genblk2[203].NEUR_V_DOWN_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[203].NEUR_V_DOWN_reg[203]_0\,
      Q => \^neur_v_down\(203),
      R => '0'
    );
\genblk2[203].NEUR_V_UP_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[203].NEUR_V_UP_reg[203]_0\,
      Q => \^neur_v_up\(203),
      R => '0'
    );
\genblk2[204].NEUR_V_DOWN_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[204].NEUR_V_DOWN_reg[204]_0\,
      Q => \^neur_v_down\(204),
      R => '0'
    );
\genblk2[204].NEUR_V_UP_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[204].NEUR_V_UP_reg[204]_0\,
      Q => \^neur_v_up\(204),
      R => '0'
    );
\genblk2[205].NEUR_V_DOWN_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[205].NEUR_V_DOWN_reg[205]_0\,
      Q => \^neur_v_down\(205),
      R => '0'
    );
\genblk2[205].NEUR_V_UP_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[205].NEUR_V_UP_reg[205]_0\,
      Q => \^neur_v_up\(205),
      R => '0'
    );
\genblk2[206].NEUR_V_DOWN_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[206].NEUR_V_DOWN_reg[206]_0\,
      Q => \^neur_v_down\(206),
      R => '0'
    );
\genblk2[206].NEUR_V_UP_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[206].NEUR_V_UP_reg[206]_0\,
      Q => \^neur_v_up\(206),
      R => '0'
    );
\genblk2[207].NEUR_V_DOWN_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[207].NEUR_V_DOWN_reg[207]_0\,
      Q => \^neur_v_down\(207),
      R => '0'
    );
\genblk2[207].NEUR_V_UP_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[207].NEUR_V_UP_reg[207]_0\,
      Q => \^neur_v_up\(207),
      R => '0'
    );
\genblk2[208].NEUR_V_DOWN_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[208].NEUR_V_DOWN_reg[208]_0\,
      Q => \^neur_v_down\(208),
      R => '0'
    );
\genblk2[208].NEUR_V_UP_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[208].NEUR_V_UP_reg[208]_0\,
      Q => \^neur_v_up\(208),
      R => '0'
    );
\genblk2[209].NEUR_V_DOWN_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[209].NEUR_V_DOWN_reg[209]_0\,
      Q => \^neur_v_down\(209),
      R => '0'
    );
\genblk2[209].NEUR_V_UP_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[209].NEUR_V_UP_reg[209]_0\,
      Q => \^neur_v_up\(209),
      R => '0'
    );
\genblk2[20].NEUR_V_DOWN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[20].NEUR_V_DOWN_reg[20]_0\,
      Q => \^neur_v_down\(20),
      R => '0'
    );
\genblk2[20].NEUR_V_UP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[20].NEUR_V_UP_reg[20]_0\,
      Q => \^neur_v_up\(20),
      R => '0'
    );
\genblk2[210].NEUR_V_DOWN_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[210].NEUR_V_DOWN_reg[210]_0\,
      Q => \^neur_v_down\(210),
      R => '0'
    );
\genblk2[210].NEUR_V_UP_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[210].NEUR_V_UP_reg[210]_0\,
      Q => \^neur_v_up\(210),
      R => '0'
    );
\genblk2[211].NEUR_V_DOWN_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[211].NEUR_V_DOWN_reg[211]_0\,
      Q => \^neur_v_down\(211),
      R => '0'
    );
\genblk2[211].NEUR_V_UP_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[211].NEUR_V_UP_reg[211]_0\,
      Q => \^neur_v_up\(211),
      R => '0'
    );
\genblk2[212].NEUR_V_DOWN_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[212].NEUR_V_DOWN_reg[212]_0\,
      Q => \^neur_v_down\(212),
      R => '0'
    );
\genblk2[212].NEUR_V_UP_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[212].NEUR_V_UP_reg[212]_0\,
      Q => \^neur_v_up\(212),
      R => '0'
    );
\genblk2[213].NEUR_V_DOWN_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[213].NEUR_V_DOWN_reg[213]_0\,
      Q => \^neur_v_down\(213),
      R => '0'
    );
\genblk2[213].NEUR_V_UP_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[213].NEUR_V_UP_reg[213]_0\,
      Q => \^neur_v_up\(213),
      R => '0'
    );
\genblk2[214].NEUR_V_DOWN_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[214].NEUR_V_DOWN_reg[214]_0\,
      Q => \^neur_v_down\(214),
      R => '0'
    );
\genblk2[214].NEUR_V_UP_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[214].NEUR_V_UP_reg[214]_0\,
      Q => \^neur_v_up\(214),
      R => '0'
    );
\genblk2[215].NEUR_V_DOWN_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[215].NEUR_V_DOWN_reg[215]_0\,
      Q => \^neur_v_down\(215),
      R => '0'
    );
\genblk2[215].NEUR_V_UP_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[215].NEUR_V_UP_reg[215]_0\,
      Q => \^neur_v_up\(215),
      R => '0'
    );
\genblk2[216].NEUR_V_DOWN_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[216].NEUR_V_DOWN_reg[216]_0\,
      Q => \^neur_v_down\(216),
      R => '0'
    );
\genblk2[216].NEUR_V_UP_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[216].NEUR_V_UP_reg[216]_0\,
      Q => \^neur_v_up\(216),
      R => '0'
    );
\genblk2[217].NEUR_V_DOWN_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[217].NEUR_V_DOWN_reg[217]_0\,
      Q => \^neur_v_down\(217),
      R => '0'
    );
\genblk2[217].NEUR_V_UP_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[217].NEUR_V_UP_reg[217]_0\,
      Q => \^neur_v_up\(217),
      R => '0'
    );
\genblk2[218].NEUR_V_DOWN_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[218].NEUR_V_DOWN_reg[218]_0\,
      Q => \^neur_v_down\(218),
      R => '0'
    );
\genblk2[218].NEUR_V_UP_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[218].NEUR_V_UP_reg[218]_0\,
      Q => \^neur_v_up\(218),
      R => '0'
    );
\genblk2[219].NEUR_V_DOWN_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[219].NEUR_V_DOWN_reg[219]_0\,
      Q => \^neur_v_down\(219),
      R => '0'
    );
\genblk2[219].NEUR_V_UP_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[219].NEUR_V_UP_reg[219]_0\,
      Q => \^neur_v_up\(219),
      R => '0'
    );
\genblk2[21].NEUR_V_DOWN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[21].NEUR_V_DOWN_reg[21]_0\,
      Q => \^neur_v_down\(21),
      R => '0'
    );
\genblk2[21].NEUR_V_UP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[21].NEUR_V_UP_reg[21]_0\,
      Q => \^neur_v_up\(21),
      R => '0'
    );
\genblk2[220].NEUR_V_DOWN_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[220].NEUR_V_DOWN_reg[220]_0\,
      Q => \^neur_v_down\(220),
      R => '0'
    );
\genblk2[220].NEUR_V_UP_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[220].NEUR_V_UP_reg[220]_0\,
      Q => \^neur_v_up\(220),
      R => '0'
    );
\genblk2[221].NEUR_V_DOWN_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[221].NEUR_V_DOWN_reg[221]_0\,
      Q => \^neur_v_down\(221),
      R => '0'
    );
\genblk2[221].NEUR_V_UP_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[221].NEUR_V_UP_reg[221]_0\,
      Q => \^neur_v_up\(221),
      R => '0'
    );
\genblk2[222].NEUR_V_DOWN_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[222].NEUR_V_DOWN_reg[222]_0\,
      Q => \^neur_v_down\(222),
      R => '0'
    );
\genblk2[222].NEUR_V_UP_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[222].NEUR_V_UP_reg[222]_0\,
      Q => \^neur_v_up\(222),
      R => '0'
    );
\genblk2[223].NEUR_V_DOWN_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[223].NEUR_V_DOWN_reg[223]_0\,
      Q => \^neur_v_down\(223),
      R => '0'
    );
\genblk2[223].NEUR_V_UP_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[223].NEUR_V_UP_reg[223]_0\,
      Q => \^neur_v_up\(223),
      R => '0'
    );
\genblk2[224].NEUR_V_DOWN_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[224].NEUR_V_DOWN_reg[224]_0\,
      Q => \^neur_v_down\(224),
      R => '0'
    );
\genblk2[224].NEUR_V_UP_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[224].NEUR_V_UP_reg[224]_0\,
      Q => \^neur_v_up\(224),
      R => '0'
    );
\genblk2[225].NEUR_V_DOWN_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[225].NEUR_V_DOWN_reg[225]_0\,
      Q => \^neur_v_down\(225),
      R => '0'
    );
\genblk2[225].NEUR_V_UP_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[225].NEUR_V_UP_reg[225]_0\,
      Q => \^neur_v_up\(225),
      R => '0'
    );
\genblk2[226].NEUR_V_DOWN_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[226].NEUR_V_DOWN_reg[226]_0\,
      Q => \^neur_v_down\(226),
      R => '0'
    );
\genblk2[226].NEUR_V_UP_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[226].NEUR_V_UP_reg[226]_0\,
      Q => \^neur_v_up\(226),
      R => '0'
    );
\genblk2[227].NEUR_V_DOWN_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[227].NEUR_V_DOWN_reg[227]_0\,
      Q => \^neur_v_down\(227),
      R => '0'
    );
\genblk2[227].NEUR_V_UP_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[227].NEUR_V_UP_reg[227]_0\,
      Q => \^neur_v_up\(227),
      R => '0'
    );
\genblk2[228].NEUR_V_DOWN_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[228].NEUR_V_DOWN_reg[228]_0\,
      Q => \^neur_v_down\(228),
      R => '0'
    );
\genblk2[228].NEUR_V_UP_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[228].NEUR_V_UP_reg[228]_0\,
      Q => \^neur_v_up\(228),
      R => '0'
    );
\genblk2[229].NEUR_V_DOWN_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[229].NEUR_V_DOWN_reg[229]_0\,
      Q => \^neur_v_down\(229),
      R => '0'
    );
\genblk2[229].NEUR_V_UP_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[229].NEUR_V_UP_reg[229]_0\,
      Q => \^neur_v_up\(229),
      R => '0'
    );
\genblk2[22].NEUR_V_DOWN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[22].NEUR_V_DOWN_reg[22]_0\,
      Q => \^neur_v_down\(22),
      R => '0'
    );
\genblk2[22].NEUR_V_UP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[22].NEUR_V_UP_reg[22]_0\,
      Q => \^neur_v_up\(22),
      R => '0'
    );
\genblk2[230].NEUR_V_DOWN_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[230].NEUR_V_DOWN_reg[230]_0\,
      Q => \^neur_v_down\(230),
      R => '0'
    );
\genblk2[230].NEUR_V_UP_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[230].NEUR_V_UP_reg[230]_0\,
      Q => \^neur_v_up\(230),
      R => '0'
    );
\genblk2[231].NEUR_V_DOWN_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[231].NEUR_V_DOWN_reg[231]_0\,
      Q => \^neur_v_down\(231),
      R => '0'
    );
\genblk2[231].NEUR_V_UP_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[231].NEUR_V_UP_reg[231]_0\,
      Q => \^neur_v_up\(231),
      R => '0'
    );
\genblk2[232].NEUR_V_DOWN_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[232].NEUR_V_DOWN_reg[232]_0\,
      Q => \^neur_v_down\(232),
      R => '0'
    );
\genblk2[232].NEUR_V_UP_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[232].NEUR_V_UP_reg[232]_0\,
      Q => \^neur_v_up\(232),
      R => '0'
    );
\genblk2[233].NEUR_V_DOWN_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[233].NEUR_V_DOWN_reg[233]_0\,
      Q => \^neur_v_down\(233),
      R => '0'
    );
\genblk2[233].NEUR_V_UP_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[233].NEUR_V_UP_reg[233]_0\,
      Q => \^neur_v_up\(233),
      R => '0'
    );
\genblk2[234].NEUR_V_DOWN_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[234].NEUR_V_DOWN_reg[234]_0\,
      Q => \^neur_v_down\(234),
      R => '0'
    );
\genblk2[234].NEUR_V_UP_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[234].NEUR_V_UP_reg[234]_0\,
      Q => \^neur_v_up\(234),
      R => '0'
    );
\genblk2[235].NEUR_V_DOWN_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[235].NEUR_V_DOWN_reg[235]_0\,
      Q => \^neur_v_down\(235),
      R => '0'
    );
\genblk2[235].NEUR_V_UP_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[235].NEUR_V_UP_reg[235]_0\,
      Q => \^neur_v_up\(235),
      R => '0'
    );
\genblk2[236].NEUR_V_DOWN_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[236].NEUR_V_DOWN_reg[236]_0\,
      Q => \^neur_v_down\(236),
      R => '0'
    );
\genblk2[236].NEUR_V_UP_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[236].NEUR_V_UP_reg[236]_0\,
      Q => \^neur_v_up\(236),
      R => '0'
    );
\genblk2[237].NEUR_V_DOWN_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[237].NEUR_V_DOWN_reg[237]_0\,
      Q => \^neur_v_down\(237),
      R => '0'
    );
\genblk2[237].NEUR_V_UP_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[237].NEUR_V_UP_reg[237]_0\,
      Q => \^neur_v_up\(237),
      R => '0'
    );
\genblk2[238].NEUR_V_DOWN_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[238].NEUR_V_DOWN_reg[238]_0\,
      Q => \^neur_v_down\(238),
      R => '0'
    );
\genblk2[238].NEUR_V_UP_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[238].NEUR_V_UP_reg[238]_0\,
      Q => \^neur_v_up\(238),
      R => '0'
    );
\genblk2[239].NEUR_V_DOWN_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[239].NEUR_V_DOWN_reg[239]_0\,
      Q => \^neur_v_down\(239),
      R => '0'
    );
\genblk2[239].NEUR_V_UP_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[239].NEUR_V_UP_reg[239]_0\,
      Q => \^neur_v_up\(239),
      R => '0'
    );
\genblk2[23].NEUR_V_DOWN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[23].NEUR_V_DOWN_reg[23]_0\,
      Q => \^neur_v_down\(23),
      R => '0'
    );
\genblk2[23].NEUR_V_UP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[23].NEUR_V_UP_reg[23]_0\,
      Q => \^neur_v_up\(23),
      R => '0'
    );
\genblk2[240].NEUR_V_DOWN_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[240].NEUR_V_DOWN_reg[240]_0\,
      Q => \^neur_v_down\(240),
      R => '0'
    );
\genblk2[240].NEUR_V_UP_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[240].NEUR_V_UP_reg[240]_0\,
      Q => \^neur_v_up\(240),
      R => '0'
    );
\genblk2[241].NEUR_V_DOWN_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[241].NEUR_V_DOWN_reg[241]_0\,
      Q => \^neur_v_down\(241),
      R => '0'
    );
\genblk2[241].NEUR_V_UP_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[241].NEUR_V_UP_reg[241]_0\,
      Q => \^neur_v_up\(241),
      R => '0'
    );
\genblk2[242].NEUR_V_DOWN_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[242].NEUR_V_DOWN_reg[242]_0\,
      Q => \^neur_v_down\(242),
      R => '0'
    );
\genblk2[242].NEUR_V_UP_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[242].NEUR_V_UP_reg[242]_0\,
      Q => \^neur_v_up\(242),
      R => '0'
    );
\genblk2[243].NEUR_V_DOWN_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[243].NEUR_V_DOWN_reg[243]_0\,
      Q => \^neur_v_down\(243),
      R => '0'
    );
\genblk2[243].NEUR_V_UP_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[243].NEUR_V_UP_reg[243]_0\,
      Q => \^neur_v_up\(243),
      R => '0'
    );
\genblk2[244].NEUR_V_DOWN_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[244].NEUR_V_DOWN_reg[244]_0\,
      Q => \^neur_v_down\(244),
      R => '0'
    );
\genblk2[244].NEUR_V_UP_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[244].NEUR_V_UP_reg[244]_0\,
      Q => \^neur_v_up\(244),
      R => '0'
    );
\genblk2[245].NEUR_V_DOWN_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[245].NEUR_V_DOWN_reg[245]_0\,
      Q => \^neur_v_down\(245),
      R => '0'
    );
\genblk2[245].NEUR_V_UP_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[245].NEUR_V_UP_reg[245]_0\,
      Q => \^neur_v_up\(245),
      R => '0'
    );
\genblk2[246].NEUR_V_DOWN_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[246].NEUR_V_DOWN_reg[246]_0\,
      Q => \^neur_v_down\(246),
      R => '0'
    );
\genblk2[246].NEUR_V_UP_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[246].NEUR_V_UP_reg[246]_0\,
      Q => \^neur_v_up\(246),
      R => '0'
    );
\genblk2[247].NEUR_V_DOWN_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[247].NEUR_V_DOWN_reg[247]_0\,
      Q => \^neur_v_down\(247),
      R => '0'
    );
\genblk2[247].NEUR_V_UP_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[247].NEUR_V_UP_reg[247]_0\,
      Q => \^neur_v_up\(247),
      R => '0'
    );
\genblk2[248].NEUR_V_DOWN_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[248].NEUR_V_DOWN_reg[248]_0\,
      Q => \^neur_v_down\(248),
      R => '0'
    );
\genblk2[248].NEUR_V_UP_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[248].NEUR_V_UP_reg[248]_0\,
      Q => \^neur_v_up\(248),
      R => '0'
    );
\genblk2[249].NEUR_V_DOWN_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[249].NEUR_V_DOWN_reg[249]_0\,
      Q => \^neur_v_down\(249),
      R => '0'
    );
\genblk2[249].NEUR_V_UP_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[249].NEUR_V_UP_reg[249]_0\,
      Q => \^neur_v_up\(249),
      R => '0'
    );
\genblk2[24].NEUR_V_DOWN_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[24].NEUR_V_DOWN_reg[24]_0\,
      Q => \^neur_v_down\(24),
      R => '0'
    );
\genblk2[24].NEUR_V_UP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[24].NEUR_V_UP_reg[24]_0\,
      Q => \^neur_v_up\(24),
      R => '0'
    );
\genblk2[250].NEUR_V_DOWN_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[250].NEUR_V_DOWN_reg[250]_0\,
      Q => \^neur_v_down\(250),
      R => '0'
    );
\genblk2[250].NEUR_V_UP_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[250].NEUR_V_UP_reg[250]_0\,
      Q => \^neur_v_up\(250),
      R => '0'
    );
\genblk2[251].NEUR_V_DOWN_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[251].NEUR_V_DOWN_reg[251]_0\,
      Q => \^neur_v_down\(251),
      R => '0'
    );
\genblk2[251].NEUR_V_UP_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[251].NEUR_V_UP_reg[251]_0\,
      Q => \^neur_v_up\(251),
      R => '0'
    );
\genblk2[252].NEUR_V_DOWN_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[252].NEUR_V_DOWN_reg[252]_0\,
      Q => \^neur_v_down\(252),
      R => '0'
    );
\genblk2[252].NEUR_V_UP_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[252].NEUR_V_UP_reg[252]_0\,
      Q => \^neur_v_up\(252),
      R => '0'
    );
\genblk2[253].NEUR_V_DOWN_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[253].NEUR_V_DOWN_reg[253]_0\,
      Q => \^neur_v_down\(253),
      R => '0'
    );
\genblk2[253].NEUR_V_UP_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[253].NEUR_V_UP_reg[253]_0\,
      Q => \^neur_v_up\(253),
      R => '0'
    );
\genblk2[254].NEUR_V_DOWN_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[254].NEUR_V_DOWN_reg[254]_0\,
      Q => \^neur_v_down\(254),
      R => '0'
    );
\genblk2[254].NEUR_V_UP_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[254].NEUR_V_UP_reg[254]_0\,
      Q => \^neur_v_up\(254),
      R => '0'
    );
\genblk2[255].NEUR_V_DOWN_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[255].NEUR_V_DOWN_reg[255]_0\,
      Q => \^neur_v_down\(255),
      R => '0'
    );
\genblk2[255].NEUR_V_UP_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[255].NEUR_V_UP_reg[255]_0\,
      Q => \^neur_v_up\(255),
      R => '0'
    );
\genblk2[25].NEUR_V_DOWN_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[25].NEUR_V_DOWN_reg[25]_0\,
      Q => \^neur_v_down\(25),
      R => '0'
    );
\genblk2[25].NEUR_V_UP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[25].NEUR_V_UP_reg[25]_0\,
      Q => \^neur_v_up\(25),
      R => '0'
    );
\genblk2[26].NEUR_V_DOWN_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[26].NEUR_V_DOWN_reg[26]_0\,
      Q => \^neur_v_down\(26),
      R => '0'
    );
\genblk2[26].NEUR_V_UP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[26].NEUR_V_UP_reg[26]_0\,
      Q => \^neur_v_up\(26),
      R => '0'
    );
\genblk2[27].NEUR_V_DOWN_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[27].NEUR_V_DOWN_reg[27]_0\,
      Q => \^neur_v_down\(27),
      R => '0'
    );
\genblk2[27].NEUR_V_UP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[27].NEUR_V_UP_reg[27]_0\,
      Q => \^neur_v_up\(27),
      R => '0'
    );
\genblk2[28].NEUR_V_DOWN_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[28].NEUR_V_DOWN_reg[28]_0\,
      Q => \^neur_v_down\(28),
      R => '0'
    );
\genblk2[28].NEUR_V_UP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[28].NEUR_V_UP_reg[28]_0\,
      Q => \^neur_v_up\(28),
      R => '0'
    );
\genblk2[29].NEUR_V_DOWN_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[29].NEUR_V_DOWN_reg[29]_0\,
      Q => \^neur_v_down\(29),
      R => '0'
    );
\genblk2[29].NEUR_V_UP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[29].NEUR_V_UP_reg[29]_0\,
      Q => \^neur_v_up\(29),
      R => '0'
    );
\genblk2[2].NEUR_V_DOWN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[2].NEUR_V_DOWN_reg[2]_0\,
      Q => \^neur_v_down\(2),
      R => '0'
    );
\genblk2[2].NEUR_V_UP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[2].NEUR_V_UP_reg[2]_0\,
      Q => \^neur_v_up\(2),
      R => '0'
    );
\genblk2[30].NEUR_V_DOWN_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[30].NEUR_V_DOWN_reg[30]_0\,
      Q => \^neur_v_down\(30),
      R => '0'
    );
\genblk2[30].NEUR_V_UP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[30].NEUR_V_UP_reg[30]_0\,
      Q => \^neur_v_up\(30),
      R => '0'
    );
\genblk2[31].NEUR_V_DOWN_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[31].NEUR_V_DOWN_reg[31]_0\,
      Q => \^neur_v_down\(31),
      R => '0'
    );
\genblk2[31].NEUR_V_UP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[31].NEUR_V_UP_reg[31]_0\,
      Q => \^neur_v_up\(31),
      R => '0'
    );
\genblk2[32].NEUR_V_DOWN_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[32].NEUR_V_DOWN_reg[32]_0\,
      Q => \^neur_v_down\(32),
      R => '0'
    );
\genblk2[32].NEUR_V_UP_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[32].NEUR_V_UP_reg[32]_0\,
      Q => \^neur_v_up\(32),
      R => '0'
    );
\genblk2[33].NEUR_V_DOWN_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[33].NEUR_V_DOWN_reg[33]_0\,
      Q => \^neur_v_down\(33),
      R => '0'
    );
\genblk2[33].NEUR_V_UP_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[33].NEUR_V_UP_reg[33]_0\,
      Q => \^neur_v_up\(33),
      R => '0'
    );
\genblk2[34].NEUR_V_DOWN_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[34].NEUR_V_DOWN_reg[34]_0\,
      Q => \^neur_v_down\(34),
      R => '0'
    );
\genblk2[34].NEUR_V_UP_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[34].NEUR_V_UP_reg[34]_0\,
      Q => \^neur_v_up\(34),
      R => '0'
    );
\genblk2[35].NEUR_V_DOWN_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[35].NEUR_V_DOWN_reg[35]_0\,
      Q => \^neur_v_down\(35),
      R => '0'
    );
\genblk2[35].NEUR_V_UP_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[35].NEUR_V_UP_reg[35]_0\,
      Q => \^neur_v_up\(35),
      R => '0'
    );
\genblk2[36].NEUR_V_DOWN_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[36].NEUR_V_DOWN_reg[36]_0\,
      Q => \^neur_v_down\(36),
      R => '0'
    );
\genblk2[36].NEUR_V_UP_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[36].NEUR_V_UP_reg[36]_0\,
      Q => \^neur_v_up\(36),
      R => '0'
    );
\genblk2[37].NEUR_V_DOWN_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[37].NEUR_V_DOWN_reg[37]_0\,
      Q => \^neur_v_down\(37),
      R => '0'
    );
\genblk2[37].NEUR_V_UP_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[37].NEUR_V_UP_reg[37]_0\,
      Q => \^neur_v_up\(37),
      R => '0'
    );
\genblk2[38].NEUR_V_DOWN_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[38].NEUR_V_DOWN_reg[38]_0\,
      Q => \^neur_v_down\(38),
      R => '0'
    );
\genblk2[38].NEUR_V_UP_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[38].NEUR_V_UP_reg[38]_0\,
      Q => \^neur_v_up\(38),
      R => '0'
    );
\genblk2[39].NEUR_V_DOWN_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[39].NEUR_V_DOWN_reg[39]_0\,
      Q => \^neur_v_down\(39),
      R => '0'
    );
\genblk2[39].NEUR_V_UP_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[39].NEUR_V_UP_reg[39]_0\,
      Q => \^neur_v_up\(39),
      R => '0'
    );
\genblk2[3].NEUR_V_DOWN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[3].NEUR_V_DOWN_reg[3]_0\,
      Q => \^neur_v_down\(3),
      R => '0'
    );
\genblk2[3].NEUR_V_UP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[3].NEUR_V_UP_reg[3]_0\,
      Q => \^neur_v_up\(3),
      R => '0'
    );
\genblk2[40].NEUR_V_DOWN_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[40].NEUR_V_DOWN_reg[40]_0\,
      Q => \^neur_v_down\(40),
      R => '0'
    );
\genblk2[40].NEUR_V_UP_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[40].NEUR_V_UP_reg[40]_0\,
      Q => \^neur_v_up\(40),
      R => '0'
    );
\genblk2[41].NEUR_V_DOWN_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[41].NEUR_V_DOWN_reg[41]_0\,
      Q => \^neur_v_down\(41),
      R => '0'
    );
\genblk2[41].NEUR_V_UP_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[41].NEUR_V_UP_reg[41]_0\,
      Q => \^neur_v_up\(41),
      R => '0'
    );
\genblk2[42].NEUR_V_DOWN_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[42].NEUR_V_DOWN_reg[42]_0\,
      Q => \^neur_v_down\(42),
      R => '0'
    );
\genblk2[42].NEUR_V_UP_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[42].NEUR_V_UP_reg[42]_0\,
      Q => \^neur_v_up\(42),
      R => '0'
    );
\genblk2[43].NEUR_V_DOWN_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[43].NEUR_V_DOWN_reg[43]_0\,
      Q => \^neur_v_down\(43),
      R => '0'
    );
\genblk2[43].NEUR_V_UP_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[43].NEUR_V_UP_reg[43]_0\,
      Q => \^neur_v_up\(43),
      R => '0'
    );
\genblk2[44].NEUR_V_DOWN_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[44].NEUR_V_DOWN_reg[44]_0\,
      Q => \^neur_v_down\(44),
      R => '0'
    );
\genblk2[44].NEUR_V_UP_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[44].NEUR_V_UP_reg[44]_0\,
      Q => \^neur_v_up\(44),
      R => '0'
    );
\genblk2[45].NEUR_V_DOWN_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[45].NEUR_V_DOWN_reg[45]_0\,
      Q => \^neur_v_down\(45),
      R => '0'
    );
\genblk2[45].NEUR_V_UP_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[45].NEUR_V_UP_reg[45]_0\,
      Q => \^neur_v_up\(45),
      R => '0'
    );
\genblk2[46].NEUR_V_DOWN_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[46].NEUR_V_DOWN_reg[46]_0\,
      Q => \^neur_v_down\(46),
      R => '0'
    );
\genblk2[46].NEUR_V_UP_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[46].NEUR_V_UP_reg[46]_0\,
      Q => \^neur_v_up\(46),
      R => '0'
    );
\genblk2[47].NEUR_V_DOWN_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[47].NEUR_V_DOWN_reg[47]_0\,
      Q => \^neur_v_down\(47),
      R => '0'
    );
\genblk2[47].NEUR_V_UP_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[47].NEUR_V_UP_reg[47]_0\,
      Q => \^neur_v_up\(47),
      R => '0'
    );
\genblk2[48].NEUR_V_DOWN_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[48].NEUR_V_DOWN_reg[48]_0\,
      Q => \^neur_v_down\(48),
      R => '0'
    );
\genblk2[48].NEUR_V_UP_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[48].NEUR_V_UP_reg[48]_0\,
      Q => \^neur_v_up\(48),
      R => '0'
    );
\genblk2[49].NEUR_V_DOWN_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[49].NEUR_V_DOWN_reg[49]_0\,
      Q => \^neur_v_down\(49),
      R => '0'
    );
\genblk2[49].NEUR_V_UP_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[49].NEUR_V_UP_reg[49]_0\,
      Q => \^neur_v_up\(49),
      R => '0'
    );
\genblk2[4].NEUR_V_DOWN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[4].NEUR_V_DOWN_reg[4]_0\,
      Q => \^neur_v_down\(4),
      R => '0'
    );
\genblk2[4].NEUR_V_UP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[4].NEUR_V_UP_reg[4]_0\,
      Q => \^neur_v_up\(4),
      R => '0'
    );
\genblk2[50].NEUR_V_DOWN_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[50].NEUR_V_DOWN_reg[50]_0\,
      Q => \^neur_v_down\(50),
      R => '0'
    );
\genblk2[50].NEUR_V_UP_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[50].NEUR_V_UP_reg[50]_0\,
      Q => \^neur_v_up\(50),
      R => '0'
    );
\genblk2[51].NEUR_V_DOWN_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[51].NEUR_V_DOWN_reg[51]_0\,
      Q => \^neur_v_down\(51),
      R => '0'
    );
\genblk2[51].NEUR_V_UP_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[51].NEUR_V_UP_reg[51]_0\,
      Q => \^neur_v_up\(51),
      R => '0'
    );
\genblk2[52].NEUR_V_DOWN_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[52].NEUR_V_DOWN_reg[52]_0\,
      Q => \^neur_v_down\(52),
      R => '0'
    );
\genblk2[52].NEUR_V_UP_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[52].NEUR_V_UP_reg[52]_0\,
      Q => \^neur_v_up\(52),
      R => '0'
    );
\genblk2[53].NEUR_V_DOWN_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[53].NEUR_V_DOWN_reg[53]_0\,
      Q => \^neur_v_down\(53),
      R => '0'
    );
\genblk2[53].NEUR_V_UP_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[53].NEUR_V_UP_reg[53]_0\,
      Q => \^neur_v_up\(53),
      R => '0'
    );
\genblk2[54].NEUR_V_DOWN_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[54].NEUR_V_DOWN_reg[54]_0\,
      Q => \^neur_v_down\(54),
      R => '0'
    );
\genblk2[54].NEUR_V_UP_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[54].NEUR_V_UP_reg[54]_0\,
      Q => \^neur_v_up\(54),
      R => '0'
    );
\genblk2[55].NEUR_V_DOWN_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[55].NEUR_V_DOWN_reg[55]_0\,
      Q => \^neur_v_down\(55),
      R => '0'
    );
\genblk2[55].NEUR_V_UP_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[55].NEUR_V_UP_reg[55]_0\,
      Q => \^neur_v_up\(55),
      R => '0'
    );
\genblk2[56].NEUR_V_DOWN_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[56].NEUR_V_DOWN_reg[56]_0\,
      Q => \^neur_v_down\(56),
      R => '0'
    );
\genblk2[56].NEUR_V_UP_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[56].NEUR_V_UP_reg[56]_0\,
      Q => \^neur_v_up\(56),
      R => '0'
    );
\genblk2[57].NEUR_V_DOWN_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[57].NEUR_V_DOWN_reg[57]_0\,
      Q => \^neur_v_down\(57),
      R => '0'
    );
\genblk2[57].NEUR_V_UP_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[57].NEUR_V_UP_reg[57]_0\,
      Q => \^neur_v_up\(57),
      R => '0'
    );
\genblk2[58].NEUR_V_DOWN_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[58].NEUR_V_DOWN_reg[58]_0\,
      Q => \^neur_v_down\(58),
      R => '0'
    );
\genblk2[58].NEUR_V_UP_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[58].NEUR_V_UP_reg[58]_0\,
      Q => \^neur_v_up\(58),
      R => '0'
    );
\genblk2[59].NEUR_V_DOWN_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[59].NEUR_V_DOWN_reg[59]_0\,
      Q => \^neur_v_down\(59),
      R => '0'
    );
\genblk2[59].NEUR_V_UP_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[59].NEUR_V_UP_reg[59]_0\,
      Q => \^neur_v_up\(59),
      R => '0'
    );
\genblk2[5].NEUR_V_DOWN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[5].NEUR_V_DOWN_reg[5]_0\,
      Q => \^neur_v_down\(5),
      R => '0'
    );
\genblk2[5].NEUR_V_UP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[5].NEUR_V_UP_reg[5]_0\,
      Q => \^neur_v_up\(5),
      R => '0'
    );
\genblk2[60].NEUR_V_DOWN_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[60].NEUR_V_DOWN_reg[60]_0\,
      Q => \^neur_v_down\(60),
      R => '0'
    );
\genblk2[60].NEUR_V_UP_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[60].NEUR_V_UP_reg[60]_0\,
      Q => \^neur_v_up\(60),
      R => '0'
    );
\genblk2[61].NEUR_V_DOWN_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[61].NEUR_V_DOWN_reg[61]_0\,
      Q => \^neur_v_down\(61),
      R => '0'
    );
\genblk2[61].NEUR_V_UP_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[61].NEUR_V_UP_reg[61]_0\,
      Q => \^neur_v_up\(61),
      R => '0'
    );
\genblk2[62].NEUR_V_DOWN_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[62].NEUR_V_DOWN_reg[62]_0\,
      Q => \^neur_v_down\(62),
      R => '0'
    );
\genblk2[62].NEUR_V_UP_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[62].NEUR_V_UP_reg[62]_0\,
      Q => \^neur_v_up\(62),
      R => '0'
    );
\genblk2[63].NEUR_V_DOWN_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[63].NEUR_V_DOWN_reg[63]_0\,
      Q => \^neur_v_down\(63),
      R => '0'
    );
\genblk2[63].NEUR_V_UP_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[63].NEUR_V_UP_reg[63]_0\,
      Q => \^neur_v_up\(63),
      R => '0'
    );
\genblk2[64].NEUR_V_DOWN_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[64].NEUR_V_DOWN_reg[64]_0\,
      Q => \^neur_v_down\(64),
      R => '0'
    );
\genblk2[64].NEUR_V_UP_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[64].NEUR_V_UP_reg[64]_0\,
      Q => \^neur_v_up\(64),
      R => '0'
    );
\genblk2[65].NEUR_V_DOWN_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[65].NEUR_V_DOWN_reg[65]_0\,
      Q => \^neur_v_down\(65),
      R => '0'
    );
\genblk2[65].NEUR_V_UP_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[65].NEUR_V_UP_reg[65]_0\,
      Q => \^neur_v_up\(65),
      R => '0'
    );
\genblk2[66].NEUR_V_DOWN_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[66].NEUR_V_DOWN_reg[66]_0\,
      Q => \^neur_v_down\(66),
      R => '0'
    );
\genblk2[66].NEUR_V_UP_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[66].NEUR_V_UP_reg[66]_0\,
      Q => \^neur_v_up\(66),
      R => '0'
    );
\genblk2[67].NEUR_V_DOWN_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[67].NEUR_V_DOWN_reg[67]_0\,
      Q => \^neur_v_down\(67),
      R => '0'
    );
\genblk2[67].NEUR_V_UP_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[67].NEUR_V_UP_reg[67]_0\,
      Q => \^neur_v_up\(67),
      R => '0'
    );
\genblk2[68].NEUR_V_DOWN_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[68].NEUR_V_DOWN_reg[68]_0\,
      Q => \^neur_v_down\(68),
      R => '0'
    );
\genblk2[68].NEUR_V_UP_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[68].NEUR_V_UP_reg[68]_0\,
      Q => \^neur_v_up\(68),
      R => '0'
    );
\genblk2[69].NEUR_V_DOWN_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[69].NEUR_V_DOWN_reg[69]_0\,
      Q => \^neur_v_down\(69),
      R => '0'
    );
\genblk2[69].NEUR_V_UP_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[69].NEUR_V_UP_reg[69]_0\,
      Q => \^neur_v_up\(69),
      R => '0'
    );
\genblk2[6].NEUR_V_DOWN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[6].NEUR_V_DOWN_reg[6]_0\,
      Q => \^neur_v_down\(6),
      R => '0'
    );
\genblk2[6].NEUR_V_UP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[6].NEUR_V_UP_reg[6]_0\,
      Q => \^neur_v_up\(6),
      R => '0'
    );
\genblk2[70].NEUR_V_DOWN_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[70].NEUR_V_DOWN_reg[70]_0\,
      Q => \^neur_v_down\(70),
      R => '0'
    );
\genblk2[70].NEUR_V_UP_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[70].NEUR_V_UP_reg[70]_0\,
      Q => \^neur_v_up\(70),
      R => '0'
    );
\genblk2[71].NEUR_V_DOWN_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[71].NEUR_V_DOWN_reg[71]_0\,
      Q => \^neur_v_down\(71),
      R => '0'
    );
\genblk2[71].NEUR_V_UP_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[71].NEUR_V_UP_reg[71]_0\,
      Q => \^neur_v_up\(71),
      R => '0'
    );
\genblk2[72].NEUR_V_DOWN_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[72].NEUR_V_DOWN_reg[72]_0\,
      Q => \^neur_v_down\(72),
      R => '0'
    );
\genblk2[72].NEUR_V_UP_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[72].NEUR_V_UP_reg[72]_0\,
      Q => \^neur_v_up\(72),
      R => '0'
    );
\genblk2[73].NEUR_V_DOWN_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[73].NEUR_V_DOWN_reg[73]_0\,
      Q => \^neur_v_down\(73),
      R => '0'
    );
\genblk2[73].NEUR_V_UP_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[73].NEUR_V_UP_reg[73]_0\,
      Q => \^neur_v_up\(73),
      R => '0'
    );
\genblk2[74].NEUR_V_DOWN_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[74].NEUR_V_DOWN_reg[74]_0\,
      Q => \^neur_v_down\(74),
      R => '0'
    );
\genblk2[74].NEUR_V_UP_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[74].NEUR_V_UP_reg[74]_0\,
      Q => \^neur_v_up\(74),
      R => '0'
    );
\genblk2[75].NEUR_V_DOWN_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[75].NEUR_V_DOWN_reg[75]_0\,
      Q => \^neur_v_down\(75),
      R => '0'
    );
\genblk2[75].NEUR_V_UP_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[75].NEUR_V_UP_reg[75]_0\,
      Q => \^neur_v_up\(75),
      R => '0'
    );
\genblk2[76].NEUR_V_DOWN_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[76].NEUR_V_DOWN_reg[76]_0\,
      Q => \^neur_v_down\(76),
      R => '0'
    );
\genblk2[76].NEUR_V_UP_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[76].NEUR_V_UP_reg[76]_0\,
      Q => \^neur_v_up\(76),
      R => '0'
    );
\genblk2[77].NEUR_V_DOWN_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[77].NEUR_V_DOWN_reg[77]_0\,
      Q => \^neur_v_down\(77),
      R => '0'
    );
\genblk2[77].NEUR_V_UP_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[77].NEUR_V_UP_reg[77]_0\,
      Q => \^neur_v_up\(77),
      R => '0'
    );
\genblk2[78].NEUR_V_DOWN_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[78].NEUR_V_DOWN_reg[78]_0\,
      Q => \^neur_v_down\(78),
      R => '0'
    );
\genblk2[78].NEUR_V_UP_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[78].NEUR_V_UP_reg[78]_0\,
      Q => \^neur_v_up\(78),
      R => '0'
    );
\genblk2[79].NEUR_V_DOWN_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[79].NEUR_V_DOWN_reg[79]_0\,
      Q => \^neur_v_down\(79),
      R => '0'
    );
\genblk2[79].NEUR_V_UP_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[79].NEUR_V_UP_reg[79]_0\,
      Q => \^neur_v_up\(79),
      R => '0'
    );
\genblk2[7].NEUR_V_DOWN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[7].NEUR_V_DOWN_reg[7]_0\,
      Q => \^neur_v_down\(7),
      R => '0'
    );
\genblk2[7].NEUR_V_UP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[7].NEUR_V_UP_reg[7]_0\,
      Q => \^neur_v_up\(7),
      R => '0'
    );
\genblk2[80].NEUR_V_DOWN_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[80].NEUR_V_DOWN_reg[80]_0\,
      Q => \^neur_v_down\(80),
      R => '0'
    );
\genblk2[80].NEUR_V_UP_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[80].NEUR_V_UP_reg[80]_0\,
      Q => \^neur_v_up\(80),
      R => '0'
    );
\genblk2[81].NEUR_V_DOWN_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[81].NEUR_V_DOWN_reg[81]_0\,
      Q => \^neur_v_down\(81),
      R => '0'
    );
\genblk2[81].NEUR_V_UP_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[81].NEUR_V_UP_reg[81]_0\,
      Q => \^neur_v_up\(81),
      R => '0'
    );
\genblk2[82].NEUR_V_DOWN_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[82].NEUR_V_DOWN_reg[82]_0\,
      Q => \^neur_v_down\(82),
      R => '0'
    );
\genblk2[82].NEUR_V_UP_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[82].NEUR_V_UP_reg[82]_0\,
      Q => \^neur_v_up\(82),
      R => '0'
    );
\genblk2[83].NEUR_V_DOWN_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[83].NEUR_V_DOWN_reg[83]_0\,
      Q => \^neur_v_down\(83),
      R => '0'
    );
\genblk2[83].NEUR_V_UP_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[83].NEUR_V_UP_reg[83]_0\,
      Q => \^neur_v_up\(83),
      R => '0'
    );
\genblk2[84].NEUR_V_DOWN_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[84].NEUR_V_DOWN_reg[84]_0\,
      Q => \^neur_v_down\(84),
      R => '0'
    );
\genblk2[84].NEUR_V_UP_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[84].NEUR_V_UP_reg[84]_0\,
      Q => \^neur_v_up\(84),
      R => '0'
    );
\genblk2[85].NEUR_V_DOWN_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[85].NEUR_V_DOWN_reg[85]_0\,
      Q => \^neur_v_down\(85),
      R => '0'
    );
\genblk2[85].NEUR_V_UP_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[85].NEUR_V_UP_reg[85]_0\,
      Q => \^neur_v_up\(85),
      R => '0'
    );
\genblk2[86].NEUR_V_DOWN_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[86].NEUR_V_DOWN_reg[86]_0\,
      Q => \^neur_v_down\(86),
      R => '0'
    );
\genblk2[86].NEUR_V_UP_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[86].NEUR_V_UP_reg[86]_0\,
      Q => \^neur_v_up\(86),
      R => '0'
    );
\genblk2[87].NEUR_V_DOWN_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[87].NEUR_V_DOWN_reg[87]_0\,
      Q => \^neur_v_down\(87),
      R => '0'
    );
\genblk2[87].NEUR_V_UP_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[87].NEUR_V_UP_reg[87]_0\,
      Q => \^neur_v_up\(87),
      R => '0'
    );
\genblk2[88].NEUR_V_DOWN_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[88].NEUR_V_DOWN_reg[88]_0\,
      Q => \^neur_v_down\(88),
      R => '0'
    );
\genblk2[88].NEUR_V_UP_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[88].NEUR_V_UP_reg[88]_0\,
      Q => \^neur_v_up\(88),
      R => '0'
    );
\genblk2[89].NEUR_V_DOWN_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[89].NEUR_V_DOWN_reg[89]_0\,
      Q => \^neur_v_down\(89),
      R => '0'
    );
\genblk2[89].NEUR_V_UP_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[89].NEUR_V_UP_reg[89]_0\,
      Q => \^neur_v_up\(89),
      R => '0'
    );
\genblk2[8].NEUR_V_DOWN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[8].NEUR_V_DOWN_reg[8]_0\,
      Q => \^neur_v_down\(8),
      R => '0'
    );
\genblk2[8].NEUR_V_UP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[8].NEUR_V_UP_reg[8]_0\,
      Q => \^neur_v_up\(8),
      R => '0'
    );
\genblk2[90].NEUR_V_DOWN_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[90].NEUR_V_DOWN_reg[90]_0\,
      Q => \^neur_v_down\(90),
      R => '0'
    );
\genblk2[90].NEUR_V_UP_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[90].NEUR_V_UP_reg[90]_0\,
      Q => \^neur_v_up\(90),
      R => '0'
    );
\genblk2[91].NEUR_V_DOWN_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[91].NEUR_V_DOWN_reg[91]_0\,
      Q => \^neur_v_down\(91),
      R => '0'
    );
\genblk2[91].NEUR_V_UP_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[91].NEUR_V_UP_reg[91]_0\,
      Q => \^neur_v_up\(91),
      R => '0'
    );
\genblk2[92].NEUR_V_DOWN_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[92].NEUR_V_DOWN_reg[92]_0\,
      Q => \^neur_v_down\(92),
      R => '0'
    );
\genblk2[92].NEUR_V_UP_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[92].NEUR_V_UP_reg[92]_0\,
      Q => \^neur_v_up\(92),
      R => '0'
    );
\genblk2[93].NEUR_V_DOWN_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[93].NEUR_V_DOWN_reg[93]_0\,
      Q => \^neur_v_down\(93),
      R => '0'
    );
\genblk2[93].NEUR_V_UP_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[93].NEUR_V_UP_reg[93]_0\,
      Q => \^neur_v_up\(93),
      R => '0'
    );
\genblk2[94].NEUR_V_DOWN_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[94].NEUR_V_DOWN_reg[94]_0\,
      Q => \^neur_v_down\(94),
      R => '0'
    );
\genblk2[94].NEUR_V_UP_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[94].NEUR_V_UP_reg[94]_0\,
      Q => \^neur_v_up\(94),
      R => '0'
    );
\genblk2[95].NEUR_V_DOWN_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[95].NEUR_V_DOWN_reg[95]_0\,
      Q => \^neur_v_down\(95),
      R => '0'
    );
\genblk2[95].NEUR_V_UP_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[95].NEUR_V_UP_reg[95]_0\,
      Q => \^neur_v_up\(95),
      R => '0'
    );
\genblk2[96].NEUR_V_DOWN_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[96].NEUR_V_DOWN_reg[96]_0\,
      Q => \^neur_v_down\(96),
      R => '0'
    );
\genblk2[96].NEUR_V_UP_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[96].NEUR_V_UP_reg[96]_0\,
      Q => \^neur_v_up\(96),
      R => '0'
    );
\genblk2[97].NEUR_V_DOWN_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[97].NEUR_V_DOWN_reg[97]_0\,
      Q => \^neur_v_down\(97),
      R => '0'
    );
\genblk2[97].NEUR_V_UP_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[97].NEUR_V_UP_reg[97]_0\,
      Q => \^neur_v_up\(97),
      R => '0'
    );
\genblk2[98].NEUR_V_DOWN_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[98].NEUR_V_DOWN_reg[98]_0\,
      Q => \^neur_v_down\(98),
      R => '0'
    );
\genblk2[98].NEUR_V_UP_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[98].NEUR_V_UP_reg[98]_0\,
      Q => \^neur_v_up\(98),
      R => '0'
    );
\genblk2[99].NEUR_V_DOWN_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[99].NEUR_V_DOWN_reg[99]_0\,
      Q => \^neur_v_down\(99),
      R => '0'
    );
\genblk2[99].NEUR_V_UP_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[99].NEUR_V_UP_reg[99]_0\,
      Q => \^neur_v_up\(99),
      R => '0'
    );
\genblk2[9].NEUR_V_DOWN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[9].NEUR_V_DOWN_reg[9]_0\,
      Q => \^neur_v_down\(9),
      R => '0'
    );
\genblk2[9].NEUR_V_UP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \genblk2[9].NEUR_V_UP_reg[9]_0\,
      Q => \^neur_v_up\(9),
      R => '0'
    );
izh_neuron_0: entity work.ODIN_design_ODIN_0_0_izh_neuron
     port map (
      DI(3) => \SRAM_reg_0_i_94__0\(0),
      DI(2) => neurarray_0_n_460,
      DI(1) => neurarray_0_n_461,
      DI(0) => neurarray_0_n_462,
      \FSM_sequential_state_reg[1]\ => izh_neuron_0_n_12,
      \FSM_sequential_state_reg[1]_0\ => izh_neuron_0_n_13,
      \FSM_sequential_state_reg[1]_1\ => izh_neuron_0_n_14,
      \FSM_sequential_state_reg[1]_2\ => izh_neuron_0_n_15,
      \FSM_sequential_state_reg[1]_3\ => izh_neuron_0_n_17,
      \FSM_sequential_state_reg[1]_4\ => izh_neuron_0_n_18,
      \FSM_sequential_state_reg[1]_5\ => izh_neuron_0_n_19,
      \FSM_sequential_state_reg[1]_6\ => izh_neuron_0_n_20,
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => neurarray_0_n_477,
      S(2) => neurarray_0_n_478,
      S(1) => neurarray_0_n_479,
      S(0) => neurarray_0_n_480,
      SRAM_reg_0 => izh_neuron_0_n_16,
      SRAM_reg_0_0 => SRAM_reg_1_13,
      SRAM_reg_0_1 => SRAM_reg_1_43,
      \SRAM_reg_0_i_94__0\(3) => neurarray_0_n_456,
      \SRAM_reg_0_i_94__0\(2) => neurarray_0_n_457,
      \SRAM_reg_0_i_94__0\(1) => neurarray_0_n_458,
      \SRAM_reg_0_i_94__0\(0) => neurarray_0_n_459,
      \SRAM_reg_0_i_94__0_0\(3) => neurarray_0_n_481,
      \SRAM_reg_0_i_94__0_0\(2) => neurarray_0_n_482,
      \SRAM_reg_0_i_94__0_0\(1) => neurarray_0_n_483,
      \SRAM_reg_0_i_94__0_0\(0) => neurarray_0_n_484,
      SRAM_reg_1(0) => SRAM_reg_1(0),
      SRAM_reg_1_0(3 downto 0) => SRAM_reg_1_0(3 downto 0),
      SRAM_reg_1_1(3 downto 0) => state_inacc_next00_in(10 downto 7),
      SRAM_reg_1_2(3) => \^sram_reg_1_9\(0),
      SRAM_reg_1_2(2 downto 0) => state_inacc_next0(2 downto 0),
      SRAM_reg_1_3(3 downto 0) => \^sram_reg_1_9\(4 downto 1),
      SRAM_reg_1_i_112(1) => neurarray_0_n_454,
      SRAM_reg_1_i_112(0) => neurarray_0_n_455,
      SRAM_reg_1_i_112_0(2) => neurarray_0_n_175,
      SRAM_reg_1_i_112_0(1) => neurarray_0_n_176,
      SRAM_reg_1_i_112_0(0) => neurarray_0_n_177,
      SRAM_reg_1_i_250 => SRAM_reg_1_i_250,
      SRAM_reg_1_i_250_0 => neurarray_0_n_431,
      SRAM_reg_1_i_250_1 => SRAM_reg_1_i_250_0,
      SRAM_reg_1_i_250_2 => SRAM_reg_1_i_250_1,
      SRAM_reg_1_i_250_3 => SRAM_reg_1_i_250_2,
      SRAM_reg_1_i_323(3) => neurarray_0_n_468,
      SRAM_reg_1_i_323(2) => neurarray_0_n_469,
      SRAM_reg_1_i_323(1) => neurarray_0_n_470,
      SRAM_reg_1_i_323(0) => neurarray_0_n_471,
      SRAM_reg_1_i_323_0(3) => neurarray_0_n_485,
      SRAM_reg_1_i_323_0(2) => neurarray_0_n_486,
      SRAM_reg_1_i_323_0(1) => neurarray_0_n_487,
      SRAM_reg_1_i_323_0(0) => neurarray_0_n_488,
      SRAM_reg_1_i_366(1) => neurarray_0_n_466,
      SRAM_reg_1_i_366(0) => neurarray_0_n_467,
      SRAM_reg_1_i_366_0(2) => neurarray_0_n_178,
      SRAM_reg_1_i_366_0(1) => neurarray_0_n_179,
      SRAM_reg_1_i_366_0(0) => neurarray_0_n_180,
      SRAM_reg_1_i_371(3) => neurarray_0_n_463,
      SRAM_reg_1_i_371(2) => neurarray_0_n_464,
      SRAM_reg_1_i_371(1) => neurarray_0_n_465,
      SRAM_reg_1_i_371(0) => DI(0),
      SRAM_reg_1_i_371_0(3) => neurarray_0_n_171,
      SRAM_reg_1_i_371_0(2) => neurarray_0_n_172,
      SRAM_reg_1_i_371_0(1) => neurarray_0_n_173,
      SRAM_reg_1_i_371_0(0) => neurarray_0_n_174,
      event_inh => event_inh,
      \neuron_state_monitor_samp[3]_i_28\ => neurarray_0_n_430,
      param_leak_en03_out => param_leak_en03_out
    );
lif_neuron_0: entity work.ODIN_design_ODIN_0_0_lif_neuron
     port map (
      \AEROUT_ADDR[6]_i_12\(3) => neurarray_0_n_198,
      \AEROUT_ADDR[6]_i_12\(2) => neurarray_0_n_199,
      \AEROUT_ADDR[6]_i_12\(1) => neurarray_0_n_200,
      \AEROUT_ADDR[6]_i_12\(0) => neurarray_0_n_201,
      \AEROUT_ADDR[6]_i_12_0\(3) => neurarray_0_n_223,
      \AEROUT_ADDR[6]_i_12_0\(2) => neurarray_0_n_224,
      \AEROUT_ADDR[6]_i_12_0\(1) => neurarray_0_n_225,
      \AEROUT_ADDR[6]_i_12_0\(0) => neurarray_0_n_226,
      CO(0) => state_core_next_i1,
      DI(3) => neurarray_0_n_211,
      DI(2) => neurarray_0_n_212,
      DI(1) => neurarray_0_n_213,
      DI(0) => neurarray_0_n_214,
      Qr(14 downto 8) => \^qr\(76 downto 70),
      Qr(7 downto 0) => \^qr\(7 downto 0),
      S(3) => neurarray_0_n_215,
      S(2) => neurarray_0_n_216,
      S(1) => neurarray_0_n_217,
      S(0) => S(0),
      SRAM_reg_0(0) => state_core_next_i10_in,
      SRAM_reg_0_0(0) => LIF_neuron_event_out(6),
      SRAM_reg_0_1(0) => \calcium_0/v_down_next2\,
      SRAM_reg_1(0) => state_core_next_i11_in,
      SRAM_reg_1_0(3) => lif_neuron_0_n_5,
      SRAM_reg_1_0(2) => lif_neuron_0_n_6,
      SRAM_reg_1_0(1) => lif_neuron_0_n_7,
      SRAM_reg_1_0(0) => lif_neuron_0_n_8,
      SRAM_reg_1_1(2) => lif_neuron_0_n_9,
      SRAM_reg_1_1(1) => lif_neuron_0_n_10,
      SRAM_reg_1_1(0) => lif_neuron_0_n_11,
      SRAM_reg_1_2(3) => neurarray_0_n_426,
      SRAM_reg_1_2(2) => neurarray_0_n_427,
      SRAM_reg_1_2(1) => neurarray_0_n_428,
      SRAM_reg_1_2(0) => neurarray_0_n_429,
      SRAM_reg_1_3(3) => neurarray_0_n_186,
      SRAM_reg_1_3(2) => neurarray_0_n_187,
      SRAM_reg_1_3(1) => neurarray_0_n_188,
      SRAM_reg_1_3(0) => neurarray_0_n_189,
      \neuron_state_monitor_samp[2]_i_5\(3) => neurarray_0_n_204,
      \neuron_state_monitor_samp[2]_i_5\(2) => neurarray_0_n_205,
      \neuron_state_monitor_samp[2]_i_5\(1) => neurarray_0_n_206,
      \neuron_state_monitor_samp[2]_i_5\(0) => neurarray_0_n_207,
      \neuron_state_monitor_samp[2]_i_5_0\(3) => neurarray_0_n_208,
      \neuron_state_monitor_samp[2]_i_5_0\(2) => neurarray_0_n_209,
      \neuron_state_monitor_samp[2]_i_5_0\(1 downto 0) => \neuron_state_monitor_samp[2]_i_5\(1 downto 0),
      \neuron_state_monitor_samp[7]_i_3\(3) => neurarray_0_n_446,
      \neuron_state_monitor_samp[7]_i_3\(2) => neurarray_0_n_447,
      \neuron_state_monitor_samp[7]_i_3\(1) => neurarray_0_n_448,
      \neuron_state_monitor_samp[7]_i_3\(0) => neurarray_0_n_449,
      \neuron_state_monitor_samp[7]_i_3_0\(3) => neurarray_0_n_450,
      \neuron_state_monitor_samp[7]_i_3_0\(2) => neurarray_0_n_451,
      \neuron_state_monitor_samp[7]_i_3_0\(1) => neurarray_0_n_452,
      \neuron_state_monitor_samp[7]_i_3_0\(0) => neurarray_0_n_453
    );
neurarray_0: entity work.ODIN_design_ODIN_0_0_SRAM_256x128_wrapper
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      AEROUT_ADDR119_in => AEROUT_ADDR119_in,
      \AEROUT_ADDR[6]_i_3_0\(0) => \calcium_0/v_down_next2\,
      \AEROUT_ADDR_reg[0]\ => \AEROUT_ADDR_reg[0]\,
      CLK => CLK,
      CO(0) => state_core_next_i1,
      CTRL_AEROUT_POP_NEUR => CTRL_AEROUT_POP_NEUR,
      CTRL_NEURMEM_CS => CTRL_NEURMEM_CS,
      CTRL_NEURMEM_WE => CTRL_NEURMEM_WE,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(0),
      \CTRL_SPI_ADDR_reg[9]\ => \CTRL_SPI_ADDR_reg[9]\,
      \CTRL_SPI_ADDR_reg[9]_0\ => \CTRL_SPI_ADDR_reg[9]_0\,
      \CTRL_SPI_ADDR_reg[9]_1\ => \CTRL_SPI_ADDR_reg[9]_1\,
      \CTRL_SPI_ADDR_reg[9]_2\ => \CTRL_SPI_ADDR_reg[9]_2\,
      \CTRL_SPI_ADDR_reg[9]_3\ => \CTRL_SPI_ADDR_reg[9]_3\,
      \CTRL_SPI_ADDR_reg[9]_4\ => \CTRL_SPI_ADDR_reg[9]_4\,
      \CTRL_SPI_ADDR_reg[9]_5\ => \CTRL_SPI_ADDR_reg[9]_5\,
      \CTRL_SPI_ADDR_reg[9]_6\ => \CTRL_SPI_ADDR_reg[9]_6\,
      D(85 downto 0) => D(85 downto 0),
      DI(3) => neurarray_0_n_211,
      DI(2) => neurarray_0_n_212,
      DI(1) => neurarray_0_n_213,
      DI(0) => neurarray_0_n_214,
      \FSM_sequential_state_reg[0]\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_1\,
      \FSM_sequential_state_reg[0]_2\ => \FSM_sequential_state_reg[0]_2\,
      \FSM_sequential_state_reg[0]_3\ => \FSM_sequential_state_reg[0]_3\,
      \FSM_sequential_state_reg[0]_4\ => \FSM_sequential_state_reg[0]_4\,
      \FSM_sequential_state_reg[0]_5\ => \FSM_sequential_state_reg[0]_5\,
      \FSM_sequential_state_reg[0]_6\ => \FSM_sequential_state_reg[0]_6\,
      \FSM_sequential_state_reg[0]_7\ => \FSM_sequential_state_reg[0]_7\,
      \FSM_sequential_state_reg[0]_8\ => \FSM_sequential_state_reg[0]_8\,
      NEUR_STATE_MONITOR(7 downto 0) => NEUR_STATE_MONITOR(7 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      Qr(111 downto 0) => \^qr\(111 downto 0),
      RST_sync_reg => RST_sync_reg,
      S(2) => neurarray_0_n_215,
      S(1) => neurarray_0_n_216,
      S(0) => neurarray_0_n_217,
      SPI_AER_SRC_CTRL_nNEUR => SPI_AER_SRC_CTRL_nNEUR,
      SPI_AER_SRC_CTRL_nNEUR_reg => SPI_AER_SRC_CTRL_nNEUR_reg,
      SPI_GATE_ACTIVITY_sync => SPI_GATE_ACTIVITY_sync,
      SPI_GATE_ACTIVITY_sync_reg => SPI_GATE_ACTIVITY_sync_reg,
      SPI_OPEN_LOOP_sync => SPI_OPEN_LOOP_sync,
      SPI_OPEN_LOOP_sync_reg => SPI_OPEN_LOOP_sync_reg,
      SPI_OPEN_LOOP_sync_reg_0 => SPI_OPEN_LOOP_sync_reg_0,
      SPI_OPEN_LOOP_sync_reg_1 => SPI_OPEN_LOOP_sync_reg_1,
      SPI_OPEN_LOOP_sync_reg_10 => SPI_OPEN_LOOP_sync_reg_10,
      SPI_OPEN_LOOP_sync_reg_11 => SPI_OPEN_LOOP_sync_reg_11,
      SPI_OPEN_LOOP_sync_reg_12 => SPI_OPEN_LOOP_sync_reg_12,
      SPI_OPEN_LOOP_sync_reg_13 => SPI_OPEN_LOOP_sync_reg_13,
      SPI_OPEN_LOOP_sync_reg_14 => SPI_OPEN_LOOP_sync_reg_14,
      SPI_OPEN_LOOP_sync_reg_15 => SPI_OPEN_LOOP_sync_reg_15,
      SPI_OPEN_LOOP_sync_reg_16 => SPI_OPEN_LOOP_sync_reg_16,
      SPI_OPEN_LOOP_sync_reg_17 => SPI_OPEN_LOOP_sync_reg_17,
      SPI_OPEN_LOOP_sync_reg_18 => SPI_OPEN_LOOP_sync_reg_18,
      SPI_OPEN_LOOP_sync_reg_19 => SPI_OPEN_LOOP_sync_reg_19,
      SPI_OPEN_LOOP_sync_reg_2 => SPI_OPEN_LOOP_sync_reg_2,
      SPI_OPEN_LOOP_sync_reg_20 => SPI_OPEN_LOOP_sync_reg_20,
      SPI_OPEN_LOOP_sync_reg_21 => SPI_OPEN_LOOP_sync_reg_21,
      SPI_OPEN_LOOP_sync_reg_22 => SPI_OPEN_LOOP_sync_reg_22,
      SPI_OPEN_LOOP_sync_reg_23 => SPI_OPEN_LOOP_sync_reg_23,
      SPI_OPEN_LOOP_sync_reg_24 => SPI_OPEN_LOOP_sync_reg_24,
      SPI_OPEN_LOOP_sync_reg_25 => SPI_OPEN_LOOP_sync_reg_25,
      SPI_OPEN_LOOP_sync_reg_26 => SPI_OPEN_LOOP_sync_reg_26,
      SPI_OPEN_LOOP_sync_reg_27 => SPI_OPEN_LOOP_sync_reg_27,
      SPI_OPEN_LOOP_sync_reg_28 => SPI_OPEN_LOOP_sync_reg_28,
      SPI_OPEN_LOOP_sync_reg_29 => SPI_OPEN_LOOP_sync_reg_29,
      SPI_OPEN_LOOP_sync_reg_3 => SPI_OPEN_LOOP_sync_reg_3,
      SPI_OPEN_LOOP_sync_reg_30 => SPI_OPEN_LOOP_sync_reg_30,
      SPI_OPEN_LOOP_sync_reg_4 => SPI_OPEN_LOOP_sync_reg_4,
      SPI_OPEN_LOOP_sync_reg_5 => SPI_OPEN_LOOP_sync_reg_5,
      SPI_OPEN_LOOP_sync_reg_6 => SPI_OPEN_LOOP_sync_reg_6,
      SPI_OPEN_LOOP_sync_reg_7 => SPI_OPEN_LOOP_sync_reg_7,
      SPI_OPEN_LOOP_sync_reg_8 => SPI_OPEN_LOOP_sync_reg_8,
      SPI_OPEN_LOOP_sync_reg_9 => SPI_OPEN_LOOP_sync_reg_9,
      SRAM_reg_0_0 => SRAM_reg_0,
      SRAM_reg_0_1 => SRAM_reg_0_0,
      SRAM_reg_0_10 => SRAM_reg_0_10,
      SRAM_reg_0_11 => SRAM_reg_0_11,
      SRAM_reg_0_12 => SRAM_reg_0_12,
      SRAM_reg_0_13 => SRAM_reg_0_13,
      SRAM_reg_0_14 => SRAM_reg_0_14,
      SRAM_reg_0_15 => SRAM_reg_0_15,
      SRAM_reg_0_16 => SRAM_reg_0_16,
      SRAM_reg_0_17 => SRAM_reg_0_17,
      SRAM_reg_0_18 => SRAM_reg_0_18,
      SRAM_reg_0_19 => SRAM_reg_0_19,
      SRAM_reg_0_2 => SRAM_reg_0_1,
      SRAM_reg_0_20 => SRAM_reg_0_20,
      SRAM_reg_0_21 => SRAM_reg_0_21,
      SRAM_reg_0_22 => SRAM_reg_0_22,
      SRAM_reg_0_23 => SRAM_reg_0_23,
      SRAM_reg_0_24 => SRAM_reg_0_24,
      SRAM_reg_0_25 => SRAM_reg_0_2(3),
      SRAM_reg_0_26(3) => neurarray_0_n_186,
      SRAM_reg_0_26(2) => neurarray_0_n_187,
      SRAM_reg_0_26(1) => neurarray_0_n_188,
      SRAM_reg_0_26(0) => neurarray_0_n_189,
      SRAM_reg_0_27(3) => neurarray_0_n_198,
      SRAM_reg_0_27(2) => neurarray_0_n_199,
      SRAM_reg_0_27(1) => neurarray_0_n_200,
      SRAM_reg_0_27(0) => neurarray_0_n_201,
      SRAM_reg_0_28(3) => neurarray_0_n_204,
      SRAM_reg_0_28(2) => neurarray_0_n_205,
      SRAM_reg_0_28(1) => neurarray_0_n_206,
      SRAM_reg_0_28(0) => neurarray_0_n_207,
      SRAM_reg_0_29(1) => neurarray_0_n_208,
      SRAM_reg_0_29(0) => neurarray_0_n_209,
      SRAM_reg_0_3 => SRAM_reg_0_3,
      SRAM_reg_0_30 => SRAM_reg_0_25,
      SRAM_reg_0_31 => SRAM_reg_0_26,
      SRAM_reg_0_32(3) => neurarray_0_n_223,
      SRAM_reg_0_32(2) => neurarray_0_n_224,
      SRAM_reg_0_32(1) => neurarray_0_n_225,
      SRAM_reg_0_32(0) => neurarray_0_n_226,
      SRAM_reg_0_33 => SRAM_reg_0_27,
      SRAM_reg_0_34 => SRAM_reg_0_28,
      SRAM_reg_0_35 => SRAM_reg_0_29,
      SRAM_reg_0_36 => SRAM_reg_0_30,
      SRAM_reg_0_37 => SRAM_reg_0_31,
      SRAM_reg_0_38 => SRAM_reg_0_32,
      SRAM_reg_0_39 => SRAM_reg_0_33,
      SRAM_reg_0_4 => SRAM_reg_0_4,
      SRAM_reg_0_40 => SRAM_reg_0_34,
      SRAM_reg_0_41 => SRAM_reg_0_2(0),
      SRAM_reg_0_42 => SRAM_reg_0_35,
      SRAM_reg_0_43 => SRAM_reg_0_36,
      SRAM_reg_0_44 => SRAM_reg_0_37,
      SRAM_reg_0_45 => SRAM_reg_0_38,
      SRAM_reg_0_46 => SRAM_reg_0_39,
      SRAM_reg_0_47 => SRAM_reg_0_40,
      SRAM_reg_0_48 => SRAM_reg_0_41,
      SRAM_reg_0_49 => SRAM_reg_0_42,
      SRAM_reg_0_5 => SRAM_reg_0_5,
      SRAM_reg_0_50 => SRAM_reg_0_43,
      SRAM_reg_0_51 => SRAM_reg_0_44,
      SRAM_reg_0_52 => SRAM_reg_0_45,
      SRAM_reg_0_53 => SRAM_reg_0_46,
      SRAM_reg_0_54 => SRAM_reg_0_47,
      SRAM_reg_0_55 => SRAM_reg_0_48,
      SRAM_reg_0_56(3) => neurarray_0_n_426,
      SRAM_reg_0_56(2) => neurarray_0_n_427,
      SRAM_reg_0_56(1) => neurarray_0_n_428,
      SRAM_reg_0_56(0) => neurarray_0_n_429,
      SRAM_reg_0_57 => neurarray_0_n_430,
      SRAM_reg_0_58 => neurarray_0_n_431,
      SRAM_reg_0_59 => SRAM_reg_0_49,
      SRAM_reg_0_6 => SRAM_reg_0_6,
      SRAM_reg_0_60 => SRAM_reg_0_50,
      SRAM_reg_0_61(3) => neurarray_0_n_468,
      SRAM_reg_0_61(2) => neurarray_0_n_469,
      SRAM_reg_0_61(1) => neurarray_0_n_470,
      SRAM_reg_0_61(0) => neurarray_0_n_471,
      SRAM_reg_0_62 => SRAM_reg_0_51,
      SRAM_reg_0_63 => SRAM_reg_0_52,
      SRAM_reg_0_64(3) => neurarray_0_n_477,
      SRAM_reg_0_64(2) => neurarray_0_n_478,
      SRAM_reg_0_64(1) => neurarray_0_n_479,
      SRAM_reg_0_64(0) => neurarray_0_n_480,
      SRAM_reg_0_65(3) => neurarray_0_n_485,
      SRAM_reg_0_65(2) => neurarray_0_n_486,
      SRAM_reg_0_65(1) => neurarray_0_n_487,
      SRAM_reg_0_65(0) => neurarray_0_n_488,
      SRAM_reg_0_66 => SRAM_reg_0_53,
      SRAM_reg_0_67 => izh_neuron_0_n_13,
      SRAM_reg_0_68 => SRAM_reg_0_54,
      SRAM_reg_0_69 => izh_neuron_0_n_12,
      SRAM_reg_0_7 => SRAM_reg_0_7,
      SRAM_reg_0_8 => SRAM_reg_0_8,
      SRAM_reg_0_9 => SRAM_reg_0_9,
      \SRAM_reg_0_i_94__0\(0) => \SRAM_reg_0_i_94__0_0\(0),
      SRAM_reg_1_0 => SRAM_reg_0_2(1),
      SRAM_reg_1_1 => SRAM_reg_0_2(2),
      SRAM_reg_1_10 => SRAM_reg_1_6,
      SRAM_reg_1_11 => SRAM_reg_1_7,
      SRAM_reg_1_12 => SRAM_reg_1_8,
      SRAM_reg_1_13(7 downto 0) => \^sram_reg_1_9\(7 downto 0),
      SRAM_reg_1_14 => SRAM_reg_1_10,
      SRAM_reg_1_15 => SRAM_reg_1_11,
      SRAM_reg_1_16 => SRAM_reg_1_12,
      SRAM_reg_1_17(3) => neurarray_0_n_446,
      SRAM_reg_1_17(2) => neurarray_0_n_447,
      SRAM_reg_1_17(1) => neurarray_0_n_448,
      SRAM_reg_1_17(0) => neurarray_0_n_449,
      SRAM_reg_1_18(3) => neurarray_0_n_450,
      SRAM_reg_1_18(2) => neurarray_0_n_451,
      SRAM_reg_1_18(1) => neurarray_0_n_452,
      SRAM_reg_1_18(0) => neurarray_0_n_453,
      SRAM_reg_1_19(1) => neurarray_0_n_454,
      SRAM_reg_1_19(0) => neurarray_0_n_455,
      SRAM_reg_1_2 => SRAM_reg_1_1,
      SRAM_reg_1_20(3) => neurarray_0_n_456,
      SRAM_reg_1_20(2) => neurarray_0_n_457,
      SRAM_reg_1_20(1) => neurarray_0_n_458,
      SRAM_reg_1_20(0) => neurarray_0_n_459,
      SRAM_reg_1_21(2) => neurarray_0_n_460,
      SRAM_reg_1_21(1) => neurarray_0_n_461,
      SRAM_reg_1_21(0) => neurarray_0_n_462,
      SRAM_reg_1_22(2) => neurarray_0_n_463,
      SRAM_reg_1_22(1) => neurarray_0_n_464,
      SRAM_reg_1_22(0) => neurarray_0_n_465,
      SRAM_reg_1_23(1) => neurarray_0_n_466,
      SRAM_reg_1_23(0) => neurarray_0_n_467,
      SRAM_reg_1_24(2 downto 0) => state_inacc_next0(2 downto 0),
      SRAM_reg_1_25(3) => neurarray_0_n_481,
      SRAM_reg_1_25(2) => neurarray_0_n_482,
      SRAM_reg_1_25(1) => neurarray_0_n_483,
      SRAM_reg_1_25(0) => neurarray_0_n_484,
      SRAM_reg_1_26 => SRAM_reg_1_13,
      SRAM_reg_1_27 => SRAM_reg_1_14,
      SRAM_reg_1_28(7 downto 0) => SRAM_reg_1_15(7 downto 0),
      SRAM_reg_1_29(0) => LIF_neuron_event_out(6),
      SRAM_reg_1_3(3) => neurarray_0_n_171,
      SRAM_reg_1_3(2) => neurarray_0_n_172,
      SRAM_reg_1_3(1) => neurarray_0_n_173,
      SRAM_reg_1_3(0) => neurarray_0_n_174,
      SRAM_reg_1_30 => SRAM_reg_1_16,
      SRAM_reg_1_31 => izh_neuron_0_n_15,
      SRAM_reg_1_32 => SRAM_reg_1_17,
      SRAM_reg_1_33 => izh_neuron_0_n_14,
      SRAM_reg_1_34 => SRAM_reg_1_18,
      SRAM_reg_1_35 => izh_neuron_0_n_18,
      SRAM_reg_1_36 => SRAM_reg_1_19,
      SRAM_reg_1_37 => izh_neuron_0_n_19,
      SRAM_reg_1_38 => SRAM_reg_1_20,
      SRAM_reg_1_39 => izh_neuron_0_n_17,
      SRAM_reg_1_4(2) => neurarray_0_n_175,
      SRAM_reg_1_4(1) => neurarray_0_n_176,
      SRAM_reg_1_4(0) => neurarray_0_n_177,
      SRAM_reg_1_40 => SRAM_reg_1_21,
      SRAM_reg_1_41 => izh_neuron_0_n_20,
      SRAM_reg_1_42 => SRAM_reg_1_22,
      SRAM_reg_1_43 => SRAM_reg_1_23,
      SRAM_reg_1_44 => SRAM_reg_1_24,
      SRAM_reg_1_45 => SRAM_reg_1_25,
      SRAM_reg_1_46 => SRAM_reg_1_26,
      SRAM_reg_1_47 => SRAM_reg_1_27,
      SRAM_reg_1_48 => SRAM_reg_1_28,
      SRAM_reg_1_49 => SRAM_reg_1_29,
      SRAM_reg_1_5(2) => neurarray_0_n_178,
      SRAM_reg_1_5(1) => neurarray_0_n_179,
      SRAM_reg_1_5(0) => neurarray_0_n_180,
      SRAM_reg_1_50 => SRAM_reg_1_30,
      SRAM_reg_1_51 => SRAM_reg_1_31,
      SRAM_reg_1_52 => SRAM_reg_1_32,
      SRAM_reg_1_53 => SRAM_reg_1_33,
      SRAM_reg_1_54 => SRAM_reg_1_34,
      SRAM_reg_1_55 => SRAM_reg_1_35,
      SRAM_reg_1_56 => SRAM_reg_1_36,
      SRAM_reg_1_57 => SRAM_reg_1_37,
      SRAM_reg_1_58 => SRAM_reg_1_38,
      SRAM_reg_1_59 => SRAM_reg_1_39,
      SRAM_reg_1_6 => SRAM_reg_1_2,
      SRAM_reg_1_60 => SRAM_reg_1_40,
      SRAM_reg_1_61 => SRAM_reg_1_41,
      SRAM_reg_1_62 => SRAM_reg_1_42,
      SRAM_reg_1_63 => SRAM_reg_1_43,
      SRAM_reg_1_64(3 downto 0) => state_inacc_next00_in(10 downto 7),
      SRAM_reg_1_65 => SRAM_reg_1_44,
      SRAM_reg_1_66 => SRAM_reg_1_45,
      SRAM_reg_1_67 => SRAM_reg_1_46,
      SRAM_reg_1_68 => SRAM_reg_1_47,
      SRAM_reg_1_69 => SRAM_reg_1_48,
      SRAM_reg_1_7 => SRAM_reg_1_3,
      SRAM_reg_1_70 => SRAM_reg_1_49,
      SRAM_reg_1_71 => SRAM_reg_1_50,
      SRAM_reg_1_72 => SRAM_reg_1_51,
      SRAM_reg_1_73 => SRAM_reg_1_52,
      SRAM_reg_1_74 => SRAM_reg_1_53,
      SRAM_reg_1_75 => SRAM_reg_1_54,
      SRAM_reg_1_76 => SRAM_reg_1_55,
      SRAM_reg_1_77 => SRAM_reg_1_56,
      SRAM_reg_1_78 => SRAM_reg_1_57,
      SRAM_reg_1_79 => SRAM_reg_1_58,
      SRAM_reg_1_8 => SRAM_reg_1_4,
      SRAM_reg_1_80 => SRAM_reg_1_59,
      SRAM_reg_1_9 => SRAM_reg_1_5,
      SRAM_reg_1_i_130_0 => SRAM_reg_1_i_130,
      SRAM_reg_1_i_130_1 => SRAM_reg_1_i_130_0,
      SRAM_reg_1_i_130_2 => SRAM_reg_1_i_130_1,
      SRAM_reg_1_i_130_3 => SRAM_reg_1_i_130_2,
      SRAM_reg_1_i_249_0 => SRAM_reg_1_i_249,
      SRAM_reg_1_i_249_1 => SRAM_reg_1_i_249_0,
      SRAM_reg_1_i_249_2 => SRAM_reg_1_i_249_1,
      SRAM_reg_1_i_249_3 => SRAM_reg_1_i_249_2,
      \empty_i_10__19_0\ => \empty_i_10__19\,
      \empty_i_10__4\ => \empty_i_10__4\,
      \empty_i_11__11\ => \empty_i_11__11\,
      \empty_i_14__1\ => \empty_i_14__1\,
      \empty_i_17__1_0\ => \empty_i_17__1\,
      \empty_i_3__30\ => \empty_i_3__30\,
      \empty_i_5__14\ => \empty_i_5__14\,
      \empty_i_5__15\ => \empty_i_5__15\,
      \empty_i_5__48\ => \empty_i_5__48\,
      \empty_i_5__7_0\ => \empty_i_5__7\,
      \empty_i_5__7_1\ => \empty_i_5__7_0\,
      \empty_i_6__13\ => \empty_i_6__13\,
      \empty_i_6__15\ => \empty_i_6__15\,
      \empty_i_6__24\ => \empty_i_6__24\,
      \empty_i_6__29\ => \empty_i_6__29\,
      \empty_i_6__36\ => \empty_i_6__36\,
      \empty_i_7__17\ => \empty_i_7__17\,
      \empty_i_7__36\ => \empty_i_7__36\,
      \empty_i_7__36_0\ => \empty_i_7__36_0\,
      \empty_i_7__37\ => \empty_i_7__37\,
      \empty_i_7__5_0\ => \empty_i_7__5\,
      \empty_i_9__23\ => \empty_i_9__23\,
      \empty_i_9__23_0\ => \empty_i_9__23_0\,
      \empty_i_9__24\ => \empty_i_9__24\,
      event_inh => event_inh,
      \fill_cnt[4]_i_3__21\ => \fill_cnt[4]_i_3__21\,
      \fill_cnt[4]_i_3__25\ => \fill_cnt[4]_i_3__25\,
      \fill_cnt[4]_i_3__41\ => \fill_cnt[4]_i_3__41\,
      \fill_cnt[4]_i_3__41_0\ => \fill_cnt[4]_i_3__41_0\,
      \fill_cnt[4]_i_4__24\ => \fill_cnt[4]_i_4__24\,
      \fill_cnt[4]_i_8__0_0\ => \fill_cnt[4]_i_8__0\,
      \genblk1[0].mem_reg[0][8]\ => \genblk1[0].mem_reg[0][8]\,
      \genblk1[0].mem_reg[0][8]_0\ => \genblk1[0].mem_reg[0][8]_0\,
      \genblk1[0].mem_reg[0][8]_1\ => \genblk1[0].mem_reg[0][8]_1\,
      \genblk1[0].mem_reg[0][8]_2\ => \genblk1[0].mem_reg[0][8]_2\,
      \genblk1[0].mem_reg[0][8]_3\ => \genblk1[0].mem_reg[0][8]_3\,
      \genblk1[0].mem_reg[0][8]_4\ => \genblk1[0].mem_reg[0][8]_4\,
      \genblk1[3].mem[3][8]_i_10__0\ => \genblk1[3].mem[3][8]_i_10__0\,
      \genblk1[3].mem[3][8]_i_13__0_0\ => \genblk1[3].mem[3][8]_i_13__0\,
      \genblk1[3].mem[3][8]_i_25\ => \genblk1[3].mem[3][8]_i_25\,
      \genblk1[3].mem[3][8]_i_36_0\ => \genblk1[3].mem[3][8]_i_36\,
      \genblk1[3].mem[3][8]_i_4__18\ => \genblk1[3].mem[3][8]_i_4__18\,
      \genblk1[3].mem[3][8]_i_4__38\ => \genblk1[3].mem[3][8]_i_4__38\,
      \genblk1[3].mem[3][8]_i_5__33\ => \genblk1[3].mem[3][8]_i_5__33\,
      \genblk1[3].mem[3][8]_i_5__6\ => \genblk1[3].mem[3][8]_i_5__6\,
      \genblk1[3].mem[3][8]_i_5__6_0\ => \genblk1[3].mem[3][8]_i_5__6_0\,
      \genblk1[3].mem[3][8]_i_8__28\ => \genblk1[3].mem[3][8]_i_8__28\,
      \neuron_state_monitor_samp[0]_i_2_0\ => \neuron_state_monitor_samp[0]_i_2\,
      \neuron_state_monitor_samp[0]_i_2_1\ => \neuron_state_monitor_samp[0]_i_2_0\,
      \neuron_state_monitor_samp[0]_i_2_2\(3) => lif_neuron_0_n_5,
      \neuron_state_monitor_samp[0]_i_2_2\(2) => lif_neuron_0_n_6,
      \neuron_state_monitor_samp[0]_i_2_2\(1) => lif_neuron_0_n_7,
      \neuron_state_monitor_samp[0]_i_2_2\(0) => lif_neuron_0_n_8,
      \neuron_state_monitor_samp[1]_i_11_0\ => izh_neuron_0_n_16,
      \neuron_state_monitor_samp[4]_i_2_0\(2) => lif_neuron_0_n_9,
      \neuron_state_monitor_samp[4]_i_2_0\(1) => lif_neuron_0_n_10,
      \neuron_state_monitor_samp[4]_i_2_0\(0) => lif_neuron_0_n_11,
      \neuron_state_monitor_samp_reg[1]\(0) => state_core_next_i11_in,
      \neuron_state_monitor_samp_reg[7]\(0) => state_core_next_i10_in,
      p_26_in => p_26_in,
      param_leak_en03_out => param_leak_en03_out,
      \priority_reg[0]\ => \priority_reg[0]\,
      \priority_reg[1]_rep\ => \priority_reg[1]_rep\,
      \priority_reg[1]_rep_0\ => \priority_reg[1]_rep_0\,
      \priority_reg[1]_rep_1\ => \priority_reg[1]_rep_1\,
      \priority_reg[1]_rep_10\ => \priority_reg[1]_rep_10\,
      \priority_reg[1]_rep_11\ => \priority_reg[1]_rep_11\,
      \priority_reg[1]_rep_12\ => \priority_reg[1]_rep_12\,
      \priority_reg[1]_rep_13\ => \priority_reg[1]_rep_13\,
      \priority_reg[1]_rep_14\ => \priority_reg[1]_rep_14\,
      \priority_reg[1]_rep_15\ => \priority_reg[1]_rep_15\,
      \priority_reg[1]_rep_16\ => \priority_reg[1]_rep_16\,
      \priority_reg[1]_rep_17\ => \priority_reg[1]_rep_17\,
      \priority_reg[1]_rep_18\ => \priority_reg[1]_rep_18\,
      \priority_reg[1]_rep_19\ => \priority_reg[1]_rep_19\,
      \priority_reg[1]_rep_2\ => \priority_reg[1]_rep_2\,
      \priority_reg[1]_rep_20\ => \priority_reg[1]_rep_20\,
      \priority_reg[1]_rep_3\ => \priority_reg[1]_rep_3\,
      \priority_reg[1]_rep_4\ => \priority_reg[1]_rep_4\,
      \priority_reg[1]_rep_5\ => \priority_reg[1]_rep_5\,
      \priority_reg[1]_rep_6\ => \priority_reg[1]_rep_6\,
      \priority_reg[1]_rep_7\ => \priority_reg[1]_rep_7\,
      \priority_reg[1]_rep_8\ => \priority_reg[1]_rep_8\,
      \priority_reg[1]_rep_9\ => \priority_reg[1]_rep_9\,
      \priority_reg[1]_rep__1\ => \priority_reg[1]_rep__1\,
      \priority_reg[2]_rep\ => \priority_reg[2]_rep\,
      \priority_reg[2]_rep_0\ => \priority_reg[2]_rep_0\,
      \priority_reg[2]_rep_1\ => \priority_reg[2]_rep_1\,
      \priority_reg[2]_rep_10\ => \priority_reg[2]_rep_10\,
      \priority_reg[2]_rep_11\ => \priority_reg[2]_rep_11\,
      \priority_reg[2]_rep_12\ => \priority_reg[2]_rep_12\,
      \priority_reg[2]_rep_13\ => \priority_reg[2]_rep_13\,
      \priority_reg[2]_rep_14\ => \priority_reg[2]_rep_14\,
      \priority_reg[2]_rep_15\ => \priority_reg[2]_rep_15\,
      \priority_reg[2]_rep_2\ => \priority_reg[2]_rep_2\,
      \priority_reg[2]_rep_3\ => \priority_reg[2]_rep_3\,
      \priority_reg[2]_rep_4\ => \priority_reg[2]_rep_4\,
      \priority_reg[2]_rep_5\ => \priority_reg[2]_rep_5\,
      \priority_reg[2]_rep_6\ => \priority_reg[2]_rep_6\,
      \priority_reg[2]_rep_7\ => \priority_reg[2]_rep_7\,
      \priority_reg[2]_rep_8\ => \priority_reg[2]_rep_8\,
      \priority_reg[2]_rep_9\ => \priority_reg[2]_rep_9\,
      \priority_reg[2]_rep__0\ => \priority_reg[2]_rep__0\,
      \priority_reg[2]_rep__0_0\ => \priority_reg[2]_rep__0_0\,
      \priority_reg[2]_rep__0_1\ => \priority_reg[2]_rep__0_1\,
      \priority_reg[2]_rep__1\ => \priority_reg[2]_rep__1\,
      \priority_reg[2]_rep__1_0\ => \priority_reg[2]_rep__1_0\,
      \priority_reg[2]_rep__1_1\ => \priority_reg[2]_rep__1_1\,
      \priority_reg[2]_rep__1_2\ => \priority_reg[2]_rep__1_2\,
      \priority_reg[3]\ => \priority_reg[3]\,
      \priority_reg[3]_0\ => \priority_reg[3]_0\,
      \priority_reg[3]_1\ => \priority_reg[3]_1\,
      \priority_reg[3]_10\ => \priority_reg[3]_10\,
      \priority_reg[3]_11\ => \priority_reg[3]_11\,
      \priority_reg[3]_12\ => \priority_reg[3]_12\,
      \priority_reg[3]_13\ => \priority_reg[3]_13\,
      \priority_reg[3]_14\ => \priority_reg[3]_14\,
      \priority_reg[3]_15\ => \priority_reg[3]_15\,
      \priority_reg[3]_16\ => \priority_reg[3]_16\,
      \priority_reg[3]_17\ => \priority_reg[3]_17\,
      \priority_reg[3]_18\ => \priority_reg[3]_18\,
      \priority_reg[3]_19\ => \priority_reg[3]_19\,
      \priority_reg[3]_2\ => \priority_reg[3]_2\,
      \priority_reg[3]_20\ => \priority_reg[3]_20\,
      \priority_reg[3]_21\ => \priority_reg[3]_21\,
      \priority_reg[3]_22\ => \priority_reg[3]_22\,
      \priority_reg[3]_23\ => \priority_reg[3]_23\,
      \priority_reg[3]_24\ => \priority_reg[3]_24\,
      \priority_reg[3]_25\ => \priority_reg[3]_25\,
      \priority_reg[3]_26\ => \priority_reg[3]_26\,
      \priority_reg[3]_27\ => \priority_reg[3]_27\,
      \priority_reg[3]_28\ => \priority_reg[3]_28\,
      \priority_reg[3]_29\ => \priority_reg[3]_29\,
      \priority_reg[3]_3\ => \priority_reg[3]_3\,
      \priority_reg[3]_30\ => \priority_reg[3]_30\,
      \priority_reg[3]_31\ => \priority_reg[3]_31\,
      \priority_reg[3]_4\ => \priority_reg[3]_4\,
      \priority_reg[3]_5\ => \priority_reg[3]_5\,
      \priority_reg[3]_6\ => \priority_reg[3]_6\,
      \priority_reg[3]_7\ => \priority_reg[3]_7\,
      \priority_reg[3]_8\ => \priority_reg[3]_8\,
      \priority_reg[3]_9\ => \priority_reg[3]_9\,
      \priority_reg[4]\ => \priority_reg[4]\,
      \priority_reg[4]_0\ => \priority_reg[4]_0\,
      \priority_reg[4]_1\ => \priority_reg[4]_1\,
      \priority_reg[4]_10\ => \priority_reg[4]_10\,
      \priority_reg[4]_11\ => \priority_reg[4]_11\,
      \priority_reg[4]_12\ => \priority_reg[4]_12\,
      \priority_reg[4]_13\ => \priority_reg[4]_13\,
      \priority_reg[4]_14\ => \priority_reg[4]_14\,
      \priority_reg[4]_15\ => \priority_reg[4]_15\,
      \priority_reg[4]_16\ => \priority_reg[4]_16\,
      \priority_reg[4]_17\ => \priority_reg[4]_17\,
      \priority_reg[4]_18\ => \priority_reg[4]_18\,
      \priority_reg[4]_19\ => \priority_reg[4]_19\,
      \priority_reg[4]_2\ => \priority_reg[4]_2\,
      \priority_reg[4]_20\ => \priority_reg[4]_20\,
      \priority_reg[4]_21\ => \priority_reg[4]_21\,
      \priority_reg[4]_22\ => \priority_reg[4]_22\,
      \priority_reg[4]_23\ => \priority_reg[4]_23\,
      \priority_reg[4]_24\ => \priority_reg[4]_24\,
      \priority_reg[4]_25\ => \priority_reg[4]_25\,
      \priority_reg[4]_26\ => \priority_reg[4]_26\,
      \priority_reg[4]_27\ => \priority_reg[4]_27\,
      \priority_reg[4]_28\ => \priority_reg[4]_28\,
      \priority_reg[4]_29\ => \priority_reg[4]_29\,
      \priority_reg[4]_3\ => \priority_reg[4]_3\,
      \priority_reg[4]_30\ => \priority_reg[4]_30\,
      \priority_reg[4]_31\ => \priority_reg[4]_31\,
      \priority_reg[4]_32\ => \priority_reg[4]_32\,
      \priority_reg[4]_33\ => \priority_reg[4]_33\,
      \priority_reg[4]_34\ => \priority_reg[4]_34\,
      \priority_reg[4]_35\ => \priority_reg[4]_35\,
      \priority_reg[4]_4\ => \priority_reg[4]_4\,
      \priority_reg[4]_5\ => \priority_reg[4]_5\,
      \priority_reg[4]_6\ => \priority_reg[4]_6\,
      \priority_reg[4]_7\ => \priority_reg[4]_7\,
      \priority_reg[4]_8\ => \priority_reg[4]_8\,
      \priority_reg[4]_9\ => \priority_reg[4]_9\,
      \priority_reg[5]\ => \priority_reg[5]\,
      \priority_reg[5]_0\ => \priority_reg[5]_0\,
      \priority_reg[5]_1\ => \priority_reg[5]_1\,
      \priority_reg[5]_10\ => \priority_reg[5]_10\,
      \priority_reg[5]_11\ => \priority_reg[5]_11\,
      \priority_reg[5]_12\ => \priority_reg[5]_12\,
      \priority_reg[5]_13\ => \priority_reg[5]_13\,
      \priority_reg[5]_14\ => \priority_reg[5]_14\,
      \priority_reg[5]_15\ => \priority_reg[5]_15\,
      \priority_reg[5]_16\ => \priority_reg[5]_16\,
      \priority_reg[5]_17\ => \priority_reg[5]_17\,
      \priority_reg[5]_18\ => \priority_reg[5]_18\,
      \priority_reg[5]_19\ => \priority_reg[5]_19\,
      \priority_reg[5]_2\ => \priority_reg[5]_2\,
      \priority_reg[5]_20\ => \priority_reg[5]_20\,
      \priority_reg[5]_21\ => \priority_reg[5]_21\,
      \priority_reg[5]_22\ => \priority_reg[5]_22\,
      \priority_reg[5]_23\ => \priority_reg[5]_23\,
      \priority_reg[5]_24\ => \priority_reg[5]_24\,
      \priority_reg[5]_25\ => \priority_reg[5]_25\,
      \priority_reg[5]_26\ => \priority_reg[5]_26\,
      \priority_reg[5]_27\ => \priority_reg[5]_27\,
      \priority_reg[5]_28\ => \priority_reg[5]_28\,
      \priority_reg[5]_29\ => \priority_reg[5]_29\,
      \priority_reg[5]_3\ => \priority_reg[5]_3\,
      \priority_reg[5]_30\ => \priority_reg[5]_30\,
      \priority_reg[5]_31\ => \priority_reg[5]_31\,
      \priority_reg[5]_32\ => \priority_reg[5]_32\,
      \priority_reg[5]_33\ => \priority_reg[5]_33\,
      \priority_reg[5]_34\ => \priority_reg[5]_34\,
      \priority_reg[5]_35\ => \priority_reg[5]_35\,
      \priority_reg[5]_4\ => \priority_reg[5]_4\,
      \priority_reg[5]_5\ => \priority_reg[5]_5\,
      \priority_reg[5]_6\ => \priority_reg[5]_6\,
      \priority_reg[5]_7\ => \priority_reg[5]_7\,
      \priority_reg[5]_8\ => \priority_reg[5]_8\,
      \priority_reg[5]_9\ => \priority_reg[5]_9\,
      rst_priority => rst_priority,
      \spi_shift_reg_out[12]_i_3_0\(3 downto 0) => \spi_shift_reg_out[12]_i_3\(3 downto 0),
      state_inacc_next0_carry => state_inacc_next0_carry,
      state_inacc_next0_carry_0 => state_inacc_next0_carry_0,
      state_inacc_next0_carry_1 => state_inacc_next0_carry_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0_ODIN is
  port (
    AEROUT_REQ_reg : out STD_LOGIC;
    AEROUT_ADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    MISO : out STD_LOGIC;
    AERIN_ACK : out STD_LOGIC;
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    AEROUT_ACK : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SCK : in STD_LOGIC;
    RST : in STD_LOGIC;
    MOSI : in STD_LOGIC;
    AERIN_REQ : in STD_LOGIC
  );
end ODIN_design_ODIN_0_0_ODIN;

architecture STRUCTURE of ODIN_design_ODIN_0_0_ODIN is
  signal AERIN_REQ_sync : STD_LOGIC;
  signal AEROUT_ADDR119_in : STD_LOGIC;
  signal AEROUT_CTRL_BUSY : STD_LOGIC;
  signal \^aerout_req_reg\ : STD_LOGIC;
  signal CTRL_AEROUT_POP_NEUR : STD_LOGIC;
  signal CTRL_NEURMEM_ADDR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CTRL_NEURMEM_CS : STD_LOGIC;
  signal CTRL_NEURMEM_WE : STD_LOGIC;
  signal CTRL_NEUR_VIRTS : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal CTRL_OP_CODE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CTRL_PROG_DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CTRL_PROG_EVENT : STD_LOGIC;
  signal CTRL_READBACK_EVENT : STD_LOGIC;
  signal CTRL_SCHED_EVENT_IN : STD_LOGIC_VECTOR ( 6 to 6 );
  signal CTRL_SCHED_VIRTS : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal CTRL_SPI_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal CTRL_SYNARRAY_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal CTRL_SYNARRAY_CS : STD_LOGIC;
  signal NEUR_EVENT_OUT : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal NEUR_STATE : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NEUR_STATE_MONITOR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NEUR_V_DOWN : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NEUR_V_UP : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal RST_sync : STD_LOGIC;
  signal RST_sync_int : STD_LOGIC;
  signal SCHED_DATA_OUT : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal SCHED_EMPTY : STD_LOGIC;
  signal SCHED_FULL : STD_LOGIC;
  signal SPI_AER_SRC_CTRL_nNEUR : STD_LOGIC;
  signal SPI_BURST_TIMEREF : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal SPI_GATE_ACTIVITY : STD_LOGIC;
  signal SPI_GATE_ACTIVITY_sync : STD_LOGIC;
  signal SPI_MONITOR_NEUR_ADDR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SPI_MONITOR_SYN_ADDR : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal SPI_OPEN_LOOP : STD_LOGIC;
  signal SPI_OPEN_LOOP_sync : STD_LOGIC;
  signal SPI_OUT_AER_MONITOR_EN : STD_LOGIC;
  signal SPI_PROPAGATE_UNMAPPED_SYN : STD_LOGIC;
  signal SPI_SDSP_ON_SYN_STIM : STD_LOGIC;
  signal SPI_SYN_SIGN : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal SPI_UPDATE_UNMAPPED_SYN : STD_LOGIC;
  signal SYNARRAY_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SYNARRAY_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SYN_SIGN : STD_LOGIC;
  signal aer_out_0_n_10 : STD_LOGIC;
  signal aer_out_0_n_2 : STD_LOGIC;
  signal aer_out_0_n_3 : STD_LOGIC;
  signal aer_out_0_n_5 : STD_LOGIC;
  signal aer_out_0_n_6 : STD_LOGIC;
  signal aer_out_0_n_7 : STD_LOGIC;
  signal aer_out_0_n_8 : STD_LOGIC;
  signal aer_out_0_n_9 : STD_LOGIC;
  signal controller_0_n_10 : STD_LOGIC;
  signal controller_0_n_100 : STD_LOGIC;
  signal controller_0_n_101 : STD_LOGIC;
  signal controller_0_n_102 : STD_LOGIC;
  signal controller_0_n_103 : STD_LOGIC;
  signal controller_0_n_104 : STD_LOGIC;
  signal controller_0_n_105 : STD_LOGIC;
  signal controller_0_n_106 : STD_LOGIC;
  signal controller_0_n_107 : STD_LOGIC;
  signal controller_0_n_108 : STD_LOGIC;
  signal controller_0_n_109 : STD_LOGIC;
  signal controller_0_n_11 : STD_LOGIC;
  signal controller_0_n_110 : STD_LOGIC;
  signal controller_0_n_111 : STD_LOGIC;
  signal controller_0_n_112 : STD_LOGIC;
  signal controller_0_n_113 : STD_LOGIC;
  signal controller_0_n_114 : STD_LOGIC;
  signal controller_0_n_115 : STD_LOGIC;
  signal controller_0_n_116 : STD_LOGIC;
  signal controller_0_n_117 : STD_LOGIC;
  signal controller_0_n_118 : STD_LOGIC;
  signal controller_0_n_119 : STD_LOGIC;
  signal controller_0_n_12 : STD_LOGIC;
  signal controller_0_n_120 : STD_LOGIC;
  signal controller_0_n_121 : STD_LOGIC;
  signal controller_0_n_122 : STD_LOGIC;
  signal controller_0_n_123 : STD_LOGIC;
  signal controller_0_n_124 : STD_LOGIC;
  signal controller_0_n_125 : STD_LOGIC;
  signal controller_0_n_126 : STD_LOGIC;
  signal controller_0_n_127 : STD_LOGIC;
  signal controller_0_n_128 : STD_LOGIC;
  signal controller_0_n_129 : STD_LOGIC;
  signal controller_0_n_13 : STD_LOGIC;
  signal controller_0_n_130 : STD_LOGIC;
  signal controller_0_n_131 : STD_LOGIC;
  signal controller_0_n_132 : STD_LOGIC;
  signal controller_0_n_133 : STD_LOGIC;
  signal controller_0_n_134 : STD_LOGIC;
  signal controller_0_n_135 : STD_LOGIC;
  signal controller_0_n_136 : STD_LOGIC;
  signal controller_0_n_137 : STD_LOGIC;
  signal controller_0_n_138 : STD_LOGIC;
  signal controller_0_n_139 : STD_LOGIC;
  signal controller_0_n_14 : STD_LOGIC;
  signal controller_0_n_140 : STD_LOGIC;
  signal controller_0_n_141 : STD_LOGIC;
  signal controller_0_n_142 : STD_LOGIC;
  signal controller_0_n_143 : STD_LOGIC;
  signal controller_0_n_144 : STD_LOGIC;
  signal controller_0_n_145 : STD_LOGIC;
  signal controller_0_n_146 : STD_LOGIC;
  signal controller_0_n_147 : STD_LOGIC;
  signal controller_0_n_148 : STD_LOGIC;
  signal controller_0_n_149 : STD_LOGIC;
  signal controller_0_n_15 : STD_LOGIC;
  signal controller_0_n_150 : STD_LOGIC;
  signal controller_0_n_151 : STD_LOGIC;
  signal controller_0_n_152 : STD_LOGIC;
  signal controller_0_n_153 : STD_LOGIC;
  signal controller_0_n_154 : STD_LOGIC;
  signal controller_0_n_155 : STD_LOGIC;
  signal controller_0_n_156 : STD_LOGIC;
  signal controller_0_n_157 : STD_LOGIC;
  signal controller_0_n_158 : STD_LOGIC;
  signal controller_0_n_159 : STD_LOGIC;
  signal controller_0_n_16 : STD_LOGIC;
  signal controller_0_n_160 : STD_LOGIC;
  signal controller_0_n_161 : STD_LOGIC;
  signal controller_0_n_162 : STD_LOGIC;
  signal controller_0_n_163 : STD_LOGIC;
  signal controller_0_n_164 : STD_LOGIC;
  signal controller_0_n_165 : STD_LOGIC;
  signal controller_0_n_166 : STD_LOGIC;
  signal controller_0_n_167 : STD_LOGIC;
  signal controller_0_n_168 : STD_LOGIC;
  signal controller_0_n_169 : STD_LOGIC;
  signal controller_0_n_17 : STD_LOGIC;
  signal controller_0_n_170 : STD_LOGIC;
  signal controller_0_n_171 : STD_LOGIC;
  signal controller_0_n_172 : STD_LOGIC;
  signal controller_0_n_173 : STD_LOGIC;
  signal controller_0_n_174 : STD_LOGIC;
  signal controller_0_n_175 : STD_LOGIC;
  signal controller_0_n_176 : STD_LOGIC;
  signal controller_0_n_177 : STD_LOGIC;
  signal controller_0_n_178 : STD_LOGIC;
  signal controller_0_n_179 : STD_LOGIC;
  signal controller_0_n_18 : STD_LOGIC;
  signal controller_0_n_180 : STD_LOGIC;
  signal controller_0_n_181 : STD_LOGIC;
  signal controller_0_n_182 : STD_LOGIC;
  signal controller_0_n_183 : STD_LOGIC;
  signal controller_0_n_184 : STD_LOGIC;
  signal controller_0_n_185 : STD_LOGIC;
  signal controller_0_n_186 : STD_LOGIC;
  signal controller_0_n_187 : STD_LOGIC;
  signal controller_0_n_188 : STD_LOGIC;
  signal controller_0_n_189 : STD_LOGIC;
  signal controller_0_n_19 : STD_LOGIC;
  signal controller_0_n_190 : STD_LOGIC;
  signal controller_0_n_191 : STD_LOGIC;
  signal controller_0_n_192 : STD_LOGIC;
  signal controller_0_n_193 : STD_LOGIC;
  signal controller_0_n_194 : STD_LOGIC;
  signal controller_0_n_195 : STD_LOGIC;
  signal controller_0_n_196 : STD_LOGIC;
  signal controller_0_n_197 : STD_LOGIC;
  signal controller_0_n_198 : STD_LOGIC;
  signal controller_0_n_199 : STD_LOGIC;
  signal controller_0_n_2 : STD_LOGIC;
  signal controller_0_n_20 : STD_LOGIC;
  signal controller_0_n_200 : STD_LOGIC;
  signal controller_0_n_201 : STD_LOGIC;
  signal controller_0_n_202 : STD_LOGIC;
  signal controller_0_n_203 : STD_LOGIC;
  signal controller_0_n_204 : STD_LOGIC;
  signal controller_0_n_205 : STD_LOGIC;
  signal controller_0_n_206 : STD_LOGIC;
  signal controller_0_n_207 : STD_LOGIC;
  signal controller_0_n_208 : STD_LOGIC;
  signal controller_0_n_209 : STD_LOGIC;
  signal controller_0_n_21 : STD_LOGIC;
  signal controller_0_n_210 : STD_LOGIC;
  signal controller_0_n_211 : STD_LOGIC;
  signal controller_0_n_212 : STD_LOGIC;
  signal controller_0_n_213 : STD_LOGIC;
  signal controller_0_n_214 : STD_LOGIC;
  signal controller_0_n_215 : STD_LOGIC;
  signal controller_0_n_216 : STD_LOGIC;
  signal controller_0_n_217 : STD_LOGIC;
  signal controller_0_n_218 : STD_LOGIC;
  signal controller_0_n_219 : STD_LOGIC;
  signal controller_0_n_22 : STD_LOGIC;
  signal controller_0_n_220 : STD_LOGIC;
  signal controller_0_n_221 : STD_LOGIC;
  signal controller_0_n_222 : STD_LOGIC;
  signal controller_0_n_223 : STD_LOGIC;
  signal controller_0_n_224 : STD_LOGIC;
  signal controller_0_n_225 : STD_LOGIC;
  signal controller_0_n_226 : STD_LOGIC;
  signal controller_0_n_227 : STD_LOGIC;
  signal controller_0_n_228 : STD_LOGIC;
  signal controller_0_n_229 : STD_LOGIC;
  signal controller_0_n_23 : STD_LOGIC;
  signal controller_0_n_230 : STD_LOGIC;
  signal controller_0_n_231 : STD_LOGIC;
  signal controller_0_n_232 : STD_LOGIC;
  signal controller_0_n_233 : STD_LOGIC;
  signal controller_0_n_234 : STD_LOGIC;
  signal controller_0_n_235 : STD_LOGIC;
  signal controller_0_n_236 : STD_LOGIC;
  signal controller_0_n_237 : STD_LOGIC;
  signal controller_0_n_238 : STD_LOGIC;
  signal controller_0_n_239 : STD_LOGIC;
  signal controller_0_n_24 : STD_LOGIC;
  signal controller_0_n_240 : STD_LOGIC;
  signal controller_0_n_241 : STD_LOGIC;
  signal controller_0_n_242 : STD_LOGIC;
  signal controller_0_n_243 : STD_LOGIC;
  signal controller_0_n_244 : STD_LOGIC;
  signal controller_0_n_245 : STD_LOGIC;
  signal controller_0_n_246 : STD_LOGIC;
  signal controller_0_n_247 : STD_LOGIC;
  signal controller_0_n_248 : STD_LOGIC;
  signal controller_0_n_249 : STD_LOGIC;
  signal controller_0_n_25 : STD_LOGIC;
  signal controller_0_n_250 : STD_LOGIC;
  signal controller_0_n_251 : STD_LOGIC;
  signal controller_0_n_252 : STD_LOGIC;
  signal controller_0_n_253 : STD_LOGIC;
  signal controller_0_n_254 : STD_LOGIC;
  signal controller_0_n_255 : STD_LOGIC;
  signal controller_0_n_256 : STD_LOGIC;
  signal controller_0_n_257 : STD_LOGIC;
  signal controller_0_n_258 : STD_LOGIC;
  signal controller_0_n_259 : STD_LOGIC;
  signal controller_0_n_26 : STD_LOGIC;
  signal controller_0_n_260 : STD_LOGIC;
  signal controller_0_n_261 : STD_LOGIC;
  signal controller_0_n_262 : STD_LOGIC;
  signal controller_0_n_263 : STD_LOGIC;
  signal controller_0_n_264 : STD_LOGIC;
  signal controller_0_n_265 : STD_LOGIC;
  signal controller_0_n_266 : STD_LOGIC;
  signal controller_0_n_267 : STD_LOGIC;
  signal controller_0_n_268 : STD_LOGIC;
  signal controller_0_n_269 : STD_LOGIC;
  signal controller_0_n_27 : STD_LOGIC;
  signal controller_0_n_270 : STD_LOGIC;
  signal controller_0_n_271 : STD_LOGIC;
  signal controller_0_n_272 : STD_LOGIC;
  signal controller_0_n_273 : STD_LOGIC;
  signal controller_0_n_274 : STD_LOGIC;
  signal controller_0_n_275 : STD_LOGIC;
  signal controller_0_n_276 : STD_LOGIC;
  signal controller_0_n_277 : STD_LOGIC;
  signal controller_0_n_278 : STD_LOGIC;
  signal controller_0_n_279 : STD_LOGIC;
  signal controller_0_n_28 : STD_LOGIC;
  signal controller_0_n_280 : STD_LOGIC;
  signal controller_0_n_281 : STD_LOGIC;
  signal controller_0_n_282 : STD_LOGIC;
  signal controller_0_n_283 : STD_LOGIC;
  signal controller_0_n_284 : STD_LOGIC;
  signal controller_0_n_285 : STD_LOGIC;
  signal controller_0_n_286 : STD_LOGIC;
  signal controller_0_n_287 : STD_LOGIC;
  signal controller_0_n_288 : STD_LOGIC;
  signal controller_0_n_289 : STD_LOGIC;
  signal controller_0_n_29 : STD_LOGIC;
  signal controller_0_n_290 : STD_LOGIC;
  signal controller_0_n_291 : STD_LOGIC;
  signal controller_0_n_292 : STD_LOGIC;
  signal controller_0_n_293 : STD_LOGIC;
  signal controller_0_n_294 : STD_LOGIC;
  signal controller_0_n_295 : STD_LOGIC;
  signal controller_0_n_296 : STD_LOGIC;
  signal controller_0_n_297 : STD_LOGIC;
  signal controller_0_n_298 : STD_LOGIC;
  signal controller_0_n_299 : STD_LOGIC;
  signal controller_0_n_30 : STD_LOGIC;
  signal controller_0_n_300 : STD_LOGIC;
  signal controller_0_n_301 : STD_LOGIC;
  signal controller_0_n_302 : STD_LOGIC;
  signal controller_0_n_303 : STD_LOGIC;
  signal controller_0_n_304 : STD_LOGIC;
  signal controller_0_n_305 : STD_LOGIC;
  signal controller_0_n_306 : STD_LOGIC;
  signal controller_0_n_307 : STD_LOGIC;
  signal controller_0_n_308 : STD_LOGIC;
  signal controller_0_n_309 : STD_LOGIC;
  signal controller_0_n_31 : STD_LOGIC;
  signal controller_0_n_310 : STD_LOGIC;
  signal controller_0_n_311 : STD_LOGIC;
  signal controller_0_n_312 : STD_LOGIC;
  signal controller_0_n_313 : STD_LOGIC;
  signal controller_0_n_314 : STD_LOGIC;
  signal controller_0_n_315 : STD_LOGIC;
  signal controller_0_n_316 : STD_LOGIC;
  signal controller_0_n_317 : STD_LOGIC;
  signal controller_0_n_318 : STD_LOGIC;
  signal controller_0_n_319 : STD_LOGIC;
  signal controller_0_n_32 : STD_LOGIC;
  signal controller_0_n_320 : STD_LOGIC;
  signal controller_0_n_321 : STD_LOGIC;
  signal controller_0_n_322 : STD_LOGIC;
  signal controller_0_n_323 : STD_LOGIC;
  signal controller_0_n_324 : STD_LOGIC;
  signal controller_0_n_325 : STD_LOGIC;
  signal controller_0_n_326 : STD_LOGIC;
  signal controller_0_n_327 : STD_LOGIC;
  signal controller_0_n_328 : STD_LOGIC;
  signal controller_0_n_329 : STD_LOGIC;
  signal controller_0_n_33 : STD_LOGIC;
  signal controller_0_n_330 : STD_LOGIC;
  signal controller_0_n_331 : STD_LOGIC;
  signal controller_0_n_332 : STD_LOGIC;
  signal controller_0_n_333 : STD_LOGIC;
  signal controller_0_n_334 : STD_LOGIC;
  signal controller_0_n_335 : STD_LOGIC;
  signal controller_0_n_336 : STD_LOGIC;
  signal controller_0_n_337 : STD_LOGIC;
  signal controller_0_n_338 : STD_LOGIC;
  signal controller_0_n_339 : STD_LOGIC;
  signal controller_0_n_34 : STD_LOGIC;
  signal controller_0_n_340 : STD_LOGIC;
  signal controller_0_n_341 : STD_LOGIC;
  signal controller_0_n_342 : STD_LOGIC;
  signal controller_0_n_343 : STD_LOGIC;
  signal controller_0_n_344 : STD_LOGIC;
  signal controller_0_n_345 : STD_LOGIC;
  signal controller_0_n_346 : STD_LOGIC;
  signal controller_0_n_347 : STD_LOGIC;
  signal controller_0_n_348 : STD_LOGIC;
  signal controller_0_n_349 : STD_LOGIC;
  signal controller_0_n_35 : STD_LOGIC;
  signal controller_0_n_350 : STD_LOGIC;
  signal controller_0_n_351 : STD_LOGIC;
  signal controller_0_n_352 : STD_LOGIC;
  signal controller_0_n_353 : STD_LOGIC;
  signal controller_0_n_354 : STD_LOGIC;
  signal controller_0_n_355 : STD_LOGIC;
  signal controller_0_n_356 : STD_LOGIC;
  signal controller_0_n_357 : STD_LOGIC;
  signal controller_0_n_358 : STD_LOGIC;
  signal controller_0_n_359 : STD_LOGIC;
  signal controller_0_n_36 : STD_LOGIC;
  signal controller_0_n_360 : STD_LOGIC;
  signal controller_0_n_361 : STD_LOGIC;
  signal controller_0_n_362 : STD_LOGIC;
  signal controller_0_n_363 : STD_LOGIC;
  signal controller_0_n_364 : STD_LOGIC;
  signal controller_0_n_365 : STD_LOGIC;
  signal controller_0_n_366 : STD_LOGIC;
  signal controller_0_n_367 : STD_LOGIC;
  signal controller_0_n_368 : STD_LOGIC;
  signal controller_0_n_369 : STD_LOGIC;
  signal controller_0_n_37 : STD_LOGIC;
  signal controller_0_n_370 : STD_LOGIC;
  signal controller_0_n_371 : STD_LOGIC;
  signal controller_0_n_372 : STD_LOGIC;
  signal controller_0_n_373 : STD_LOGIC;
  signal controller_0_n_374 : STD_LOGIC;
  signal controller_0_n_375 : STD_LOGIC;
  signal controller_0_n_376 : STD_LOGIC;
  signal controller_0_n_377 : STD_LOGIC;
  signal controller_0_n_378 : STD_LOGIC;
  signal controller_0_n_379 : STD_LOGIC;
  signal controller_0_n_38 : STD_LOGIC;
  signal controller_0_n_380 : STD_LOGIC;
  signal controller_0_n_381 : STD_LOGIC;
  signal controller_0_n_382 : STD_LOGIC;
  signal controller_0_n_383 : STD_LOGIC;
  signal controller_0_n_384 : STD_LOGIC;
  signal controller_0_n_385 : STD_LOGIC;
  signal controller_0_n_386 : STD_LOGIC;
  signal controller_0_n_387 : STD_LOGIC;
  signal controller_0_n_388 : STD_LOGIC;
  signal controller_0_n_389 : STD_LOGIC;
  signal controller_0_n_39 : STD_LOGIC;
  signal controller_0_n_390 : STD_LOGIC;
  signal controller_0_n_391 : STD_LOGIC;
  signal controller_0_n_392 : STD_LOGIC;
  signal controller_0_n_393 : STD_LOGIC;
  signal controller_0_n_394 : STD_LOGIC;
  signal controller_0_n_395 : STD_LOGIC;
  signal controller_0_n_396 : STD_LOGIC;
  signal controller_0_n_397 : STD_LOGIC;
  signal controller_0_n_398 : STD_LOGIC;
  signal controller_0_n_399 : STD_LOGIC;
  signal controller_0_n_40 : STD_LOGIC;
  signal controller_0_n_400 : STD_LOGIC;
  signal controller_0_n_401 : STD_LOGIC;
  signal controller_0_n_402 : STD_LOGIC;
  signal controller_0_n_403 : STD_LOGIC;
  signal controller_0_n_404 : STD_LOGIC;
  signal controller_0_n_405 : STD_LOGIC;
  signal controller_0_n_406 : STD_LOGIC;
  signal controller_0_n_407 : STD_LOGIC;
  signal controller_0_n_408 : STD_LOGIC;
  signal controller_0_n_409 : STD_LOGIC;
  signal controller_0_n_41 : STD_LOGIC;
  signal controller_0_n_410 : STD_LOGIC;
  signal controller_0_n_411 : STD_LOGIC;
  signal controller_0_n_412 : STD_LOGIC;
  signal controller_0_n_413 : STD_LOGIC;
  signal controller_0_n_414 : STD_LOGIC;
  signal controller_0_n_415 : STD_LOGIC;
  signal controller_0_n_416 : STD_LOGIC;
  signal controller_0_n_417 : STD_LOGIC;
  signal controller_0_n_418 : STD_LOGIC;
  signal controller_0_n_419 : STD_LOGIC;
  signal controller_0_n_42 : STD_LOGIC;
  signal controller_0_n_420 : STD_LOGIC;
  signal controller_0_n_421 : STD_LOGIC;
  signal controller_0_n_422 : STD_LOGIC;
  signal controller_0_n_423 : STD_LOGIC;
  signal controller_0_n_424 : STD_LOGIC;
  signal controller_0_n_425 : STD_LOGIC;
  signal controller_0_n_426 : STD_LOGIC;
  signal controller_0_n_427 : STD_LOGIC;
  signal controller_0_n_428 : STD_LOGIC;
  signal controller_0_n_429 : STD_LOGIC;
  signal controller_0_n_43 : STD_LOGIC;
  signal controller_0_n_430 : STD_LOGIC;
  signal controller_0_n_431 : STD_LOGIC;
  signal controller_0_n_432 : STD_LOGIC;
  signal controller_0_n_433 : STD_LOGIC;
  signal controller_0_n_434 : STD_LOGIC;
  signal controller_0_n_435 : STD_LOGIC;
  signal controller_0_n_436 : STD_LOGIC;
  signal controller_0_n_437 : STD_LOGIC;
  signal controller_0_n_438 : STD_LOGIC;
  signal controller_0_n_439 : STD_LOGIC;
  signal controller_0_n_440 : STD_LOGIC;
  signal controller_0_n_441 : STD_LOGIC;
  signal controller_0_n_442 : STD_LOGIC;
  signal controller_0_n_443 : STD_LOGIC;
  signal controller_0_n_444 : STD_LOGIC;
  signal controller_0_n_445 : STD_LOGIC;
  signal controller_0_n_446 : STD_LOGIC;
  signal controller_0_n_447 : STD_LOGIC;
  signal controller_0_n_448 : STD_LOGIC;
  signal controller_0_n_449 : STD_LOGIC;
  signal controller_0_n_450 : STD_LOGIC;
  signal controller_0_n_451 : STD_LOGIC;
  signal controller_0_n_452 : STD_LOGIC;
  signal controller_0_n_453 : STD_LOGIC;
  signal controller_0_n_454 : STD_LOGIC;
  signal controller_0_n_455 : STD_LOGIC;
  signal controller_0_n_456 : STD_LOGIC;
  signal controller_0_n_457 : STD_LOGIC;
  signal controller_0_n_458 : STD_LOGIC;
  signal controller_0_n_459 : STD_LOGIC;
  signal controller_0_n_460 : STD_LOGIC;
  signal controller_0_n_461 : STD_LOGIC;
  signal controller_0_n_462 : STD_LOGIC;
  signal controller_0_n_463 : STD_LOGIC;
  signal controller_0_n_464 : STD_LOGIC;
  signal controller_0_n_465 : STD_LOGIC;
  signal controller_0_n_466 : STD_LOGIC;
  signal controller_0_n_467 : STD_LOGIC;
  signal controller_0_n_468 : STD_LOGIC;
  signal controller_0_n_469 : STD_LOGIC;
  signal controller_0_n_470 : STD_LOGIC;
  signal controller_0_n_471 : STD_LOGIC;
  signal controller_0_n_472 : STD_LOGIC;
  signal controller_0_n_473 : STD_LOGIC;
  signal controller_0_n_474 : STD_LOGIC;
  signal controller_0_n_475 : STD_LOGIC;
  signal controller_0_n_476 : STD_LOGIC;
  signal controller_0_n_477 : STD_LOGIC;
  signal controller_0_n_478 : STD_LOGIC;
  signal controller_0_n_479 : STD_LOGIC;
  signal controller_0_n_480 : STD_LOGIC;
  signal controller_0_n_481 : STD_LOGIC;
  signal controller_0_n_482 : STD_LOGIC;
  signal controller_0_n_483 : STD_LOGIC;
  signal controller_0_n_484 : STD_LOGIC;
  signal controller_0_n_485 : STD_LOGIC;
  signal controller_0_n_486 : STD_LOGIC;
  signal controller_0_n_487 : STD_LOGIC;
  signal controller_0_n_488 : STD_LOGIC;
  signal controller_0_n_489 : STD_LOGIC;
  signal controller_0_n_49 : STD_LOGIC;
  signal controller_0_n_490 : STD_LOGIC;
  signal controller_0_n_491 : STD_LOGIC;
  signal controller_0_n_492 : STD_LOGIC;
  signal controller_0_n_493 : STD_LOGIC;
  signal controller_0_n_494 : STD_LOGIC;
  signal controller_0_n_495 : STD_LOGIC;
  signal controller_0_n_496 : STD_LOGIC;
  signal controller_0_n_497 : STD_LOGIC;
  signal controller_0_n_498 : STD_LOGIC;
  signal controller_0_n_499 : STD_LOGIC;
  signal controller_0_n_5 : STD_LOGIC;
  signal controller_0_n_50 : STD_LOGIC;
  signal controller_0_n_500 : STD_LOGIC;
  signal controller_0_n_501 : STD_LOGIC;
  signal controller_0_n_502 : STD_LOGIC;
  signal controller_0_n_503 : STD_LOGIC;
  signal controller_0_n_504 : STD_LOGIC;
  signal controller_0_n_505 : STD_LOGIC;
  signal controller_0_n_506 : STD_LOGIC;
  signal controller_0_n_507 : STD_LOGIC;
  signal controller_0_n_508 : STD_LOGIC;
  signal controller_0_n_509 : STD_LOGIC;
  signal controller_0_n_51 : STD_LOGIC;
  signal controller_0_n_510 : STD_LOGIC;
  signal controller_0_n_511 : STD_LOGIC;
  signal controller_0_n_512 : STD_LOGIC;
  signal controller_0_n_513 : STD_LOGIC;
  signal controller_0_n_514 : STD_LOGIC;
  signal controller_0_n_515 : STD_LOGIC;
  signal controller_0_n_516 : STD_LOGIC;
  signal controller_0_n_517 : STD_LOGIC;
  signal controller_0_n_518 : STD_LOGIC;
  signal controller_0_n_519 : STD_LOGIC;
  signal controller_0_n_52 : STD_LOGIC;
  signal controller_0_n_520 : STD_LOGIC;
  signal controller_0_n_521 : STD_LOGIC;
  signal controller_0_n_522 : STD_LOGIC;
  signal controller_0_n_523 : STD_LOGIC;
  signal controller_0_n_524 : STD_LOGIC;
  signal controller_0_n_525 : STD_LOGIC;
  signal controller_0_n_526 : STD_LOGIC;
  signal controller_0_n_527 : STD_LOGIC;
  signal controller_0_n_528 : STD_LOGIC;
  signal controller_0_n_529 : STD_LOGIC;
  signal controller_0_n_53 : STD_LOGIC;
  signal controller_0_n_530 : STD_LOGIC;
  signal controller_0_n_531 : STD_LOGIC;
  signal controller_0_n_532 : STD_LOGIC;
  signal controller_0_n_533 : STD_LOGIC;
  signal controller_0_n_534 : STD_LOGIC;
  signal controller_0_n_535 : STD_LOGIC;
  signal controller_0_n_536 : STD_LOGIC;
  signal controller_0_n_537 : STD_LOGIC;
  signal controller_0_n_538 : STD_LOGIC;
  signal controller_0_n_539 : STD_LOGIC;
  signal controller_0_n_540 : STD_LOGIC;
  signal controller_0_n_541 : STD_LOGIC;
  signal controller_0_n_542 : STD_LOGIC;
  signal controller_0_n_543 : STD_LOGIC;
  signal controller_0_n_544 : STD_LOGIC;
  signal controller_0_n_545 : STD_LOGIC;
  signal controller_0_n_546 : STD_LOGIC;
  signal controller_0_n_547 : STD_LOGIC;
  signal controller_0_n_548 : STD_LOGIC;
  signal controller_0_n_549 : STD_LOGIC;
  signal controller_0_n_550 : STD_LOGIC;
  signal controller_0_n_551 : STD_LOGIC;
  signal controller_0_n_552 : STD_LOGIC;
  signal controller_0_n_553 : STD_LOGIC;
  signal controller_0_n_554 : STD_LOGIC;
  signal controller_0_n_555 : STD_LOGIC;
  signal controller_0_n_556 : STD_LOGIC;
  signal controller_0_n_557 : STD_LOGIC;
  signal controller_0_n_558 : STD_LOGIC;
  signal controller_0_n_559 : STD_LOGIC;
  signal controller_0_n_560 : STD_LOGIC;
  signal controller_0_n_569 : STD_LOGIC;
  signal controller_0_n_570 : STD_LOGIC;
  signal controller_0_n_571 : STD_LOGIC;
  signal controller_0_n_572 : STD_LOGIC;
  signal controller_0_n_573 : STD_LOGIC;
  signal controller_0_n_574 : STD_LOGIC;
  signal controller_0_n_575 : STD_LOGIC;
  signal controller_0_n_576 : STD_LOGIC;
  signal controller_0_n_577 : STD_LOGIC;
  signal controller_0_n_578 : STD_LOGIC;
  signal controller_0_n_579 : STD_LOGIC;
  signal controller_0_n_580 : STD_LOGIC;
  signal controller_0_n_581 : STD_LOGIC;
  signal controller_0_n_582 : STD_LOGIC;
  signal controller_0_n_583 : STD_LOGIC;
  signal controller_0_n_584 : STD_LOGIC;
  signal controller_0_n_585 : STD_LOGIC;
  signal controller_0_n_586 : STD_LOGIC;
  signal controller_0_n_587 : STD_LOGIC;
  signal controller_0_n_588 : STD_LOGIC;
  signal controller_0_n_589 : STD_LOGIC;
  signal controller_0_n_590 : STD_LOGIC;
  signal controller_0_n_591 : STD_LOGIC;
  signal controller_0_n_592 : STD_LOGIC;
  signal controller_0_n_593 : STD_LOGIC;
  signal controller_0_n_594 : STD_LOGIC;
  signal controller_0_n_595 : STD_LOGIC;
  signal controller_0_n_596 : STD_LOGIC;
  signal controller_0_n_597 : STD_LOGIC;
  signal controller_0_n_598 : STD_LOGIC;
  signal controller_0_n_599 : STD_LOGIC;
  signal controller_0_n_6 : STD_LOGIC;
  signal controller_0_n_600 : STD_LOGIC;
  signal controller_0_n_601 : STD_LOGIC;
  signal controller_0_n_602 : STD_LOGIC;
  signal controller_0_n_603 : STD_LOGIC;
  signal controller_0_n_604 : STD_LOGIC;
  signal controller_0_n_605 : STD_LOGIC;
  signal controller_0_n_606 : STD_LOGIC;
  signal controller_0_n_607 : STD_LOGIC;
  signal controller_0_n_608 : STD_LOGIC;
  signal controller_0_n_609 : STD_LOGIC;
  signal controller_0_n_613 : STD_LOGIC;
  signal controller_0_n_622 : STD_LOGIC;
  signal controller_0_n_623 : STD_LOGIC;
  signal controller_0_n_624 : STD_LOGIC;
  signal controller_0_n_642 : STD_LOGIC;
  signal controller_0_n_643 : STD_LOGIC;
  signal controller_0_n_652 : STD_LOGIC;
  signal controller_0_n_653 : STD_LOGIC;
  signal controller_0_n_654 : STD_LOGIC;
  signal controller_0_n_655 : STD_LOGIC;
  signal controller_0_n_656 : STD_LOGIC;
  signal controller_0_n_657 : STD_LOGIC;
  signal controller_0_n_658 : STD_LOGIC;
  signal controller_0_n_659 : STD_LOGIC;
  signal controller_0_n_660 : STD_LOGIC;
  signal controller_0_n_661 : STD_LOGIC;
  signal controller_0_n_662 : STD_LOGIC;
  signal controller_0_n_663 : STD_LOGIC;
  signal controller_0_n_664 : STD_LOGIC;
  signal controller_0_n_665 : STD_LOGIC;
  signal controller_0_n_666 : STD_LOGIC;
  signal controller_0_n_667 : STD_LOGIC;
  signal controller_0_n_668 : STD_LOGIC;
  signal controller_0_n_669 : STD_LOGIC;
  signal controller_0_n_670 : STD_LOGIC;
  signal controller_0_n_671 : STD_LOGIC;
  signal controller_0_n_672 : STD_LOGIC;
  signal controller_0_n_673 : STD_LOGIC;
  signal controller_0_n_674 : STD_LOGIC;
  signal controller_0_n_675 : STD_LOGIC;
  signal controller_0_n_676 : STD_LOGIC;
  signal controller_0_n_677 : STD_LOGIC;
  signal controller_0_n_678 : STD_LOGIC;
  signal controller_0_n_679 : STD_LOGIC;
  signal controller_0_n_680 : STD_LOGIC;
  signal controller_0_n_681 : STD_LOGIC;
  signal controller_0_n_682 : STD_LOGIC;
  signal controller_0_n_683 : STD_LOGIC;
  signal controller_0_n_684 : STD_LOGIC;
  signal controller_0_n_685 : STD_LOGIC;
  signal controller_0_n_686 : STD_LOGIC;
  signal controller_0_n_697 : STD_LOGIC;
  signal controller_0_n_699 : STD_LOGIC;
  signal controller_0_n_7 : STD_LOGIC;
  signal controller_0_n_700 : STD_LOGIC;
  signal controller_0_n_701 : STD_LOGIC;
  signal controller_0_n_702 : STD_LOGIC;
  signal controller_0_n_703 : STD_LOGIC;
  signal controller_0_n_704 : STD_LOGIC;
  signal controller_0_n_705 : STD_LOGIC;
  signal controller_0_n_706 : STD_LOGIC;
  signal controller_0_n_707 : STD_LOGIC;
  signal controller_0_n_708 : STD_LOGIC;
  signal controller_0_n_709 : STD_LOGIC;
  signal controller_0_n_79 : STD_LOGIC;
  signal controller_0_n_8 : STD_LOGIC;
  signal controller_0_n_80 : STD_LOGIC;
  signal controller_0_n_81 : STD_LOGIC;
  signal controller_0_n_82 : STD_LOGIC;
  signal controller_0_n_83 : STD_LOGIC;
  signal controller_0_n_84 : STD_LOGIC;
  signal controller_0_n_85 : STD_LOGIC;
  signal controller_0_n_86 : STD_LOGIC;
  signal controller_0_n_87 : STD_LOGIC;
  signal controller_0_n_88 : STD_LOGIC;
  signal controller_0_n_89 : STD_LOGIC;
  signal controller_0_n_9 : STD_LOGIC;
  signal controller_0_n_90 : STD_LOGIC;
  signal controller_0_n_91 : STD_LOGIC;
  signal controller_0_n_92 : STD_LOGIC;
  signal controller_0_n_93 : STD_LOGIC;
  signal controller_0_n_94 : STD_LOGIC;
  signal controller_0_n_95 : STD_LOGIC;
  signal controller_0_n_96 : STD_LOGIC;
  signal controller_0_n_97 : STD_LOGIC;
  signal controller_0_n_98 : STD_LOGIC;
  signal controller_0_n_99 : STD_LOGIC;
  signal in38 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \izh_neuron_0/event_inh\ : STD_LOGIC;
  signal \izh_neuron_0/state_inacc_next0\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal neuron_core_0_n_0 : STD_LOGIC;
  signal neuron_core_0_n_1 : STD_LOGIC;
  signal neuron_core_0_n_2 : STD_LOGIC;
  signal neuron_core_0_n_3 : STD_LOGIC;
  signal neuron_core_0_n_4 : STD_LOGIC;
  signal neuron_core_0_n_5 : STD_LOGIC;
  signal neuron_core_0_n_520 : STD_LOGIC;
  signal neuron_core_0_n_521 : STD_LOGIC;
  signal neuron_core_0_n_522 : STD_LOGIC;
  signal neuron_core_0_n_523 : STD_LOGIC;
  signal neuron_core_0_n_524 : STD_LOGIC;
  signal neuron_core_0_n_525 : STD_LOGIC;
  signal neuron_core_0_n_526 : STD_LOGIC;
  signal neuron_core_0_n_527 : STD_LOGIC;
  signal neuron_core_0_n_528 : STD_LOGIC;
  signal neuron_core_0_n_529 : STD_LOGIC;
  signal neuron_core_0_n_530 : STD_LOGIC;
  signal neuron_core_0_n_531 : STD_LOGIC;
  signal neuron_core_0_n_536 : STD_LOGIC;
  signal neuron_core_0_n_537 : STD_LOGIC;
  signal neuron_core_0_n_538 : STD_LOGIC;
  signal neuron_core_0_n_539 : STD_LOGIC;
  signal neuron_core_0_n_540 : STD_LOGIC;
  signal neuron_core_0_n_541 : STD_LOGIC;
  signal neuron_core_0_n_542 : STD_LOGIC;
  signal neuron_core_0_n_543 : STD_LOGIC;
  signal neuron_core_0_n_544 : STD_LOGIC;
  signal neuron_core_0_n_545 : STD_LOGIC;
  signal neuron_core_0_n_546 : STD_LOGIC;
  signal neuron_core_0_n_547 : STD_LOGIC;
  signal neuron_core_0_n_548 : STD_LOGIC;
  signal neuron_core_0_n_549 : STD_LOGIC;
  signal neuron_core_0_n_550 : STD_LOGIC;
  signal neuron_core_0_n_551 : STD_LOGIC;
  signal neuron_core_0_n_552 : STD_LOGIC;
  signal neuron_core_0_n_553 : STD_LOGIC;
  signal neuron_core_0_n_554 : STD_LOGIC;
  signal neuron_core_0_n_555 : STD_LOGIC;
  signal neuron_core_0_n_556 : STD_LOGIC;
  signal neuron_core_0_n_557 : STD_LOGIC;
  signal neuron_core_0_n_558 : STD_LOGIC;
  signal neuron_core_0_n_559 : STD_LOGIC;
  signal neuron_core_0_n_560 : STD_LOGIC;
  signal neuron_core_0_n_561 : STD_LOGIC;
  signal neuron_core_0_n_562 : STD_LOGIC;
  signal neuron_core_0_n_563 : STD_LOGIC;
  signal neuron_core_0_n_564 : STD_LOGIC;
  signal neuron_core_0_n_565 : STD_LOGIC;
  signal neuron_core_0_n_566 : STD_LOGIC;
  signal neuron_core_0_n_6 : STD_LOGIC;
  signal neuron_core_0_n_679 : STD_LOGIC;
  signal neuron_core_0_n_680 : STD_LOGIC;
  signal neuron_core_0_n_681 : STD_LOGIC;
  signal neuron_core_0_n_682 : STD_LOGIC;
  signal neuron_core_0_n_683 : STD_LOGIC;
  signal neuron_core_0_n_684 : STD_LOGIC;
  signal neuron_core_0_n_685 : STD_LOGIC;
  signal neuron_core_0_n_686 : STD_LOGIC;
  signal neuron_core_0_n_687 : STD_LOGIC;
  signal neuron_core_0_n_688 : STD_LOGIC;
  signal neuron_core_0_n_689 : STD_LOGIC;
  signal neuron_core_0_n_690 : STD_LOGIC;
  signal neuron_core_0_n_691 : STD_LOGIC;
  signal neuron_core_0_n_692 : STD_LOGIC;
  signal neuron_core_0_n_693 : STD_LOGIC;
  signal neuron_core_0_n_694 : STD_LOGIC;
  signal neuron_core_0_n_695 : STD_LOGIC;
  signal neuron_core_0_n_696 : STD_LOGIC;
  signal neuron_core_0_n_7 : STD_LOGIC;
  signal neuron_core_0_n_705 : STD_LOGIC;
  signal neuron_core_0_n_706 : STD_LOGIC;
  signal neuron_core_0_n_707 : STD_LOGIC;
  signal neuron_core_0_n_708 : STD_LOGIC;
  signal neuron_core_0_n_709 : STD_LOGIC;
  signal neuron_core_0_n_710 : STD_LOGIC;
  signal neuron_core_0_n_711 : STD_LOGIC;
  signal neuron_core_0_n_712 : STD_LOGIC;
  signal neuron_core_0_n_713 : STD_LOGIC;
  signal neuron_core_0_n_714 : STD_LOGIC;
  signal neuron_core_0_n_715 : STD_LOGIC;
  signal neuron_core_0_n_716 : STD_LOGIC;
  signal neuron_core_0_n_718 : STD_LOGIC;
  signal neuron_core_0_n_719 : STD_LOGIC;
  signal neuron_core_0_n_720 : STD_LOGIC;
  signal neuron_core_0_n_721 : STD_LOGIC;
  signal neuron_core_0_n_722 : STD_LOGIC;
  signal neuron_core_0_n_723 : STD_LOGIC;
  signal neuron_core_0_n_724 : STD_LOGIC;
  signal neuron_core_0_n_725 : STD_LOGIC;
  signal neuron_core_0_n_726 : STD_LOGIC;
  signal neuron_core_0_n_727 : STD_LOGIC;
  signal neuron_core_0_n_728 : STD_LOGIC;
  signal neuron_core_0_n_729 : STD_LOGIC;
  signal neuron_core_0_n_730 : STD_LOGIC;
  signal neuron_core_0_n_731 : STD_LOGIC;
  signal neuron_core_0_n_732 : STD_LOGIC;
  signal neuron_core_0_n_733 : STD_LOGIC;
  signal neuron_core_0_n_734 : STD_LOGIC;
  signal neuron_core_0_n_735 : STD_LOGIC;
  signal neuron_core_0_n_736 : STD_LOGIC;
  signal neuron_core_0_n_737 : STD_LOGIC;
  signal neuron_core_0_n_738 : STD_LOGIC;
  signal neuron_core_0_n_739 : STD_LOGIC;
  signal neuron_core_0_n_740 : STD_LOGIC;
  signal neuron_core_0_n_741 : STD_LOGIC;
  signal neuron_core_0_n_742 : STD_LOGIC;
  signal neuron_core_0_n_743 : STD_LOGIC;
  signal neuron_core_0_n_744 : STD_LOGIC;
  signal neuron_core_0_n_745 : STD_LOGIC;
  signal neuron_core_0_n_746 : STD_LOGIC;
  signal neuron_core_0_n_747 : STD_LOGIC;
  signal neuron_core_0_n_748 : STD_LOGIC;
  signal neuron_core_0_n_749 : STD_LOGIC;
  signal neuron_core_0_n_750 : STD_LOGIC;
  signal neuron_core_0_n_751 : STD_LOGIC;
  signal neuron_core_0_n_752 : STD_LOGIC;
  signal neuron_core_0_n_753 : STD_LOGIC;
  signal neuron_core_0_n_754 : STD_LOGIC;
  signal neuron_core_0_n_755 : STD_LOGIC;
  signal neuron_core_0_n_756 : STD_LOGIC;
  signal neuron_core_0_n_757 : STD_LOGIC;
  signal neuron_core_0_n_758 : STD_LOGIC;
  signal neuron_core_0_n_759 : STD_LOGIC;
  signal neuron_core_0_n_760 : STD_LOGIC;
  signal neuron_core_0_n_761 : STD_LOGIC;
  signal neuron_core_0_n_762 : STD_LOGIC;
  signal neuron_core_0_n_763 : STD_LOGIC;
  signal neuron_core_0_n_764 : STD_LOGIC;
  signal neuron_core_0_n_765 : STD_LOGIC;
  signal neuron_core_0_n_766 : STD_LOGIC;
  signal neuron_core_0_n_767 : STD_LOGIC;
  signal neuron_core_0_n_768 : STD_LOGIC;
  signal neuron_core_0_n_769 : STD_LOGIC;
  signal neuron_core_0_n_770 : STD_LOGIC;
  signal neuron_core_0_n_771 : STD_LOGIC;
  signal neuron_core_0_n_772 : STD_LOGIC;
  signal neuron_core_0_n_773 : STD_LOGIC;
  signal neuron_core_0_n_774 : STD_LOGIC;
  signal neuron_core_0_n_775 : STD_LOGIC;
  signal neuron_core_0_n_776 : STD_LOGIC;
  signal neuron_core_0_n_777 : STD_LOGIC;
  signal neuron_core_0_n_778 : STD_LOGIC;
  signal neuron_core_0_n_779 : STD_LOGIC;
  signal neuron_core_0_n_780 : STD_LOGIC;
  signal neuron_core_0_n_781 : STD_LOGIC;
  signal neuron_core_0_n_782 : STD_LOGIC;
  signal neuron_core_0_n_783 : STD_LOGIC;
  signal neuron_core_0_n_784 : STD_LOGIC;
  signal neuron_core_0_n_785 : STD_LOGIC;
  signal neuron_core_0_n_786 : STD_LOGIC;
  signal neuron_core_0_n_787 : STD_LOGIC;
  signal neuron_core_0_n_788 : STD_LOGIC;
  signal neuron_core_0_n_789 : STD_LOGIC;
  signal neuron_core_0_n_790 : STD_LOGIC;
  signal neuron_core_0_n_791 : STD_LOGIC;
  signal neuron_core_0_n_792 : STD_LOGIC;
  signal neuron_core_0_n_793 : STD_LOGIC;
  signal neuron_core_0_n_794 : STD_LOGIC;
  signal neuron_core_0_n_795 : STD_LOGIC;
  signal neuron_core_0_n_796 : STD_LOGIC;
  signal neuron_core_0_n_797 : STD_LOGIC;
  signal neuron_core_0_n_798 : STD_LOGIC;
  signal neuron_core_0_n_799 : STD_LOGIC;
  signal neuron_core_0_n_800 : STD_LOGIC;
  signal neuron_core_0_n_801 : STD_LOGIC;
  signal neuron_core_0_n_802 : STD_LOGIC;
  signal neuron_core_0_n_803 : STD_LOGIC;
  signal neuron_core_0_n_804 : STD_LOGIC;
  signal neuron_core_0_n_805 : STD_LOGIC;
  signal neuron_core_0_n_806 : STD_LOGIC;
  signal neuron_core_0_n_807 : STD_LOGIC;
  signal neuron_core_0_n_808 : STD_LOGIC;
  signal neuron_core_0_n_809 : STD_LOGIC;
  signal neuron_core_0_n_810 : STD_LOGIC;
  signal neuron_core_0_n_811 : STD_LOGIC;
  signal neuron_core_0_n_812 : STD_LOGIC;
  signal neuron_core_0_n_813 : STD_LOGIC;
  signal neuron_core_0_n_814 : STD_LOGIC;
  signal neuron_core_0_n_815 : STD_LOGIC;
  signal neuron_core_0_n_816 : STD_LOGIC;
  signal neuron_core_0_n_817 : STD_LOGIC;
  signal neuron_core_0_n_818 : STD_LOGIC;
  signal neuron_core_0_n_819 : STD_LOGIC;
  signal neuron_core_0_n_820 : STD_LOGIC;
  signal neuron_core_0_n_821 : STD_LOGIC;
  signal neuron_core_0_n_822 : STD_LOGIC;
  signal neuron_core_0_n_823 : STD_LOGIC;
  signal neuron_core_0_n_824 : STD_LOGIC;
  signal neuron_core_0_n_825 : STD_LOGIC;
  signal neuron_core_0_n_826 : STD_LOGIC;
  signal neuron_core_0_n_827 : STD_LOGIC;
  signal neuron_core_0_n_828 : STD_LOGIC;
  signal neuron_core_0_n_829 : STD_LOGIC;
  signal neuron_core_0_n_830 : STD_LOGIC;
  signal neuron_core_0_n_831 : STD_LOGIC;
  signal neuron_core_0_n_832 : STD_LOGIC;
  signal neuron_core_0_n_833 : STD_LOGIC;
  signal neuron_core_0_n_834 : STD_LOGIC;
  signal neuron_core_0_n_835 : STD_LOGIC;
  signal neuron_core_0_n_836 : STD_LOGIC;
  signal neuron_core_0_n_837 : STD_LOGIC;
  signal neuron_core_0_n_838 : STD_LOGIC;
  signal neuron_core_0_n_839 : STD_LOGIC;
  signal neuron_core_0_n_840 : STD_LOGIC;
  signal neuron_core_0_n_841 : STD_LOGIC;
  signal neuron_core_0_n_842 : STD_LOGIC;
  signal neuron_core_0_n_843 : STD_LOGIC;
  signal neuron_core_0_n_844 : STD_LOGIC;
  signal neuron_core_0_n_845 : STD_LOGIC;
  signal neuron_core_0_n_846 : STD_LOGIC;
  signal neuron_core_0_n_847 : STD_LOGIC;
  signal neuron_core_0_n_848 : STD_LOGIC;
  signal neuron_core_0_n_849 : STD_LOGIC;
  signal neuron_core_0_n_850 : STD_LOGIC;
  signal neuron_core_0_n_851 : STD_LOGIC;
  signal neuron_core_0_n_852 : STD_LOGIC;
  signal neuron_core_0_n_853 : STD_LOGIC;
  signal neuron_core_0_n_854 : STD_LOGIC;
  signal neuron_core_0_n_855 : STD_LOGIC;
  signal neuron_core_0_n_856 : STD_LOGIC;
  signal neuron_core_0_n_857 : STD_LOGIC;
  signal neuron_core_0_n_858 : STD_LOGIC;
  signal neuron_core_0_n_859 : STD_LOGIC;
  signal neuron_core_0_n_860 : STD_LOGIC;
  signal neuron_core_0_n_861 : STD_LOGIC;
  signal neuron_core_0_n_862 : STD_LOGIC;
  signal neuron_core_0_n_863 : STD_LOGIC;
  signal neuron_core_0_n_864 : STD_LOGIC;
  signal neuron_core_0_n_865 : STD_LOGIC;
  signal neuron_core_0_n_866 : STD_LOGIC;
  signal neuron_core_0_n_867 : STD_LOGIC;
  signal neuron_core_0_n_868 : STD_LOGIC;
  signal neuron_core_0_n_869 : STD_LOGIC;
  signal neuron_core_0_n_870 : STD_LOGIC;
  signal neuron_core_0_n_871 : STD_LOGIC;
  signal neuron_core_0_n_872 : STD_LOGIC;
  signal neuron_core_0_n_873 : STD_LOGIC;
  signal neuron_core_0_n_874 : STD_LOGIC;
  signal neuron_core_0_n_875 : STD_LOGIC;
  signal neuron_core_0_n_876 : STD_LOGIC;
  signal neuron_core_0_n_877 : STD_LOGIC;
  signal neuron_core_0_n_878 : STD_LOGIC;
  signal neuron_core_0_n_879 : STD_LOGIC;
  signal neuron_core_0_n_880 : STD_LOGIC;
  signal neuron_core_0_n_881 : STD_LOGIC;
  signal neuron_core_0_n_882 : STD_LOGIC;
  signal neuron_core_0_n_883 : STD_LOGIC;
  signal neuron_core_0_n_884 : STD_LOGIC;
  signal neuron_core_0_n_885 : STD_LOGIC;
  signal neuron_core_0_n_886 : STD_LOGIC;
  signal neuron_core_0_n_887 : STD_LOGIC;
  signal neuron_core_0_n_888 : STD_LOGIC;
  signal neuron_core_0_n_889 : STD_LOGIC;
  signal neuron_core_0_n_890 : STD_LOGIC;
  signal neuron_core_0_n_891 : STD_LOGIC;
  signal neuron_core_0_n_892 : STD_LOGIC;
  signal neuron_core_0_n_893 : STD_LOGIC;
  signal neuron_core_0_n_894 : STD_LOGIC;
  signal neuron_core_0_n_895 : STD_LOGIC;
  signal neuron_core_0_n_896 : STD_LOGIC;
  signal neuron_core_0_n_897 : STD_LOGIC;
  signal neuron_core_0_n_898 : STD_LOGIC;
  signal neuron_core_0_n_899 : STD_LOGIC;
  signal neuron_core_0_n_900 : STD_LOGIC;
  signal neuron_core_0_n_901 : STD_LOGIC;
  signal neuron_core_0_n_902 : STD_LOGIC;
  signal neuron_core_0_n_903 : STD_LOGIC;
  signal neuron_core_0_n_904 : STD_LOGIC;
  signal neuron_core_0_n_905 : STD_LOGIC;
  signal neuron_core_0_n_906 : STD_LOGIC;
  signal neuron_core_0_n_907 : STD_LOGIC;
  signal neuron_core_0_n_908 : STD_LOGIC;
  signal neuron_core_0_n_909 : STD_LOGIC;
  signal neuron_core_0_n_910 : STD_LOGIC;
  signal neuron_core_0_n_911 : STD_LOGIC;
  signal neuron_core_0_n_912 : STD_LOGIC;
  signal neuron_core_0_n_913 : STD_LOGIC;
  signal neuron_core_0_n_914 : STD_LOGIC;
  signal neuron_core_0_n_915 : STD_LOGIC;
  signal neuron_core_0_n_916 : STD_LOGIC;
  signal neuron_core_0_n_917 : STD_LOGIC;
  signal neuron_core_0_n_918 : STD_LOGIC;
  signal neuron_core_0_n_919 : STD_LOGIC;
  signal neuron_core_0_n_920 : STD_LOGIC;
  signal neuron_core_0_n_921 : STD_LOGIC;
  signal neuron_core_0_n_922 : STD_LOGIC;
  signal neuron_core_0_n_923 : STD_LOGIC;
  signal neuron_core_0_n_924 : STD_LOGIC;
  signal neuron_core_0_n_925 : STD_LOGIC;
  signal neuron_core_0_n_926 : STD_LOGIC;
  signal neuron_core_0_n_927 : STD_LOGIC;
  signal neuron_core_0_n_928 : STD_LOGIC;
  signal neuron_core_0_n_929 : STD_LOGIC;
  signal neuron_core_0_n_930 : STD_LOGIC;
  signal neuron_core_0_n_931 : STD_LOGIC;
  signal neuron_core_0_n_932 : STD_LOGIC;
  signal neuron_core_0_n_933 : STD_LOGIC;
  signal neuron_core_0_n_934 : STD_LOGIC;
  signal neuron_core_0_n_935 : STD_LOGIC;
  signal neuron_core_0_n_936 : STD_LOGIC;
  signal neuron_core_0_n_937 : STD_LOGIC;
  signal neuron_core_0_n_938 : STD_LOGIC;
  signal neuron_core_0_n_939 : STD_LOGIC;
  signal neuron_core_0_n_940 : STD_LOGIC;
  signal neuron_core_0_n_941 : STD_LOGIC;
  signal neuron_core_0_n_942 : STD_LOGIC;
  signal neuron_core_0_n_951 : STD_LOGIC;
  signal neuron_core_0_n_952 : STD_LOGIC;
  signal neuron_core_0_n_953 : STD_LOGIC;
  signal neuron_core_0_n_954 : STD_LOGIC;
  signal neuron_core_0_n_955 : STD_LOGIC;
  signal neuron_core_0_n_956 : STD_LOGIC;
  signal neuron_core_0_n_957 : STD_LOGIC;
  signal neuron_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal neuron_state_event : STD_LOGIC;
  signal neuron_state_monitor_samp : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_26_in : STD_LOGIC;
  signal priority_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal rst_activity : STD_LOGIC;
  signal rst_priority : STD_LOGIC;
  signal scheduler_0_n_10 : STD_LOGIC;
  signal scheduler_0_n_100 : STD_LOGIC;
  signal scheduler_0_n_101 : STD_LOGIC;
  signal scheduler_0_n_102 : STD_LOGIC;
  signal scheduler_0_n_103 : STD_LOGIC;
  signal scheduler_0_n_104 : STD_LOGIC;
  signal scheduler_0_n_105 : STD_LOGIC;
  signal scheduler_0_n_11 : STD_LOGIC;
  signal scheduler_0_n_12 : STD_LOGIC;
  signal scheduler_0_n_13 : STD_LOGIC;
  signal scheduler_0_n_14 : STD_LOGIC;
  signal scheduler_0_n_15 : STD_LOGIC;
  signal scheduler_0_n_16 : STD_LOGIC;
  signal scheduler_0_n_17 : STD_LOGIC;
  signal scheduler_0_n_18 : STD_LOGIC;
  signal scheduler_0_n_19 : STD_LOGIC;
  signal scheduler_0_n_20 : STD_LOGIC;
  signal scheduler_0_n_21 : STD_LOGIC;
  signal scheduler_0_n_22 : STD_LOGIC;
  signal scheduler_0_n_23 : STD_LOGIC;
  signal scheduler_0_n_24 : STD_LOGIC;
  signal scheduler_0_n_25 : STD_LOGIC;
  signal scheduler_0_n_26 : STD_LOGIC;
  signal scheduler_0_n_27 : STD_LOGIC;
  signal scheduler_0_n_28 : STD_LOGIC;
  signal scheduler_0_n_29 : STD_LOGIC;
  signal scheduler_0_n_3 : STD_LOGIC;
  signal scheduler_0_n_30 : STD_LOGIC;
  signal scheduler_0_n_31 : STD_LOGIC;
  signal scheduler_0_n_32 : STD_LOGIC;
  signal scheduler_0_n_33 : STD_LOGIC;
  signal scheduler_0_n_34 : STD_LOGIC;
  signal scheduler_0_n_35 : STD_LOGIC;
  signal scheduler_0_n_36 : STD_LOGIC;
  signal scheduler_0_n_37 : STD_LOGIC;
  signal scheduler_0_n_38 : STD_LOGIC;
  signal scheduler_0_n_39 : STD_LOGIC;
  signal scheduler_0_n_4 : STD_LOGIC;
  signal scheduler_0_n_40 : STD_LOGIC;
  signal scheduler_0_n_41 : STD_LOGIC;
  signal scheduler_0_n_42 : STD_LOGIC;
  signal scheduler_0_n_43 : STD_LOGIC;
  signal scheduler_0_n_44 : STD_LOGIC;
  signal scheduler_0_n_45 : STD_LOGIC;
  signal scheduler_0_n_46 : STD_LOGIC;
  signal scheduler_0_n_47 : STD_LOGIC;
  signal scheduler_0_n_48 : STD_LOGIC;
  signal scheduler_0_n_49 : STD_LOGIC;
  signal scheduler_0_n_5 : STD_LOGIC;
  signal scheduler_0_n_50 : STD_LOGIC;
  signal scheduler_0_n_51 : STD_LOGIC;
  signal scheduler_0_n_52 : STD_LOGIC;
  signal scheduler_0_n_53 : STD_LOGIC;
  signal scheduler_0_n_54 : STD_LOGIC;
  signal scheduler_0_n_55 : STD_LOGIC;
  signal scheduler_0_n_56 : STD_LOGIC;
  signal scheduler_0_n_57 : STD_LOGIC;
  signal scheduler_0_n_58 : STD_LOGIC;
  signal scheduler_0_n_59 : STD_LOGIC;
  signal scheduler_0_n_6 : STD_LOGIC;
  signal scheduler_0_n_60 : STD_LOGIC;
  signal scheduler_0_n_61 : STD_LOGIC;
  signal scheduler_0_n_62 : STD_LOGIC;
  signal scheduler_0_n_7 : STD_LOGIC;
  signal scheduler_0_n_77 : STD_LOGIC;
  signal scheduler_0_n_78 : STD_LOGIC;
  signal scheduler_0_n_79 : STD_LOGIC;
  signal scheduler_0_n_8 : STD_LOGIC;
  signal scheduler_0_n_80 : STD_LOGIC;
  signal scheduler_0_n_81 : STD_LOGIC;
  signal scheduler_0_n_82 : STD_LOGIC;
  signal scheduler_0_n_83 : STD_LOGIC;
  signal scheduler_0_n_84 : STD_LOGIC;
  signal scheduler_0_n_85 : STD_LOGIC;
  signal scheduler_0_n_86 : STD_LOGIC;
  signal scheduler_0_n_88 : STD_LOGIC;
  signal scheduler_0_n_9 : STD_LOGIC;
  signal scheduler_0_n_90 : STD_LOGIC;
  signal scheduler_0_n_91 : STD_LOGIC;
  signal scheduler_0_n_92 : STD_LOGIC;
  signal scheduler_0_n_93 : STD_LOGIC;
  signal scheduler_0_n_94 : STD_LOGIC;
  signal scheduler_0_n_95 : STD_LOGIC;
  signal scheduler_0_n_96 : STD_LOGIC;
  signal scheduler_0_n_97 : STD_LOGIC;
  signal scheduler_0_n_98 : STD_LOGIC;
  signal scheduler_0_n_99 : STD_LOGIC;
  signal spi_slave_0_n_100 : STD_LOGIC;
  signal spi_slave_0_n_101 : STD_LOGIC;
  signal spi_slave_0_n_102 : STD_LOGIC;
  signal spi_slave_0_n_103 : STD_LOGIC;
  signal spi_slave_0_n_104 : STD_LOGIC;
  signal spi_slave_0_n_105 : STD_LOGIC;
  signal spi_slave_0_n_106 : STD_LOGIC;
  signal spi_slave_0_n_107 : STD_LOGIC;
  signal spi_slave_0_n_184 : STD_LOGIC;
  signal spi_slave_0_n_185 : STD_LOGIC;
  signal spi_slave_0_n_186 : STD_LOGIC;
  signal spi_slave_0_n_187 : STD_LOGIC;
  signal spi_slave_0_n_188 : STD_LOGIC;
  signal spi_slave_0_n_189 : STD_LOGIC;
  signal spi_slave_0_n_190 : STD_LOGIC;
  signal spi_slave_0_n_191 : STD_LOGIC;
  signal spi_slave_0_n_192 : STD_LOGIC;
  signal spi_slave_0_n_193 : STD_LOGIC;
  signal spi_slave_0_n_194 : STD_LOGIC;
  signal spi_slave_0_n_195 : STD_LOGIC;
  signal spi_slave_0_n_196 : STD_LOGIC;
  signal spi_slave_0_n_197 : STD_LOGIC;
  signal spi_slave_0_n_198 : STD_LOGIC;
  signal spi_slave_0_n_199 : STD_LOGIC;
  signal spi_slave_0_n_200 : STD_LOGIC;
  signal spi_slave_0_n_201 : STD_LOGIC;
  signal spi_slave_0_n_202 : STD_LOGIC;
  signal spi_slave_0_n_203 : STD_LOGIC;
  signal spi_slave_0_n_204 : STD_LOGIC;
  signal spi_slave_0_n_205 : STD_LOGIC;
  signal spi_slave_0_n_206 : STD_LOGIC;
  signal spi_slave_0_n_207 : STD_LOGIC;
  signal spi_slave_0_n_208 : STD_LOGIC;
  signal spi_slave_0_n_209 : STD_LOGIC;
  signal spi_slave_0_n_210 : STD_LOGIC;
  signal spi_slave_0_n_211 : STD_LOGIC;
  signal spi_slave_0_n_212 : STD_LOGIC;
  signal spi_slave_0_n_213 : STD_LOGIC;
  signal spi_slave_0_n_214 : STD_LOGIC;
  signal spi_slave_0_n_215 : STD_LOGIC;
  signal spi_slave_0_n_216 : STD_LOGIC;
  signal spi_slave_0_n_217 : STD_LOGIC;
  signal spi_slave_0_n_218 : STD_LOGIC;
  signal spi_slave_0_n_219 : STD_LOGIC;
  signal spi_slave_0_n_220 : STD_LOGIC;
  signal spi_slave_0_n_221 : STD_LOGIC;
  signal spi_slave_0_n_222 : STD_LOGIC;
  signal spi_slave_0_n_223 : STD_LOGIC;
  signal spi_slave_0_n_224 : STD_LOGIC;
  signal spi_slave_0_n_225 : STD_LOGIC;
  signal spi_slave_0_n_226 : STD_LOGIC;
  signal spi_slave_0_n_227 : STD_LOGIC;
  signal spi_slave_0_n_228 : STD_LOGIC;
  signal spi_slave_0_n_229 : STD_LOGIC;
  signal spi_slave_0_n_230 : STD_LOGIC;
  signal spi_slave_0_n_231 : STD_LOGIC;
  signal spi_slave_0_n_232 : STD_LOGIC;
  signal spi_slave_0_n_233 : STD_LOGIC;
  signal spi_slave_0_n_234 : STD_LOGIC;
  signal spi_slave_0_n_235 : STD_LOGIC;
  signal spi_slave_0_n_35 : STD_LOGIC;
  signal spi_slave_0_n_52 : STD_LOGIC;
  signal spi_slave_0_n_53 : STD_LOGIC;
  signal spi_slave_0_n_54 : STD_LOGIC;
  signal spi_slave_0_n_55 : STD_LOGIC;
  signal spi_slave_0_n_75 : STD_LOGIC;
  signal spi_slave_0_n_84 : STD_LOGIC;
  signal spi_slave_0_n_85 : STD_LOGIC;
  signal spi_slave_0_n_86 : STD_LOGIC;
  signal spi_slave_0_n_87 : STD_LOGIC;
  signal spi_slave_0_n_88 : STD_LOGIC;
  signal spi_slave_0_n_89 : STD_LOGIC;
  signal spi_slave_0_n_9 : STD_LOGIC;
  signal spi_slave_0_n_90 : STD_LOGIC;
  signal spi_slave_0_n_91 : STD_LOGIC;
  signal spi_slave_0_n_92 : STD_LOGIC;
  signal spi_slave_0_n_93 : STD_LOGIC;
  signal spi_slave_0_n_94 : STD_LOGIC;
  signal spi_slave_0_n_95 : STD_LOGIC;
  signal spi_slave_0_n_96 : STD_LOGIC;
  signal spi_slave_0_n_97 : STD_LOGIC;
  signal spi_slave_0_n_98 : STD_LOGIC;
  signal spi_slave_0_n_99 : STD_LOGIC;
  signal syn_weight : STD_LOGIC_VECTOR ( 1 to 1 );
  signal synapse_state_event : STD_LOGIC;
  signal synapse_state_event_cond : STD_LOGIC;
  signal synaptic_core_0_n_0 : STD_LOGIC;
  signal synaptic_core_0_n_33 : STD_LOGIC;
  signal synaptic_core_0_n_34 : STD_LOGIC;
  signal synaptic_core_0_n_35 : STD_LOGIC;
  signal synaptic_core_0_n_36 : STD_LOGIC;
  signal synaptic_core_0_n_37 : STD_LOGIC;
  signal synaptic_core_0_n_38 : STD_LOGIC;
  signal synaptic_core_0_n_39 : STD_LOGIC;
  signal synaptic_core_0_n_40 : STD_LOGIC;
  signal synaptic_core_0_n_41 : STD_LOGIC;
  signal synaptic_core_0_n_43 : STD_LOGIC;
  signal synaptic_core_0_n_44 : STD_LOGIC;
  signal synaptic_core_0_n_45 : STD_LOGIC;
  signal synaptic_core_0_n_46 : STD_LOGIC;
  signal synaptic_core_0_n_48 : STD_LOGIC;
  signal synaptic_core_0_n_49 : STD_LOGIC;
begin
  AEROUT_REQ_reg <= \^aerout_req_reg\;
RST_sync_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RST,
      Q => RST_sync_int,
      R => '0'
    );
RST_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RST_sync_int,
      Q => RST_sync,
      R => '0'
    );
aer_out_0: entity work.ODIN_design_ODIN_0_0_aer_out
     port map (
      AEROUT_ACK => AEROUT_ACK,
      AEROUT_ADDR(7 downto 0) => AEROUT_ADDR(7 downto 0),
      AEROUT_ADDR119_in => AEROUT_ADDR119_in,
      \AEROUT_ADDR_reg[7]_0\ => neuron_core_0_n_718,
      \AEROUT_ADDR_reg[7]_1\(7 downto 0) => p_1_in(7 downto 0),
      AEROUT_CTRL_BUSY => AEROUT_CTRL_BUSY,
      AEROUT_REQ_reg_0 => \^aerout_req_reg\,
      AR(0) => rst_activity,
      CLK => CLK,
      D(3) => controller_0_n_622,
      D(2) => controller_0_n_623,
      D(1) => controller_0_n_624,
      D(0) => spi_slave_0_n_35,
      SPI_OUT_AER_MONITOR_EN => SPI_OUT_AER_MONITOR_EN,
      do_neuron0_transfer_reg_0 => controller_0_n_2,
      do_neuron1_transfer_reg_0 => aer_out_0_n_2,
      neuron_state_event => neuron_state_event,
      \neuron_state_monitor_samp_reg[0]_0\ => aer_out_0_n_5,
      \neuron_state_monitor_samp_reg[1]_0\ => aer_out_0_n_6,
      \neuron_state_monitor_samp_reg[2]_0\ => aer_out_0_n_7,
      \neuron_state_monitor_samp_reg[3]_0\ => aer_out_0_n_8,
      \neuron_state_monitor_samp_reg[3]_1\(3 downto 0) => NEUR_STATE_MONITOR(3 downto 0),
      \neuron_state_monitor_samp_reg[4]_0\(0) => neuron_state_monitor_samp(4),
      \neuron_state_monitor_samp_reg[4]_1\ => neuron_core_0_n_716,
      \neuron_state_monitor_samp_reg[5]_0\ => aer_out_0_n_10,
      \neuron_state_monitor_samp_reg[5]_1\ => neuron_core_0_n_715,
      \neuron_state_monitor_samp_reg[6]_0\ => aer_out_0_n_9,
      \neuron_state_monitor_samp_reg[6]_1\ => neuron_core_0_n_714,
      \neuron_state_monitor_samp_reg[7]_0\ => aer_out_0_n_3,
      \neuron_state_monitor_samp_reg[7]_1\ => neuron_core_0_n_713,
      synapse_state_event => synapse_state_event,
      synapse_state_event_cond => synapse_state_event_cond
    );
controller_0: entity work.ODIN_design_ODIN_0_0_controller
     port map (
      AERIN_ACK => AERIN_ACK,
      AERIN_ADDR(16 downto 0) => AERIN_ADDR(16 downto 0),
      \AERIN_ADDR[15]\(7) => controller_0_n_678,
      \AERIN_ADDR[15]\(6) => controller_0_n_679,
      \AERIN_ADDR[15]\(5) => controller_0_n_680,
      \AERIN_ADDR[15]\(4) => controller_0_n_681,
      \AERIN_ADDR[15]\(3) => controller_0_n_682,
      \AERIN_ADDR[15]\(2) => controller_0_n_683,
      \AERIN_ADDR[15]\(1) => controller_0_n_684,
      \AERIN_ADDR[15]\(0) => controller_0_n_685,
      AERIN_ADDR_4_sp_1 => controller_0_n_52,
      AERIN_ADDR_8_sp_1 => controller_0_n_708,
      AERIN_REQ => AERIN_REQ,
      AERIN_REQ_sync => AERIN_REQ_sync,
      AERIN_REQ_sync_reg_0 => controller_0_n_53,
      \AEROUT_ADDR[7]_i_4\ => spi_slave_0_n_53,
      \AEROUT_ADDR[7]_i_4_0\(6) => NEUR_STATE(127),
      \AEROUT_ADDR[7]_i_4_0\(5) => NEUR_STATE(100),
      \AEROUT_ADDR[7]_i_4_0\(4 downto 3) => NEUR_STATE(95 downto 94),
      \AEROUT_ADDR[7]_i_4_0\(2 downto 1) => NEUR_STATE(91 downto 90),
      \AEROUT_ADDR[7]_i_4_0\(0) => NEUR_STATE(0),
      \AEROUT_ADDR_reg[0]\(0) => spi_slave_0_n_35,
      \AEROUT_ADDR_reg[0]_0\ => aer_out_0_n_5,
      \AEROUT_ADDR_reg[1]\ => aer_out_0_n_6,
      \AEROUT_ADDR_reg[2]\ => neuron_core_0_n_939,
      \AEROUT_ADDR_reg[2]_0\ => neuron_core_0_n_951,
      \AEROUT_ADDR_reg[2]_1\ => aer_out_0_n_7,
      \AEROUT_ADDR_reg[3]\ => neuron_core_0_n_940,
      \AEROUT_ADDR_reg[3]_0\ => neuron_core_0_n_706,
      \AEROUT_ADDR_reg[3]_1\ => aer_out_0_n_8,
      \AEROUT_ADDR_reg[4]\ => neuron_core_0_n_705,
      \AEROUT_ADDR_reg[4]_0\ => neuron_core_0_n_941,
      \AEROUT_ADDR_reg[4]_1\(0) => neuron_state_monitor_samp(4),
      \AEROUT_ADDR_reg[4]_2\ => aer_out_0_n_2,
      \AEROUT_ADDR_reg[5]\ => aer_out_0_n_10,
      \AEROUT_ADDR_reg[5]_0\ => scheduler_0_n_77,
      \AEROUT_ADDR_reg[6]\ => \^aerout_req_reg\,
      \AEROUT_ADDR_reg[6]_0\ => aer_out_0_n_9,
      \AEROUT_ADDR_reg[6]_1\ => scheduler_0_n_78,
      AEROUT_CTRL_BUSY => AEROUT_CTRL_BUSY,
      AEROUT_REQ_reg => controller_0_n_2,
      AR(0) => rst_activity,
      CLK => CLK,
      CTRL_AEROUT_POP_NEUR => CTRL_AEROUT_POP_NEUR,
      CTRL_NEURMEM_ADDR(7 downto 0) => CTRL_NEURMEM_ADDR(7 downto 0),
      CTRL_NEURMEM_CS => CTRL_NEURMEM_CS,
      CTRL_NEURMEM_WE => CTRL_NEURMEM_WE,
      CTRL_OP_CODE(1 downto 0) => CTRL_OP_CODE(1 downto 0),
      CTRL_PROG_DATA(1 downto 0) => CTRL_PROG_DATA(4 downto 3),
      CTRL_PROG_EVENT => CTRL_PROG_EVENT,
      CTRL_READBACK_EVENT => CTRL_READBACK_EVENT,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(6),
      CTRL_SCHED_VIRTS(4 downto 0) => CTRL_SCHED_VIRTS(4 downto 0),
      CTRL_SPI_ADDR(12 downto 0) => CTRL_SPI_ADDR(12 downto 0),
      CTRL_SYNARRAY_ADDR(12 downto 0) => CTRL_SYNARRAY_ADDR(12 downto 0),
      CTRL_SYNARRAY_CS => CTRL_SYNARRAY_CS,
      D(23 downto 21) => SYNARRAY_WDATA(31 downto 29),
      D(20 downto 18) => SYNARRAY_WDATA(27 downto 25),
      D(17 downto 15) => SYNARRAY_WDATA(23 downto 21),
      D(14 downto 12) => SYNARRAY_WDATA(19 downto 17),
      D(11 downto 9) => SYNARRAY_WDATA(15 downto 13),
      D(8 downto 6) => SYNARRAY_WDATA(11 downto 9),
      D(5 downto 3) => SYNARRAY_WDATA(7 downto 5),
      D(2 downto 0) => SYNARRAY_WDATA(3 downto 1),
      DI(0) => controller_0_n_697,
      E(0) => scheduler_0_n_22,
      \FSM_sequential_state[2]_i_6_0\ => scheduler_0_n_86,
      \FSM_sequential_state_reg[0]_0\ => controller_0_n_5,
      \FSM_sequential_state_reg[0]_1\ => controller_0_n_6,
      \FSM_sequential_state_reg[0]_10\ => controller_0_n_686,
      \FSM_sequential_state_reg[0]_11\ => controller_0_n_699,
      \FSM_sequential_state_reg[0]_12\ => controller_0_n_700,
      \FSM_sequential_state_reg[0]_13\ => controller_0_n_701,
      \FSM_sequential_state_reg[0]_14\ => controller_0_n_702,
      \FSM_sequential_state_reg[0]_15\ => controller_0_n_703,
      \FSM_sequential_state_reg[0]_16\ => controller_0_n_704,
      \FSM_sequential_state_reg[0]_17\ => controller_0_n_705,
      \FSM_sequential_state_reg[0]_18\ => controller_0_n_706,
      \FSM_sequential_state_reg[0]_19\ => controller_0_n_707,
      \FSM_sequential_state_reg[0]_2\ => controller_0_n_609,
      \FSM_sequential_state_reg[0]_20\ => scheduler_0_n_88,
      \FSM_sequential_state_reg[0]_3\(2 downto 0) => CTRL_NEUR_VIRTS(4 downto 2),
      \FSM_sequential_state_reg[0]_4\ => controller_0_n_670,
      \FSM_sequential_state_reg[0]_5\ => controller_0_n_671,
      \FSM_sequential_state_reg[0]_6\ => controller_0_n_672,
      \FSM_sequential_state_reg[0]_7\ => controller_0_n_673,
      \FSM_sequential_state_reg[0]_8\ => controller_0_n_674,
      \FSM_sequential_state_reg[0]_9\ => controller_0_n_676,
      \FSM_sequential_state_reg[1]_0\ => controller_0_n_43,
      \FSM_sequential_state_reg[1]_1\ => controller_0_n_608,
      \FSM_sequential_state_reg[1]_2\ => controller_0_n_613,
      \FSM_sequential_state_reg[1]_3\ => controller_0_n_642,
      \FSM_sequential_state_reg[1]_4\(0) => controller_0_n_709,
      \FSM_sequential_state_reg[1]_5\ => scheduler_0_n_85,
      \FSM_sequential_state_reg[2]_0\ => controller_0_n_7,
      \FSM_sequential_state_reg[2]_1\ => controller_0_n_8,
      \FSM_sequential_state_reg[2]_10\ => controller_0_n_17,
      \FSM_sequential_state_reg[2]_11\ => controller_0_n_18,
      \FSM_sequential_state_reg[2]_12\ => controller_0_n_19,
      \FSM_sequential_state_reg[2]_13\ => controller_0_n_20,
      \FSM_sequential_state_reg[2]_14\ => controller_0_n_21,
      \FSM_sequential_state_reg[2]_15\ => controller_0_n_22,
      \FSM_sequential_state_reg[2]_16\ => controller_0_n_23,
      \FSM_sequential_state_reg[2]_17\ => controller_0_n_24,
      \FSM_sequential_state_reg[2]_18\ => controller_0_n_25,
      \FSM_sequential_state_reg[2]_19\ => controller_0_n_26,
      \FSM_sequential_state_reg[2]_2\ => controller_0_n_9,
      \FSM_sequential_state_reg[2]_20\ => controller_0_n_27,
      \FSM_sequential_state_reg[2]_21\ => controller_0_n_28,
      \FSM_sequential_state_reg[2]_22\ => controller_0_n_29,
      \FSM_sequential_state_reg[2]_23\ => controller_0_n_30,
      \FSM_sequential_state_reg[2]_24\ => controller_0_n_31,
      \FSM_sequential_state_reg[2]_25\ => controller_0_n_32,
      \FSM_sequential_state_reg[2]_26\ => controller_0_n_33,
      \FSM_sequential_state_reg[2]_27\ => controller_0_n_34,
      \FSM_sequential_state_reg[2]_28\ => controller_0_n_35,
      \FSM_sequential_state_reg[2]_29\ => controller_0_n_36,
      \FSM_sequential_state_reg[2]_3\ => controller_0_n_10,
      \FSM_sequential_state_reg[2]_30\ => controller_0_n_37,
      \FSM_sequential_state_reg[2]_31\ => controller_0_n_38,
      \FSM_sequential_state_reg[2]_32\ => controller_0_n_643,
      \FSM_sequential_state_reg[2]_33\ => controller_0_n_675,
      \FSM_sequential_state_reg[2]_34\ => controller_0_n_677,
      \FSM_sequential_state_reg[2]_4\ => controller_0_n_11,
      \FSM_sequential_state_reg[2]_5\ => controller_0_n_12,
      \FSM_sequential_state_reg[2]_6\ => controller_0_n_13,
      \FSM_sequential_state_reg[2]_7\ => controller_0_n_14,
      \FSM_sequential_state_reg[2]_8\ => controller_0_n_15,
      \FSM_sequential_state_reg[2]_9\ => controller_0_n_16,
      \FSM_sequential_state_reg[3]_0\(0) => controller_0_n_663,
      \FSM_sequential_state_reg[3]_1\(0) => controller_0_n_664,
      \FSM_sequential_state_reg[3]_2\(0) => controller_0_n_665,
      \FSM_sequential_state_reg[3]_3\(0) => controller_0_n_666,
      \FSM_sequential_state_reg[3]_4\(0) => controller_0_n_667,
      \FSM_sequential_state_reg[3]_5\(0) => controller_0_n_668,
      \FSM_sequential_state_reg[3]_6\ => scheduler_0_n_90,
      NEUR_EVENT_OUT(2) => NEUR_EVENT_OUT(5),
      NEUR_EVENT_OUT(1 downto 0) => NEUR_EVENT_OUT(3 downto 2),
      NEUR_STATE_MONITOR(3 downto 2) => NEUR_STATE_MONITOR(14 downto 13),
      NEUR_STATE_MONITOR(1 downto 0) => NEUR_STATE_MONITOR(9 downto 8),
      NEUR_V_DOWN(255 downto 0) => NEUR_V_DOWN(255 downto 0),
      NEUR_V_UP(255 downto 0) => NEUR_V_UP(255 downto 0),
      O(2) => neuron_core_0_n_5,
      O(1) => neuron_core_0_n_6,
      O(0) => neuron_core_0_n_7,
      Q(7 downto 3) => in38(4 downto 0),
      Q(2) => controller_0_n_49,
      Q(1) => controller_0_n_50,
      Q(0) => controller_0_n_51,
      Qr(31 downto 0) => SYNARRAY_RDATA(31 downto 0),
      RST_sync => RST_sync,
      S(0) => spi_slave_0_n_9,
      SCHED_DATA_OUT(12 downto 0) => SCHED_DATA_OUT(12 downto 0),
      SCHED_EMPTY => SCHED_EMPTY,
      SCHED_FULL => SCHED_FULL,
      SPI_AER_SRC_CTRL_nNEUR => SPI_AER_SRC_CTRL_nNEUR,
      SPI_GATE_ACTIVITY => SPI_GATE_ACTIVITY,
      SPI_GATE_ACTIVITY_sync => SPI_GATE_ACTIVITY_sync,
      SPI_GATE_ACTIVITY_sync_reg_0 => controller_0_n_39,
      SPI_GATE_ACTIVITY_sync_reg_1 => controller_0_n_41,
      SPI_GATE_ACTIVITY_sync_reg_2 => controller_0_n_42,
      SPI_GATE_ACTIVITY_sync_reg_3(9 downto 8) => neuron_data(123 downto 122),
      SPI_GATE_ACTIVITY_sync_reg_3(7 downto 5) => neuron_data(111 downto 109),
      SPI_GATE_ACTIVITY_sync_reg_3(4) => neuron_data(104),
      SPI_GATE_ACTIVITY_sync_reg_3(3) => neuron_data(100),
      SPI_GATE_ACTIVITY_sync_reg_3(2 downto 1) => neuron_data(91 downto 90),
      SPI_GATE_ACTIVITY_sync_reg_3(0) => neuron_data(88),
      SPI_MONITOR_NEUR_ADDR(7 downto 0) => SPI_MONITOR_NEUR_ADDR(7 downto 0),
      \SPI_MONITOR_NEUR_ADDR_reg[2]\(2) => controller_0_n_622,
      \SPI_MONITOR_NEUR_ADDR_reg[2]\(1) => controller_0_n_623,
      \SPI_MONITOR_NEUR_ADDR_reg[2]\(0) => controller_0_n_624,
      SPI_MONITOR_SYN_ADDR(6 downto 0) => SPI_MONITOR_SYN_ADDR(6 downto 0),
      SPI_OUT_AER_MONITOR_EN => SPI_OUT_AER_MONITOR_EN,
      SPI_OUT_AER_MONITOR_EN_reg(6 downto 0) => p_1_in(6 downto 0),
      SPI_SDSP_ON_SYN_STIM => SPI_SDSP_ON_SYN_STIM,
      SPI_UPDATE_UNMAPPED_SYN => SPI_UPDATE_UNMAPPED_SYN,
      SRAM_reg_0 => controller_0_n_40,
      SRAM_reg_0_0 => controller_0_n_85,
      SRAM_reg_0_1 => spi_slave_0_n_87,
      SRAM_reg_0_2 => scheduler_0_n_84,
      SRAM_reg_0_3 => scheduler_0_n_82,
      SRAM_reg_0_4 => scheduler_0_n_80,
      SRAM_reg_0_5 => scheduler_0_n_79,
      SRAM_reg_0_6 => scheduler_0_n_81,
      SRAM_reg_0_7 => scheduler_0_n_83,
      SRAM_reg_0_8 => spi_slave_0_n_95,
      SRAM_reg_0_9 => spi_slave_0_n_91,
      SRAM_reg_0_i_44_0 => spi_slave_0_n_54,
      SRAM_reg_0_i_44_1 => neuron_core_0_n_902,
      SRAM_reg_0_i_44_2 => neuron_core_0_n_903,
      SRAM_reg_0_i_44_3 => neuron_core_0_n_933,
      SRAM_reg_0_i_44_4 => neuron_core_0_n_932,
      SRAM_reg_1 => controller_0_n_84,
      SRAM_reg_1_0 => neuron_core_0_n_942,
      SRAM_reg_1_1 => neuron_core_0_n_955,
      SRAM_reg_1_10 => spi_slave_0_n_234,
      SRAM_reg_1_11 => neuron_core_0_n_937,
      SRAM_reg_1_12 => spi_slave_0_n_235,
      SRAM_reg_1_13 => neuron_core_0_n_692,
      SRAM_reg_1_14 => spi_slave_0_n_213,
      SRAM_reg_1_15 => spi_slave_0_n_190,
      SRAM_reg_1_16 => spi_slave_0_n_189,
      SRAM_reg_1_17 => neuron_core_0_n_952,
      SRAM_reg_1_18 => spi_slave_0_n_228,
      SRAM_reg_1_19 => neuron_core_0_n_953,
      SRAM_reg_1_2 => spi_slave_0_n_99,
      SRAM_reg_1_20 => spi_slave_0_n_194,
      SRAM_reg_1_21 => neuron_core_0_n_954,
      SRAM_reg_1_22 => spi_slave_0_n_195,
      SRAM_reg_1_3 => spi_slave_0_n_107,
      SRAM_reg_1_4 => spi_slave_0_n_103,
      SRAM_reg_1_5 => neuron_core_0_n_934,
      SRAM_reg_1_6 => spi_slave_0_n_187,
      SRAM_reg_1_7 => neuron_core_0_n_935,
      SRAM_reg_1_8 => spi_slave_0_n_233,
      SRAM_reg_1_9 => neuron_core_0_n_936,
      SRAM_reg_1_i_321(3) => neuron_core_0_n_1,
      SRAM_reg_1_i_321(2) => neuron_core_0_n_2,
      SRAM_reg_1_i_321(1) => neuron_core_0_n_3,
      SRAM_reg_1_i_321(0) => neuron_core_0_n_4,
      SRAM_reg_1_i_323(0) => neuron_core_0_n_0,
      SRAM_reg_1_i_8_0 => neuron_core_0_n_904,
      SRAM_reg_1_i_8_1 => neuron_core_0_n_905,
      SRAM_reg_1_i_8_2 => neuron_core_0_n_931,
      SRAM_reg_1_i_8_3 => neuron_core_0_n_930,
      SRAM_reg_2 => controller_0_n_83,
      SRAM_reg_2_0 => spi_slave_0_n_86,
      SRAM_reg_2_1 => spi_slave_0_n_94,
      SRAM_reg_2_2 => spi_slave_0_n_90,
      SRAM_reg_2_i_8_0 => spi_slave_0_n_55,
      SRAM_reg_2_i_8_1 => neuron_core_0_n_906,
      SRAM_reg_2_i_8_2 => neuron_core_0_n_907,
      SRAM_reg_2_i_8_3 => neuron_core_0_n_929,
      SRAM_reg_2_i_8_4 => neuron_core_0_n_928,
      SRAM_reg_3 => controller_0_n_82,
      SRAM_reg_3_0 => spi_slave_0_n_98,
      SRAM_reg_3_1 => spi_slave_0_n_106,
      SRAM_reg_3_2 => spi_slave_0_n_102,
      SRAM_reg_3_i_8_0 => spi_slave_0_n_52,
      SRAM_reg_3_i_8_1 => neuron_core_0_n_908,
      SRAM_reg_3_i_8_2 => neuron_core_0_n_909,
      SRAM_reg_3_i_8_3 => neuron_core_0_n_927,
      SRAM_reg_3_i_8_4 => neuron_core_0_n_926,
      SRAM_reg_4 => controller_0_n_81,
      SRAM_reg_4_0 => spi_slave_0_n_85,
      SRAM_reg_4_1 => spi_slave_0_n_93,
      SRAM_reg_4_2 => spi_slave_0_n_89,
      SRAM_reg_4_i_8_0 => neuron_core_0_n_910,
      SRAM_reg_4_i_8_1 => neuron_core_0_n_911,
      SRAM_reg_4_i_8_2 => neuron_core_0_n_925,
      SRAM_reg_4_i_8_3 => neuron_core_0_n_924,
      SRAM_reg_5 => controller_0_n_80,
      SRAM_reg_5_0 => spi_slave_0_n_97,
      SRAM_reg_5_1 => spi_slave_0_n_105,
      SRAM_reg_5_2 => spi_slave_0_n_101,
      SRAM_reg_5_i_8_0 => neuron_core_0_n_912,
      SRAM_reg_5_i_8_1 => neuron_core_0_n_913,
      SRAM_reg_5_i_8_2 => neuron_core_0_n_923,
      SRAM_reg_5_i_8_3 => neuron_core_0_n_922,
      SRAM_reg_6 => controller_0_n_79,
      SRAM_reg_6_0 => spi_slave_0_n_84,
      SRAM_reg_6_1 => spi_slave_0_n_92,
      SRAM_reg_6_2 => spi_slave_0_n_88,
      SRAM_reg_6_i_8_0 => neuron_core_0_n_914,
      SRAM_reg_6_i_8_1 => neuron_core_0_n_915,
      SRAM_reg_6_i_8_2 => neuron_core_0_n_921,
      SRAM_reg_6_i_8_3 => neuron_core_0_n_920,
      SRAM_reg_7(0) => p_0_in(0),
      SRAM_reg_7_0 => spi_slave_0_n_96,
      SRAM_reg_7_1 => spi_slave_0_n_104,
      SRAM_reg_7_2 => spi_slave_0_n_100,
      SRAM_reg_7_i_8_0 => neuron_core_0_n_916,
      SRAM_reg_7_i_8_1 => neuron_core_0_n_917,
      SRAM_reg_7_i_8_2 => neuron_core_0_n_919,
      SRAM_reg_7_i_8_3 => neuron_core_0_n_918,
      SYN_SIGN => SYN_SIGN,
      WE => controller_0_n_669,
      WEA(0) => controller_0_n_662,
      data_in(7) => controller_0_n_654,
      data_in(6) => controller_0_n_655,
      data_in(5) => controller_0_n_656,
      data_in(4) => controller_0_n_657,
      data_in(3) => controller_0_n_658,
      data_in(2) => controller_0_n_659,
      data_in(1) => controller_0_n_660,
      data_in(0) => controller_0_n_661,
      \empty_i_11__31\ => neuron_core_0_n_550,
      \empty_i_17__5\ => neuron_core_0_n_531,
      \empty_i_32__2\ => neuron_core_0_n_544,
      event_inh => \izh_neuron_0/event_inh\,
      \genblk1[0].mem_reg[0][12]\(0) => scheduler_0_n_53,
      \genblk1[10].mem_reg[10][12]\(0) => scheduler_0_n_43,
      \genblk1[11].mem_reg[11][12]\(0) => scheduler_0_n_42,
      \genblk1[12].mem_reg[12][12]\(0) => scheduler_0_n_41,
      \genblk1[13].mem_reg[13][12]\(0) => scheduler_0_n_40,
      \genblk1[14].mem_reg[14][12]\(0) => scheduler_0_n_39,
      \genblk1[15].mem_reg[15][12]\(0) => scheduler_0_n_38,
      \genblk1[16].mem_reg[16][12]\(0) => scheduler_0_n_37,
      \genblk1[17].mem_reg[17][12]\(0) => scheduler_0_n_36,
      \genblk1[18].mem_reg[18][12]\(0) => scheduler_0_n_35,
      \genblk1[19].mem_reg[19][12]\(0) => scheduler_0_n_34,
      \genblk1[1].mem_reg[1][12]\(0) => scheduler_0_n_52,
      \genblk1[20].mem_reg[20][12]\(0) => scheduler_0_n_33,
      \genblk1[21].mem_reg[21][12]\(0) => scheduler_0_n_32,
      \genblk1[22].mem_reg[22][12]\(0) => scheduler_0_n_31,
      \genblk1[23].mem_reg[23][12]\(0) => scheduler_0_n_30,
      \genblk1[24].mem_reg[24][12]\(0) => scheduler_0_n_29,
      \genblk1[25].mem_reg[25][12]\(0) => scheduler_0_n_28,
      \genblk1[26].mem_reg[26][12]\(0) => scheduler_0_n_27,
      \genblk1[27].mem_reg[27][12]\(0) => scheduler_0_n_26,
      \genblk1[28].mem_reg[28][12]\(0) => scheduler_0_n_25,
      \genblk1[29].mem_reg[29][12]\(0) => scheduler_0_n_24,
      \genblk1[2].mem_reg[2][12]\(0) => scheduler_0_n_51,
      \genblk1[30].mem_reg[30][12]\(0) => scheduler_0_n_23,
      \genblk1[3].mem[3][8]_i_11__1\ => neuron_core_0_n_547,
      \genblk1[3].mem[3][8]_i_18\ => neuron_core_0_n_526,
      \genblk1[3].mem[3][8]_i_58\ => neuron_core_0_n_530,
      \genblk1[3].mem[3][8]_i_7__21\ => neuron_core_0_n_795,
      \genblk1[3].mem_reg[3][12]\(0) => scheduler_0_n_50,
      \genblk1[4].mem_reg[4][12]\(0) => scheduler_0_n_49,
      \genblk1[5].mem_reg[5][12]\(0) => scheduler_0_n_48,
      \genblk1[6].mem_reg[6][12]\(0) => scheduler_0_n_47,
      \genblk1[7].mem_reg[7][12]\(0) => scheduler_0_n_46,
      \genblk1[8].mem_reg[8][12]\(0) => scheduler_0_n_45,
      \genblk1[9].mem_reg[9][12]\(0) => scheduler_0_n_44,
      \genblk2[0].NEUR_V_DOWN_reg[0]\ => controller_0_n_577,
      \genblk2[0].NEUR_V_UP_reg[0]\ => controller_0_n_576,
      \genblk2[100].NEUR_V_DOWN_reg[100]\ => controller_0_n_385,
      \genblk2[100].NEUR_V_UP_reg[100]\ => controller_0_n_384,
      \genblk2[101].NEUR_V_DOWN_reg[101]\ => controller_0_n_387,
      \genblk2[101].NEUR_V_UP_reg[101]\ => controller_0_n_386,
      \genblk2[102].NEUR_V_DOWN_reg[102]\ => controller_0_n_389,
      \genblk2[102].NEUR_V_UP_reg[102]\ => controller_0_n_388,
      \genblk2[103].NEUR_V_DOWN_reg[103]\ => controller_0_n_391,
      \genblk2[103].NEUR_V_UP_reg[103]\ => controller_0_n_390,
      \genblk2[104].NEUR_V_DOWN_reg[104]\ => controller_0_n_393,
      \genblk2[104].NEUR_V_UP_reg[104]\ => controller_0_n_392,
      \genblk2[105].NEUR_V_DOWN_reg[105]\ => controller_0_n_395,
      \genblk2[105].NEUR_V_UP_reg[105]\ => controller_0_n_394,
      \genblk2[106].NEUR_V_DOWN_reg[106]\ => controller_0_n_397,
      \genblk2[106].NEUR_V_UP_reg[106]\ => controller_0_n_396,
      \genblk2[107].NEUR_V_DOWN_reg[107]\ => controller_0_n_399,
      \genblk2[107].NEUR_V_UP_reg[107]\ => controller_0_n_398,
      \genblk2[108].NEUR_V_DOWN_reg[108]\ => controller_0_n_401,
      \genblk2[108].NEUR_V_UP_reg[108]\ => controller_0_n_400,
      \genblk2[109].NEUR_V_DOWN_reg[109]\ => controller_0_n_403,
      \genblk2[109].NEUR_V_UP_reg[109]\ => controller_0_n_402,
      \genblk2[10].NEUR_V_DOWN_reg[10]\ => controller_0_n_597,
      \genblk2[10].NEUR_V_UP_reg[10]\ => controller_0_n_596,
      \genblk2[110].NEUR_V_DOWN_reg[110]\ => controller_0_n_405,
      \genblk2[110].NEUR_V_UP_reg[110]\ => controller_0_n_404,
      \genblk2[111].NEUR_V_DOWN_reg[111]\ => controller_0_n_407,
      \genblk2[111].NEUR_V_UP_reg[111]\ => controller_0_n_406,
      \genblk2[112].NEUR_V_DOWN_reg[112]\ => controller_0_n_345,
      \genblk2[112].NEUR_V_UP_reg[112]\ => controller_0_n_344,
      \genblk2[113].NEUR_V_DOWN_reg[113]\ => controller_0_n_347,
      \genblk2[113].NEUR_V_UP_reg[113]\ => controller_0_n_346,
      \genblk2[114].NEUR_V_DOWN_reg[114]\ => controller_0_n_349,
      \genblk2[114].NEUR_V_UP_reg[114]\ => controller_0_n_348,
      \genblk2[115].NEUR_V_DOWN_reg[115]\ => controller_0_n_351,
      \genblk2[115].NEUR_V_UP_reg[115]\ => controller_0_n_350,
      \genblk2[116].NEUR_V_DOWN_reg[116]\ => controller_0_n_353,
      \genblk2[116].NEUR_V_UP_reg[116]\ => controller_0_n_352,
      \genblk2[117].NEUR_V_DOWN_reg[117]\ => controller_0_n_355,
      \genblk2[117].NEUR_V_UP_reg[117]\ => controller_0_n_354,
      \genblk2[118].NEUR_V_DOWN_reg[118]\ => controller_0_n_357,
      \genblk2[118].NEUR_V_UP_reg[118]\ => controller_0_n_356,
      \genblk2[119].NEUR_V_DOWN_reg[119]\ => controller_0_n_359,
      \genblk2[119].NEUR_V_UP_reg[119]\ => controller_0_n_358,
      \genblk2[11].NEUR_V_DOWN_reg[11]\ => controller_0_n_599,
      \genblk2[11].NEUR_V_UP_reg[11]\ => controller_0_n_598,
      \genblk2[120].NEUR_V_DOWN_reg[120]\ => controller_0_n_361,
      \genblk2[120].NEUR_V_UP_reg[120]\ => controller_0_n_360,
      \genblk2[121].NEUR_V_DOWN_reg[121]\ => controller_0_n_363,
      \genblk2[121].NEUR_V_UP_reg[121]\ => controller_0_n_362,
      \genblk2[122].NEUR_V_DOWN_reg[122]\ => controller_0_n_365,
      \genblk2[122].NEUR_V_UP_reg[122]\ => controller_0_n_364,
      \genblk2[123].NEUR_V_DOWN_reg[123]\ => controller_0_n_367,
      \genblk2[123].NEUR_V_UP_reg[123]\ => controller_0_n_366,
      \genblk2[124].NEUR_V_DOWN_reg[124]\ => controller_0_n_369,
      \genblk2[124].NEUR_V_UP_reg[124]\ => controller_0_n_368,
      \genblk2[125].NEUR_V_DOWN_reg[125]\ => controller_0_n_371,
      \genblk2[125].NEUR_V_UP_reg[125]\ => controller_0_n_370,
      \genblk2[126].NEUR_V_DOWN_reg[126]\ => controller_0_n_373,
      \genblk2[126].NEUR_V_UP_reg[126]\ => controller_0_n_372,
      \genblk2[127].NEUR_V_DOWN_reg[127]\ => controller_0_n_375,
      \genblk2[127].NEUR_V_UP_reg[127]\ => controller_0_n_374,
      \genblk2[128].NEUR_V_DOWN_reg[128]\ => controller_0_n_313,
      \genblk2[128].NEUR_V_UP_reg[128]\ => controller_0_n_312,
      \genblk2[129].NEUR_V_DOWN_reg[129]\ => controller_0_n_315,
      \genblk2[129].NEUR_V_UP_reg[129]\ => controller_0_n_314,
      \genblk2[12].NEUR_V_DOWN_reg[12]\ => controller_0_n_601,
      \genblk2[12].NEUR_V_UP_reg[12]\ => controller_0_n_600,
      \genblk2[130].NEUR_V_DOWN_reg[130]\ => controller_0_n_317,
      \genblk2[130].NEUR_V_UP_reg[130]\ => controller_0_n_316,
      \genblk2[131].NEUR_V_DOWN_reg[131]\ => controller_0_n_319,
      \genblk2[131].NEUR_V_UP_reg[131]\ => controller_0_n_318,
      \genblk2[132].NEUR_V_DOWN_reg[132]\ => controller_0_n_321,
      \genblk2[132].NEUR_V_UP_reg[132]\ => controller_0_n_320,
      \genblk2[133].NEUR_V_DOWN_reg[133]\ => controller_0_n_323,
      \genblk2[133].NEUR_V_UP_reg[133]\ => controller_0_n_322,
      \genblk2[134].NEUR_V_DOWN_reg[134]\ => controller_0_n_325,
      \genblk2[134].NEUR_V_UP_reg[134]\ => controller_0_n_324,
      \genblk2[135].NEUR_V_DOWN_reg[135]\ => controller_0_n_327,
      \genblk2[135].NEUR_V_UP_reg[135]\ => controller_0_n_326,
      \genblk2[136].NEUR_V_DOWN_reg[136]\ => controller_0_n_329,
      \genblk2[136].NEUR_V_UP_reg[136]\ => controller_0_n_328,
      \genblk2[137].NEUR_V_DOWN_reg[137]\ => controller_0_n_331,
      \genblk2[137].NEUR_V_UP_reg[137]\ => controller_0_n_330,
      \genblk2[138].NEUR_V_DOWN_reg[138]\ => controller_0_n_333,
      \genblk2[138].NEUR_V_UP_reg[138]\ => controller_0_n_332,
      \genblk2[139].NEUR_V_DOWN_reg[139]\ => controller_0_n_335,
      \genblk2[139].NEUR_V_UP_reg[139]\ => controller_0_n_334,
      \genblk2[13].NEUR_V_DOWN_reg[13]\ => controller_0_n_603,
      \genblk2[13].NEUR_V_UP_reg[13]\ => controller_0_n_602,
      \genblk2[140].NEUR_V_DOWN_reg[140]\ => controller_0_n_337,
      \genblk2[140].NEUR_V_UP_reg[140]\ => controller_0_n_336,
      \genblk2[141].NEUR_V_DOWN_reg[141]\ => controller_0_n_339,
      \genblk2[141].NEUR_V_UP_reg[141]\ => controller_0_n_338,
      \genblk2[142].NEUR_V_DOWN_reg[142]\ => controller_0_n_341,
      \genblk2[142].NEUR_V_UP_reg[142]\ => controller_0_n_340,
      \genblk2[143].NEUR_V_DOWN_reg[143]\ => controller_0_n_343,
      \genblk2[143].NEUR_V_UP_reg[143]\ => controller_0_n_342,
      \genblk2[144].NEUR_V_DOWN_reg[144]\ => controller_0_n_281,
      \genblk2[144].NEUR_V_UP_reg[144]\ => controller_0_n_280,
      \genblk2[145].NEUR_V_DOWN_reg[145]\ => controller_0_n_283,
      \genblk2[145].NEUR_V_UP_reg[145]\ => controller_0_n_282,
      \genblk2[146].NEUR_V_DOWN_reg[146]\ => controller_0_n_285,
      \genblk2[146].NEUR_V_UP_reg[146]\ => controller_0_n_284,
      \genblk2[147].NEUR_V_DOWN_reg[147]\ => controller_0_n_287,
      \genblk2[147].NEUR_V_UP_reg[147]\ => controller_0_n_286,
      \genblk2[148].NEUR_V_DOWN_reg[148]\ => controller_0_n_289,
      \genblk2[148].NEUR_V_UP_reg[148]\ => controller_0_n_288,
      \genblk2[149].NEUR_V_DOWN_reg[149]\ => controller_0_n_291,
      \genblk2[149].NEUR_V_UP_reg[149]\ => controller_0_n_290,
      \genblk2[14].NEUR_V_DOWN_reg[14]\ => controller_0_n_605,
      \genblk2[14].NEUR_V_UP_reg[14]\ => controller_0_n_604,
      \genblk2[150].NEUR_V_DOWN_reg[150]\ => controller_0_n_293,
      \genblk2[150].NEUR_V_UP_reg[150]\ => controller_0_n_292,
      \genblk2[151].NEUR_V_DOWN_reg[151]\ => controller_0_n_295,
      \genblk2[151].NEUR_V_UP_reg[151]\ => controller_0_n_294,
      \genblk2[152].NEUR_V_DOWN_reg[152]\ => controller_0_n_297,
      \genblk2[152].NEUR_V_UP_reg[152]\ => controller_0_n_296,
      \genblk2[153].NEUR_V_DOWN_reg[153]\ => controller_0_n_299,
      \genblk2[153].NEUR_V_UP_reg[153]\ => controller_0_n_298,
      \genblk2[154].NEUR_V_DOWN_reg[154]\ => controller_0_n_301,
      \genblk2[154].NEUR_V_UP_reg[154]\ => controller_0_n_300,
      \genblk2[155].NEUR_V_DOWN_reg[155]\ => controller_0_n_303,
      \genblk2[155].NEUR_V_UP_reg[155]\ => controller_0_n_302,
      \genblk2[156].NEUR_V_DOWN_reg[156]\ => controller_0_n_305,
      \genblk2[156].NEUR_V_UP_reg[156]\ => controller_0_n_304,
      \genblk2[157].NEUR_V_DOWN_reg[157]\ => controller_0_n_307,
      \genblk2[157].NEUR_V_UP_reg[157]\ => controller_0_n_306,
      \genblk2[158].NEUR_V_DOWN_reg[158]\ => controller_0_n_309,
      \genblk2[158].NEUR_V_UP_reg[158]\ => controller_0_n_308,
      \genblk2[159].NEUR_V_DOWN_reg[159]\ => controller_0_n_311,
      \genblk2[159].NEUR_V_UP_reg[159]\ => controller_0_n_310,
      \genblk2[15].NEUR_V_DOWN_reg[15]\ => controller_0_n_607,
      \genblk2[15].NEUR_V_UP_reg[15]\ => controller_0_n_606,
      \genblk2[160].NEUR_V_DOWN_reg[160]\ => controller_0_n_249,
      \genblk2[160].NEUR_V_UP_reg[160]\ => controller_0_n_248,
      \genblk2[161].NEUR_V_DOWN_reg[161]\ => controller_0_n_251,
      \genblk2[161].NEUR_V_UP_reg[161]\ => controller_0_n_250,
      \genblk2[162].NEUR_V_DOWN_reg[162]\ => controller_0_n_253,
      \genblk2[162].NEUR_V_UP_reg[162]\ => controller_0_n_252,
      \genblk2[163].NEUR_V_DOWN_reg[163]\ => controller_0_n_255,
      \genblk2[163].NEUR_V_UP_reg[163]\ => controller_0_n_254,
      \genblk2[164].NEUR_V_DOWN_reg[164]\ => controller_0_n_257,
      \genblk2[164].NEUR_V_UP_reg[164]\ => controller_0_n_256,
      \genblk2[165].NEUR_V_DOWN_reg[165]\ => controller_0_n_259,
      \genblk2[165].NEUR_V_UP_reg[165]\ => controller_0_n_258,
      \genblk2[166].NEUR_V_DOWN_reg[166]\ => controller_0_n_261,
      \genblk2[166].NEUR_V_UP_reg[166]\ => controller_0_n_260,
      \genblk2[167].NEUR_V_DOWN_reg[167]\ => controller_0_n_263,
      \genblk2[167].NEUR_V_UP_reg[167]\ => controller_0_n_262,
      \genblk2[168].NEUR_V_DOWN_reg[168]\ => controller_0_n_265,
      \genblk2[168].NEUR_V_UP_reg[168]\ => controller_0_n_264,
      \genblk2[169].NEUR_V_DOWN_reg[169]\ => controller_0_n_267,
      \genblk2[169].NEUR_V_UP_reg[169]\ => controller_0_n_266,
      \genblk2[16].NEUR_V_DOWN_reg[16]\ => controller_0_n_537,
      \genblk2[16].NEUR_V_UP_reg[16]\ => controller_0_n_536,
      \genblk2[170].NEUR_V_DOWN_reg[170]\ => controller_0_n_269,
      \genblk2[170].NEUR_V_UP_reg[170]\ => controller_0_n_268,
      \genblk2[171].NEUR_V_DOWN_reg[171]\ => controller_0_n_271,
      \genblk2[171].NEUR_V_UP_reg[171]\ => controller_0_n_270,
      \genblk2[172].NEUR_V_DOWN_reg[172]\ => controller_0_n_273,
      \genblk2[172].NEUR_V_UP_reg[172]\ => controller_0_n_272,
      \genblk2[173].NEUR_V_DOWN_reg[173]\ => controller_0_n_275,
      \genblk2[173].NEUR_V_UP_reg[173]\ => controller_0_n_274,
      \genblk2[174].NEUR_V_DOWN_reg[174]\ => controller_0_n_277,
      \genblk2[174].NEUR_V_UP_reg[174]\ => controller_0_n_276,
      \genblk2[175].NEUR_V_DOWN_reg[175]\ => controller_0_n_279,
      \genblk2[175].NEUR_V_UP_reg[175]\ => controller_0_n_278,
      \genblk2[176].NEUR_V_DOWN_reg[176]\ => controller_0_n_217,
      \genblk2[176].NEUR_V_UP_reg[176]\ => controller_0_n_216,
      \genblk2[177].NEUR_V_DOWN_reg[177]\ => controller_0_n_219,
      \genblk2[177].NEUR_V_UP_reg[177]\ => controller_0_n_218,
      \genblk2[178].NEUR_V_DOWN_reg[178]\ => controller_0_n_221,
      \genblk2[178].NEUR_V_UP_reg[178]\ => controller_0_n_220,
      \genblk2[179].NEUR_V_DOWN_reg[179]\ => controller_0_n_223,
      \genblk2[179].NEUR_V_UP_reg[179]\ => controller_0_n_222,
      \genblk2[17].NEUR_V_DOWN_reg[17]\ => controller_0_n_539,
      \genblk2[17].NEUR_V_UP_reg[17]\ => controller_0_n_538,
      \genblk2[180].NEUR_V_DOWN_reg[180]\ => controller_0_n_225,
      \genblk2[180].NEUR_V_UP_reg[180]\ => controller_0_n_224,
      \genblk2[181].NEUR_V_DOWN_reg[181]\ => controller_0_n_227,
      \genblk2[181].NEUR_V_UP_reg[181]\ => controller_0_n_226,
      \genblk2[182].NEUR_V_DOWN_reg[182]\ => controller_0_n_229,
      \genblk2[182].NEUR_V_UP_reg[182]\ => controller_0_n_228,
      \genblk2[183].NEUR_V_DOWN_reg[183]\ => controller_0_n_231,
      \genblk2[183].NEUR_V_UP_reg[183]\ => controller_0_n_230,
      \genblk2[184].NEUR_V_DOWN_reg[184]\ => controller_0_n_233,
      \genblk2[184].NEUR_V_UP_reg[184]\ => controller_0_n_232,
      \genblk2[185].NEUR_V_DOWN_reg[185]\ => controller_0_n_235,
      \genblk2[185].NEUR_V_UP_reg[185]\ => controller_0_n_234,
      \genblk2[186].NEUR_V_DOWN_reg[186]\ => controller_0_n_237,
      \genblk2[186].NEUR_V_UP_reg[186]\ => controller_0_n_236,
      \genblk2[187].NEUR_V_DOWN_reg[187]\ => controller_0_n_239,
      \genblk2[187].NEUR_V_UP_reg[187]\ => controller_0_n_238,
      \genblk2[188].NEUR_V_DOWN_reg[188]\ => controller_0_n_241,
      \genblk2[188].NEUR_V_UP_reg[188]\ => controller_0_n_240,
      \genblk2[189].NEUR_V_DOWN_reg[189]\ => controller_0_n_243,
      \genblk2[189].NEUR_V_UP_reg[189]\ => controller_0_n_242,
      \genblk2[18].NEUR_V_DOWN_reg[18]\ => controller_0_n_541,
      \genblk2[18].NEUR_V_UP_reg[18]\ => controller_0_n_540,
      \genblk2[190].NEUR_V_DOWN_reg[190]\ => controller_0_n_245,
      \genblk2[190].NEUR_V_UP_reg[190]\ => controller_0_n_244,
      \genblk2[191].NEUR_V_DOWN_reg[191]\ => controller_0_n_247,
      \genblk2[191].NEUR_V_UP_reg[191]\ => controller_0_n_246,
      \genblk2[192].NEUR_V_DOWN_reg[192]\ => controller_0_n_185,
      \genblk2[192].NEUR_V_UP_reg[192]\ => controller_0_n_184,
      \genblk2[193].NEUR_V_DOWN_reg[193]\ => controller_0_n_187,
      \genblk2[193].NEUR_V_UP_reg[193]\ => controller_0_n_186,
      \genblk2[194].NEUR_V_DOWN_reg[194]\ => controller_0_n_189,
      \genblk2[194].NEUR_V_UP_reg[194]\ => controller_0_n_188,
      \genblk2[195].NEUR_V_DOWN_reg[195]\ => controller_0_n_191,
      \genblk2[195].NEUR_V_UP_reg[195]\ => controller_0_n_190,
      \genblk2[196].NEUR_V_DOWN_reg[196]\ => controller_0_n_193,
      \genblk2[196].NEUR_V_UP_reg[196]\ => controller_0_n_192,
      \genblk2[197].NEUR_V_DOWN_reg[197]\ => controller_0_n_195,
      \genblk2[197].NEUR_V_UP_reg[197]\ => controller_0_n_194,
      \genblk2[198].NEUR_V_DOWN_reg[198]\ => controller_0_n_197,
      \genblk2[198].NEUR_V_UP_reg[198]\ => controller_0_n_196,
      \genblk2[199].NEUR_V_DOWN_reg[199]\ => controller_0_n_199,
      \genblk2[199].NEUR_V_UP_reg[199]\ => controller_0_n_198,
      \genblk2[19].NEUR_V_DOWN_reg[19]\ => controller_0_n_543,
      \genblk2[19].NEUR_V_UP_reg[19]\ => controller_0_n_542,
      \genblk2[1].NEUR_V_DOWN_reg[1]\ => controller_0_n_579,
      \genblk2[1].NEUR_V_UP_reg[1]\ => controller_0_n_578,
      \genblk2[200].NEUR_V_DOWN_reg[200]\ => controller_0_n_201,
      \genblk2[200].NEUR_V_UP_reg[200]\ => controller_0_n_200,
      \genblk2[201].NEUR_V_DOWN_reg[201]\ => controller_0_n_203,
      \genblk2[201].NEUR_V_UP_reg[201]\ => controller_0_n_202,
      \genblk2[202].NEUR_V_DOWN_reg[202]\ => controller_0_n_205,
      \genblk2[202].NEUR_V_UP_reg[202]\ => controller_0_n_204,
      \genblk2[203].NEUR_V_DOWN_reg[203]\ => controller_0_n_207,
      \genblk2[203].NEUR_V_UP_reg[203]\ => controller_0_n_206,
      \genblk2[204].NEUR_V_DOWN_reg[204]\ => controller_0_n_209,
      \genblk2[204].NEUR_V_UP_reg[204]\ => controller_0_n_208,
      \genblk2[205].NEUR_V_DOWN_reg[205]\ => controller_0_n_211,
      \genblk2[205].NEUR_V_UP_reg[205]\ => controller_0_n_210,
      \genblk2[206].NEUR_V_DOWN_reg[206]\ => controller_0_n_213,
      \genblk2[206].NEUR_V_UP_reg[206]\ => controller_0_n_212,
      \genblk2[207].NEUR_V_DOWN_reg[207]\ => controller_0_n_215,
      \genblk2[207].NEUR_V_UP_reg[207]\ => controller_0_n_214,
      \genblk2[208].NEUR_V_DOWN_reg[208]\ => controller_0_n_153,
      \genblk2[208].NEUR_V_UP_reg[208]\ => controller_0_n_152,
      \genblk2[209].NEUR_V_DOWN_reg[209]\ => controller_0_n_155,
      \genblk2[209].NEUR_V_UP_reg[209]\ => controller_0_n_154,
      \genblk2[20].NEUR_V_DOWN_reg[20]\ => controller_0_n_545,
      \genblk2[20].NEUR_V_UP_reg[20]\ => controller_0_n_544,
      \genblk2[210].NEUR_V_DOWN_reg[210]\ => controller_0_n_157,
      \genblk2[210].NEUR_V_UP_reg[210]\ => controller_0_n_156,
      \genblk2[211].NEUR_V_DOWN_reg[211]\ => controller_0_n_159,
      \genblk2[211].NEUR_V_UP_reg[211]\ => controller_0_n_158,
      \genblk2[212].NEUR_V_DOWN_reg[212]\ => controller_0_n_161,
      \genblk2[212].NEUR_V_UP_reg[212]\ => controller_0_n_160,
      \genblk2[213].NEUR_V_DOWN_reg[213]\ => controller_0_n_163,
      \genblk2[213].NEUR_V_UP_reg[213]\ => controller_0_n_162,
      \genblk2[214].NEUR_V_DOWN_reg[214]\ => controller_0_n_165,
      \genblk2[214].NEUR_V_UP_reg[214]\ => controller_0_n_164,
      \genblk2[215].NEUR_V_DOWN_reg[215]\ => controller_0_n_167,
      \genblk2[215].NEUR_V_UP_reg[215]\ => controller_0_n_166,
      \genblk2[216].NEUR_V_DOWN_reg[216]\ => controller_0_n_169,
      \genblk2[216].NEUR_V_UP_reg[216]\ => controller_0_n_168,
      \genblk2[217].NEUR_V_DOWN_reg[217]\ => controller_0_n_171,
      \genblk2[217].NEUR_V_UP_reg[217]\ => controller_0_n_170,
      \genblk2[218].NEUR_V_DOWN_reg[218]\ => controller_0_n_173,
      \genblk2[218].NEUR_V_UP_reg[218]\ => controller_0_n_172,
      \genblk2[219].NEUR_V_DOWN_reg[219]\ => controller_0_n_175,
      \genblk2[219].NEUR_V_UP_reg[219]\ => controller_0_n_174,
      \genblk2[21].NEUR_V_DOWN_reg[21]\ => controller_0_n_547,
      \genblk2[21].NEUR_V_UP_reg[21]\ => controller_0_n_546,
      \genblk2[220].NEUR_V_DOWN_reg[220]\ => controller_0_n_177,
      \genblk2[220].NEUR_V_UP_reg[220]\ => controller_0_n_176,
      \genblk2[221].NEUR_V_DOWN_reg[221]\ => controller_0_n_179,
      \genblk2[221].NEUR_V_UP_reg[221]\ => controller_0_n_178,
      \genblk2[222].NEUR_V_DOWN_reg[222]\ => controller_0_n_181,
      \genblk2[222].NEUR_V_UP_reg[222]\ => controller_0_n_180,
      \genblk2[223].NEUR_V_DOWN_reg[223]\ => controller_0_n_183,
      \genblk2[223].NEUR_V_UP_reg[223]\ => controller_0_n_182,
      \genblk2[224].NEUR_V_DOWN_reg[224]\ => controller_0_n_121,
      \genblk2[224].NEUR_V_UP_reg[224]\ => controller_0_n_120,
      \genblk2[225].NEUR_V_DOWN_reg[225]\ => controller_0_n_123,
      \genblk2[225].NEUR_V_UP_reg[225]\ => controller_0_n_122,
      \genblk2[226].NEUR_V_DOWN_reg[226]\ => controller_0_n_125,
      \genblk2[226].NEUR_V_UP_reg[226]\ => controller_0_n_124,
      \genblk2[227].NEUR_V_DOWN_reg[227]\ => controller_0_n_127,
      \genblk2[227].NEUR_V_UP_reg[227]\ => controller_0_n_126,
      \genblk2[228].NEUR_V_DOWN_reg[228]\ => controller_0_n_129,
      \genblk2[228].NEUR_V_UP_reg[228]\ => controller_0_n_128,
      \genblk2[229].NEUR_V_DOWN_reg[229]\ => controller_0_n_131,
      \genblk2[229].NEUR_V_UP_reg[229]\ => controller_0_n_130,
      \genblk2[22].NEUR_V_DOWN_reg[22]\ => controller_0_n_549,
      \genblk2[22].NEUR_V_UP_reg[22]\ => controller_0_n_548,
      \genblk2[230].NEUR_V_DOWN_reg[230]\ => controller_0_n_133,
      \genblk2[230].NEUR_V_UP_reg[230]\ => controller_0_n_132,
      \genblk2[231].NEUR_V_DOWN_reg[231]\ => controller_0_n_135,
      \genblk2[231].NEUR_V_UP_reg[231]\ => controller_0_n_134,
      \genblk2[232].NEUR_V_DOWN_reg[232]\ => controller_0_n_137,
      \genblk2[232].NEUR_V_UP_reg[232]\ => controller_0_n_136,
      \genblk2[233].NEUR_V_DOWN_reg[233]\ => controller_0_n_139,
      \genblk2[233].NEUR_V_UP_reg[233]\ => controller_0_n_138,
      \genblk2[234].NEUR_V_DOWN_reg[234]\ => controller_0_n_141,
      \genblk2[234].NEUR_V_UP_reg[234]\ => controller_0_n_140,
      \genblk2[235].NEUR_V_DOWN_reg[235]\ => controller_0_n_143,
      \genblk2[235].NEUR_V_UP_reg[235]\ => controller_0_n_142,
      \genblk2[236].NEUR_V_DOWN_reg[236]\ => controller_0_n_145,
      \genblk2[236].NEUR_V_UP_reg[236]\ => controller_0_n_144,
      \genblk2[237].NEUR_V_DOWN_reg[237]\ => controller_0_n_147,
      \genblk2[237].NEUR_V_UP_reg[237]\ => controller_0_n_146,
      \genblk2[238].NEUR_V_DOWN_reg[238]\ => controller_0_n_149,
      \genblk2[238].NEUR_V_UP_reg[238]\ => controller_0_n_148,
      \genblk2[239].NEUR_V_DOWN_reg[239]\ => controller_0_n_151,
      \genblk2[239].NEUR_V_UP_reg[239]\ => controller_0_n_150,
      \genblk2[23].NEUR_V_DOWN_reg[23]\ => controller_0_n_551,
      \genblk2[23].NEUR_V_UP_reg[23]\ => controller_0_n_550,
      \genblk2[240].NEUR_V_DOWN_reg[240]\ => controller_0_n_87,
      \genblk2[240].NEUR_V_UP_reg[240]\ => controller_0_n_86,
      \genblk2[241].NEUR_V_DOWN_reg[241]\ => controller_0_n_91,
      \genblk2[241].NEUR_V_UP_reg[241]\ => controller_0_n_90,
      \genblk2[242].NEUR_V_DOWN_reg[242]\ => controller_0_n_93,
      \genblk2[242].NEUR_V_UP_reg[242]\ => controller_0_n_92,
      \genblk2[243].NEUR_V_DOWN_reg[243]\ => controller_0_n_95,
      \genblk2[243].NEUR_V_DOWN_reg[243]_0\ => neuron_core_0_n_957,
      \genblk2[243].NEUR_V_UP_reg[243]\ => controller_0_n_94,
      \genblk2[243].NEUR_V_UP_reg[243]_0\ => neuron_core_0_n_956,
      \genblk2[244].NEUR_V_DOWN_reg[244]\ => controller_0_n_97,
      \genblk2[244].NEUR_V_UP_reg[244]\ => controller_0_n_96,
      \genblk2[245].NEUR_V_DOWN_reg[245]\ => controller_0_n_99,
      \genblk2[245].NEUR_V_UP_reg[245]\ => controller_0_n_98,
      \genblk2[246].NEUR_V_DOWN_reg[246]\ => controller_0_n_101,
      \genblk2[246].NEUR_V_UP_reg[246]\ => controller_0_n_100,
      \genblk2[247].NEUR_V_DOWN_reg[247]\ => controller_0_n_103,
      \genblk2[247].NEUR_V_UP_reg[247]\ => controller_0_n_102,
      \genblk2[248].NEUR_V_DOWN_reg[248]\ => controller_0_n_105,
      \genblk2[248].NEUR_V_UP_reg[248]\ => controller_0_n_104,
      \genblk2[249].NEUR_V_DOWN_reg[249]\ => controller_0_n_107,
      \genblk2[249].NEUR_V_UP_reg[249]\ => controller_0_n_106,
      \genblk2[24].NEUR_V_DOWN_reg[24]\ => controller_0_n_553,
      \genblk2[24].NEUR_V_UP_reg[24]\ => controller_0_n_552,
      \genblk2[250].NEUR_V_DOWN_reg[250]\ => controller_0_n_109,
      \genblk2[250].NEUR_V_UP_reg[250]\ => controller_0_n_108,
      \genblk2[251].NEUR_V_DOWN_reg[251]\ => controller_0_n_111,
      \genblk2[251].NEUR_V_UP_reg[251]\ => controller_0_n_110,
      \genblk2[252].NEUR_V_DOWN_reg[252]\ => controller_0_n_113,
      \genblk2[252].NEUR_V_UP_reg[252]\ => controller_0_n_112,
      \genblk2[253].NEUR_V_DOWN_reg[253]\ => controller_0_n_115,
      \genblk2[253].NEUR_V_UP_reg[253]\ => controller_0_n_114,
      \genblk2[254].NEUR_V_DOWN_reg[254]\ => controller_0_n_117,
      \genblk2[254].NEUR_V_UP_reg[254]\ => controller_0_n_116,
      \genblk2[255].NEUR_V_DOWN_reg[255]\ => controller_0_n_119,
      \genblk2[255].NEUR_V_UP_reg[255]\ => controller_0_n_118,
      \genblk2[25].NEUR_V_DOWN_reg[25]\ => controller_0_n_555,
      \genblk2[25].NEUR_V_UP_reg[25]\ => controller_0_n_554,
      \genblk2[26].NEUR_V_DOWN_reg[26]\ => controller_0_n_557,
      \genblk2[26].NEUR_V_UP_reg[26]\ => controller_0_n_556,
      \genblk2[27].NEUR_V_DOWN_reg[27]\ => controller_0_n_559,
      \genblk2[27].NEUR_V_UP_reg[27]\ => controller_0_n_558,
      \genblk2[28].NEUR_V_DOWN_reg[28]\ => controller_0_n_569,
      \genblk2[28].NEUR_V_UP_reg[28]\ => controller_0_n_560,
      \genblk2[29].NEUR_V_DOWN_reg[29]\ => controller_0_n_571,
      \genblk2[29].NEUR_V_UP_reg[29]\ => controller_0_n_570,
      \genblk2[2].NEUR_V_DOWN_reg[2]\ => controller_0_n_581,
      \genblk2[2].NEUR_V_UP_reg[2]\ => controller_0_n_580,
      \genblk2[30].NEUR_V_DOWN_reg[30]\ => controller_0_n_573,
      \genblk2[30].NEUR_V_UP_reg[30]\ => controller_0_n_572,
      \genblk2[31].NEUR_V_DOWN_reg[31]\ => controller_0_n_575,
      \genblk2[31].NEUR_V_UP_reg[31]\ => controller_0_n_574,
      \genblk2[32].NEUR_V_DOWN_reg[32]\ => controller_0_n_505,
      \genblk2[32].NEUR_V_UP_reg[32]\ => controller_0_n_504,
      \genblk2[33].NEUR_V_DOWN_reg[33]\ => controller_0_n_507,
      \genblk2[33].NEUR_V_UP_reg[33]\ => controller_0_n_506,
      \genblk2[34].NEUR_V_DOWN_reg[34]\ => controller_0_n_509,
      \genblk2[34].NEUR_V_UP_reg[34]\ => controller_0_n_508,
      \genblk2[35].NEUR_V_DOWN_reg[35]\ => controller_0_n_511,
      \genblk2[35].NEUR_V_UP_reg[35]\ => controller_0_n_510,
      \genblk2[36].NEUR_V_DOWN_reg[36]\ => controller_0_n_513,
      \genblk2[36].NEUR_V_UP_reg[36]\ => controller_0_n_512,
      \genblk2[37].NEUR_V_DOWN_reg[37]\ => controller_0_n_515,
      \genblk2[37].NEUR_V_UP_reg[37]\ => controller_0_n_514,
      \genblk2[38].NEUR_V_DOWN_reg[38]\ => controller_0_n_517,
      \genblk2[38].NEUR_V_UP_reg[38]\ => controller_0_n_516,
      \genblk2[39].NEUR_V_DOWN_reg[39]\ => controller_0_n_519,
      \genblk2[39].NEUR_V_UP_reg[39]\ => controller_0_n_518,
      \genblk2[3].NEUR_V_DOWN_reg[3]\ => controller_0_n_583,
      \genblk2[3].NEUR_V_UP_reg[3]\ => controller_0_n_582,
      \genblk2[40].NEUR_V_DOWN_reg[40]\ => controller_0_n_521,
      \genblk2[40].NEUR_V_UP_reg[40]\ => controller_0_n_520,
      \genblk2[41].NEUR_V_DOWN_reg[41]\ => controller_0_n_523,
      \genblk2[41].NEUR_V_UP_reg[41]\ => controller_0_n_522,
      \genblk2[42].NEUR_V_DOWN_reg[42]\ => controller_0_n_525,
      \genblk2[42].NEUR_V_UP_reg[42]\ => controller_0_n_524,
      \genblk2[43].NEUR_V_DOWN_reg[43]\ => controller_0_n_527,
      \genblk2[43].NEUR_V_UP_reg[43]\ => controller_0_n_526,
      \genblk2[44].NEUR_V_DOWN_reg[44]\ => controller_0_n_529,
      \genblk2[44].NEUR_V_UP_reg[44]\ => controller_0_n_528,
      \genblk2[45].NEUR_V_DOWN_reg[45]\ => controller_0_n_531,
      \genblk2[45].NEUR_V_UP_reg[45]\ => controller_0_n_530,
      \genblk2[46].NEUR_V_DOWN_reg[46]\ => controller_0_n_533,
      \genblk2[46].NEUR_V_UP_reg[46]\ => controller_0_n_532,
      \genblk2[47].NEUR_V_DOWN_reg[47]\ => controller_0_n_535,
      \genblk2[47].NEUR_V_UP_reg[47]\ => controller_0_n_534,
      \genblk2[48].NEUR_V_DOWN_reg[48]\ => controller_0_n_473,
      \genblk2[48].NEUR_V_UP_reg[48]\ => controller_0_n_472,
      \genblk2[49].NEUR_V_DOWN_reg[49]\ => controller_0_n_475,
      \genblk2[49].NEUR_V_UP_reg[49]\ => controller_0_n_474,
      \genblk2[4].NEUR_V_DOWN_reg[4]\ => controller_0_n_585,
      \genblk2[4].NEUR_V_UP_reg[4]\ => controller_0_n_584,
      \genblk2[50].NEUR_V_DOWN_reg[50]\ => controller_0_n_477,
      \genblk2[50].NEUR_V_UP_reg[50]\ => controller_0_n_476,
      \genblk2[51].NEUR_V_DOWN_reg[51]\ => controller_0_n_479,
      \genblk2[51].NEUR_V_UP_reg[51]\ => controller_0_n_478,
      \genblk2[52].NEUR_V_DOWN_reg[52]\ => controller_0_n_481,
      \genblk2[52].NEUR_V_UP_reg[52]\ => controller_0_n_480,
      \genblk2[53].NEUR_V_DOWN_reg[53]\ => controller_0_n_483,
      \genblk2[53].NEUR_V_UP_reg[53]\ => controller_0_n_482,
      \genblk2[54].NEUR_V_DOWN_reg[54]\ => controller_0_n_485,
      \genblk2[54].NEUR_V_UP_reg[54]\ => controller_0_n_484,
      \genblk2[55].NEUR_V_DOWN_reg[55]\ => controller_0_n_487,
      \genblk2[55].NEUR_V_UP_reg[55]\ => controller_0_n_486,
      \genblk2[56].NEUR_V_DOWN_reg[56]\ => controller_0_n_489,
      \genblk2[56].NEUR_V_UP_reg[56]\ => controller_0_n_488,
      \genblk2[57].NEUR_V_DOWN_reg[57]\ => controller_0_n_491,
      \genblk2[57].NEUR_V_UP_reg[57]\ => controller_0_n_490,
      \genblk2[58].NEUR_V_DOWN_reg[58]\ => controller_0_n_493,
      \genblk2[58].NEUR_V_UP_reg[58]\ => controller_0_n_492,
      \genblk2[59].NEUR_V_DOWN_reg[59]\ => controller_0_n_495,
      \genblk2[59].NEUR_V_UP_reg[59]\ => controller_0_n_494,
      \genblk2[5].NEUR_V_DOWN_reg[5]\ => controller_0_n_587,
      \genblk2[5].NEUR_V_UP_reg[5]\ => controller_0_n_586,
      \genblk2[60].NEUR_V_DOWN_reg[60]\ => controller_0_n_497,
      \genblk2[60].NEUR_V_UP_reg[60]\ => controller_0_n_496,
      \genblk2[61].NEUR_V_DOWN_reg[61]\ => controller_0_n_499,
      \genblk2[61].NEUR_V_UP_reg[61]\ => controller_0_n_498,
      \genblk2[62].NEUR_V_DOWN_reg[62]\ => controller_0_n_501,
      \genblk2[62].NEUR_V_UP_reg[62]\ => controller_0_n_500,
      \genblk2[63].NEUR_V_DOWN_reg[63]\ => controller_0_n_503,
      \genblk2[63].NEUR_V_UP_reg[63]\ => controller_0_n_502,
      \genblk2[64].NEUR_V_DOWN_reg[64]\ => controller_0_n_441,
      \genblk2[64].NEUR_V_UP_reg[64]\ => controller_0_n_440,
      \genblk2[65].NEUR_V_DOWN_reg[65]\ => controller_0_n_443,
      \genblk2[65].NEUR_V_UP_reg[65]\ => controller_0_n_442,
      \genblk2[66].NEUR_V_DOWN_reg[66]\ => controller_0_n_445,
      \genblk2[66].NEUR_V_UP_reg[66]\ => controller_0_n_444,
      \genblk2[67].NEUR_V_DOWN_reg[67]\ => controller_0_n_447,
      \genblk2[67].NEUR_V_UP_reg[67]\ => controller_0_n_446,
      \genblk2[68].NEUR_V_DOWN_reg[68]\ => controller_0_n_449,
      \genblk2[68].NEUR_V_UP_reg[68]\ => controller_0_n_448,
      \genblk2[69].NEUR_V_DOWN_reg[69]\ => controller_0_n_451,
      \genblk2[69].NEUR_V_UP_reg[69]\ => controller_0_n_450,
      \genblk2[6].NEUR_V_DOWN_reg[6]\ => controller_0_n_589,
      \genblk2[6].NEUR_V_UP_reg[6]\ => controller_0_n_588,
      \genblk2[70].NEUR_V_DOWN_reg[70]\ => controller_0_n_453,
      \genblk2[70].NEUR_V_UP_reg[70]\ => controller_0_n_452,
      \genblk2[71].NEUR_V_DOWN_reg[71]\ => controller_0_n_455,
      \genblk2[71].NEUR_V_UP_reg[71]\ => controller_0_n_454,
      \genblk2[72].NEUR_V_DOWN_reg[72]\ => controller_0_n_457,
      \genblk2[72].NEUR_V_UP_reg[72]\ => controller_0_n_456,
      \genblk2[73].NEUR_V_DOWN_reg[73]\ => controller_0_n_459,
      \genblk2[73].NEUR_V_UP_reg[73]\ => controller_0_n_458,
      \genblk2[74].NEUR_V_DOWN_reg[74]\ => controller_0_n_461,
      \genblk2[74].NEUR_V_UP_reg[74]\ => controller_0_n_460,
      \genblk2[75].NEUR_V_DOWN_reg[75]\ => controller_0_n_463,
      \genblk2[75].NEUR_V_UP_reg[75]\ => controller_0_n_462,
      \genblk2[76].NEUR_V_DOWN_reg[76]\ => controller_0_n_465,
      \genblk2[76].NEUR_V_UP_reg[76]\ => controller_0_n_464,
      \genblk2[77].NEUR_V_DOWN_reg[77]\ => controller_0_n_467,
      \genblk2[77].NEUR_V_UP_reg[77]\ => controller_0_n_466,
      \genblk2[78].NEUR_V_DOWN_reg[78]\ => controller_0_n_469,
      \genblk2[78].NEUR_V_UP_reg[78]\ => controller_0_n_468,
      \genblk2[79].NEUR_V_DOWN_reg[79]\ => controller_0_n_471,
      \genblk2[79].NEUR_V_UP_reg[79]\ => controller_0_n_470,
      \genblk2[7].NEUR_V_DOWN_reg[7]\ => controller_0_n_591,
      \genblk2[7].NEUR_V_UP_reg[7]\ => controller_0_n_590,
      \genblk2[80].NEUR_V_DOWN_reg[80]\ => controller_0_n_409,
      \genblk2[80].NEUR_V_UP_reg[80]\ => controller_0_n_408,
      \genblk2[81].NEUR_V_DOWN_reg[81]\ => controller_0_n_411,
      \genblk2[81].NEUR_V_UP_reg[81]\ => controller_0_n_410,
      \genblk2[82].NEUR_V_DOWN_reg[82]\ => controller_0_n_413,
      \genblk2[82].NEUR_V_UP_reg[82]\ => controller_0_n_412,
      \genblk2[83].NEUR_V_DOWN_reg[83]\ => controller_0_n_415,
      \genblk2[83].NEUR_V_UP_reg[83]\ => controller_0_n_414,
      \genblk2[84].NEUR_V_DOWN_reg[84]\ => controller_0_n_417,
      \genblk2[84].NEUR_V_UP_reg[84]\ => controller_0_n_416,
      \genblk2[85].NEUR_V_DOWN_reg[85]\ => controller_0_n_419,
      \genblk2[85].NEUR_V_UP_reg[85]\ => controller_0_n_418,
      \genblk2[86].NEUR_V_DOWN_reg[86]\ => controller_0_n_421,
      \genblk2[86].NEUR_V_UP_reg[86]\ => controller_0_n_420,
      \genblk2[87].NEUR_V_DOWN_reg[87]\ => controller_0_n_423,
      \genblk2[87].NEUR_V_UP_reg[87]\ => controller_0_n_422,
      \genblk2[88].NEUR_V_DOWN_reg[88]\ => controller_0_n_425,
      \genblk2[88].NEUR_V_UP_reg[88]\ => controller_0_n_424,
      \genblk2[89].NEUR_V_DOWN_reg[89]\ => controller_0_n_427,
      \genblk2[89].NEUR_V_UP_reg[89]\ => controller_0_n_426,
      \genblk2[8].NEUR_V_DOWN_reg[8]\ => controller_0_n_593,
      \genblk2[8].NEUR_V_UP_reg[8]\ => controller_0_n_592,
      \genblk2[90].NEUR_V_DOWN_reg[90]\ => controller_0_n_429,
      \genblk2[90].NEUR_V_UP_reg[90]\ => controller_0_n_428,
      \genblk2[91].NEUR_V_DOWN_reg[91]\ => controller_0_n_431,
      \genblk2[91].NEUR_V_UP_reg[91]\ => controller_0_n_430,
      \genblk2[92].NEUR_V_DOWN_reg[92]\ => controller_0_n_433,
      \genblk2[92].NEUR_V_UP_reg[92]\ => controller_0_n_432,
      \genblk2[93].NEUR_V_DOWN_reg[93]\ => controller_0_n_435,
      \genblk2[93].NEUR_V_UP_reg[93]\ => controller_0_n_434,
      \genblk2[94].NEUR_V_DOWN_reg[94]\ => controller_0_n_437,
      \genblk2[94].NEUR_V_UP_reg[94]\ => controller_0_n_436,
      \genblk2[95].NEUR_V_DOWN_reg[95]\ => controller_0_n_439,
      \genblk2[95].NEUR_V_UP_reg[95]\ => controller_0_n_438,
      \genblk2[96].NEUR_V_DOWN_reg[96]\ => controller_0_n_377,
      \genblk2[96].NEUR_V_UP_reg[96]\ => controller_0_n_376,
      \genblk2[97].NEUR_V_DOWN_reg[97]\ => controller_0_n_379,
      \genblk2[97].NEUR_V_UP_reg[97]\ => controller_0_n_378,
      \genblk2[98].NEUR_V_DOWN_reg[98]\ => controller_0_n_381,
      \genblk2[98].NEUR_V_UP_reg[98]\ => controller_0_n_380,
      \genblk2[99].NEUR_V_DOWN_reg[99]\ => controller_0_n_383,
      \genblk2[99].NEUR_V_UP_reg[99]\ => controller_0_n_382,
      \genblk2[9].NEUR_V_DOWN_reg[9]\ => controller_0_n_595,
      \genblk2[9].NEUR_V_UP_reg[9]\ => controller_0_n_594,
      \neur_cnt_reg[4]_0\ => controller_0_n_89,
      \neur_cnt_reg[4]_1\ => controller_0_n_653,
      \neur_cnt_reg[5]_0\ => controller_0_n_88,
      \neur_cnt_reg[7]_0\ => controller_0_n_652,
      neuron_state_event => neuron_state_event,
      \neuron_state_monitor_samp[0]_i_4\ => synaptic_core_0_n_48,
      \neuron_state_monitor_samp[0]_i_4_0\ => synaptic_core_0_n_49,
      p_26_in => p_26_in,
      state_inacc_next0(7 downto 0) => \izh_neuron_0/state_inacc_next0\(10 downto 3),
      synapse_state_event => synapse_state_event,
      synapse_state_event_cond => synapse_state_event_cond
    );
neuron_core_0: entity work.ODIN_design_ODIN_0_0_neuron_core
     port map (
      ADDRARDADDR(7 downto 6) => CTRL_NEURMEM_ADDR(7 downto 6),
      ADDRARDADDR(5) => controller_0_n_88,
      ADDRARDADDR(4) => controller_0_n_89,
      ADDRARDADDR(3 downto 0) => CTRL_NEURMEM_ADDR(3 downto 0),
      \AERIN_ADDR[6]\ => neuron_core_0_n_902,
      \AERIN_ADDR[6]_0\ => neuron_core_0_n_903,
      \AERIN_ADDR[6]_1\ => neuron_core_0_n_904,
      \AERIN_ADDR[6]_10\ => neuron_core_0_n_913,
      \AERIN_ADDR[6]_11\ => neuron_core_0_n_914,
      \AERIN_ADDR[6]_12\ => neuron_core_0_n_915,
      \AERIN_ADDR[6]_13\ => neuron_core_0_n_916,
      \AERIN_ADDR[6]_14\ => neuron_core_0_n_917,
      \AERIN_ADDR[6]_15\ => neuron_core_0_n_918,
      \AERIN_ADDR[6]_16\ => neuron_core_0_n_919,
      \AERIN_ADDR[6]_17\ => neuron_core_0_n_920,
      \AERIN_ADDR[6]_18\ => neuron_core_0_n_921,
      \AERIN_ADDR[6]_19\ => neuron_core_0_n_922,
      \AERIN_ADDR[6]_2\ => neuron_core_0_n_905,
      \AERIN_ADDR[6]_20\ => neuron_core_0_n_923,
      \AERIN_ADDR[6]_21\ => neuron_core_0_n_924,
      \AERIN_ADDR[6]_22\ => neuron_core_0_n_925,
      \AERIN_ADDR[6]_23\ => neuron_core_0_n_926,
      \AERIN_ADDR[6]_24\ => neuron_core_0_n_927,
      \AERIN_ADDR[6]_25\ => neuron_core_0_n_928,
      \AERIN_ADDR[6]_26\ => neuron_core_0_n_929,
      \AERIN_ADDR[6]_27\ => neuron_core_0_n_930,
      \AERIN_ADDR[6]_28\ => neuron_core_0_n_931,
      \AERIN_ADDR[6]_29\ => neuron_core_0_n_932,
      \AERIN_ADDR[6]_3\ => neuron_core_0_n_906,
      \AERIN_ADDR[6]_30\ => neuron_core_0_n_933,
      \AERIN_ADDR[6]_4\ => neuron_core_0_n_907,
      \AERIN_ADDR[6]_5\ => neuron_core_0_n_908,
      \AERIN_ADDR[6]_6\ => neuron_core_0_n_909,
      \AERIN_ADDR[6]_7\ => neuron_core_0_n_910,
      \AERIN_ADDR[6]_8\ => neuron_core_0_n_911,
      \AERIN_ADDR[6]_9\ => neuron_core_0_n_912,
      AEROUT_ADDR119_in => AEROUT_ADDR119_in,
      \AEROUT_ADDR_reg[0]\ => controller_0_n_686,
      CLK => CLK,
      CTRL_AEROUT_POP_NEUR => CTRL_AEROUT_POP_NEUR,
      CTRL_NEURMEM_CS => CTRL_NEURMEM_CS,
      CTRL_NEURMEM_WE => CTRL_NEURMEM_WE,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(6),
      \CTRL_SPI_ADDR_reg[9]\ => neuron_core_0_n_719,
      \CTRL_SPI_ADDR_reg[9]_0\ => neuron_core_0_n_720,
      \CTRL_SPI_ADDR_reg[9]_1\ => neuron_core_0_n_721,
      \CTRL_SPI_ADDR_reg[9]_2\ => neuron_core_0_n_722,
      \CTRL_SPI_ADDR_reg[9]_3\ => neuron_core_0_n_723,
      \CTRL_SPI_ADDR_reg[9]_4\ => neuron_core_0_n_724,
      \CTRL_SPI_ADDR_reg[9]_5\ => neuron_core_0_n_725,
      \CTRL_SPI_ADDR_reg[9]_6\ => neuron_core_0_n_726,
      CTRL_SYNARRAY_ADDR(3 downto 0) => CTRL_SYNARRAY_ADDR(3 downto 0),
      D(85 downto 80) => neuron_data(127 downto 122),
      D(79 downto 77) => neuron_data(111 downto 109),
      D(76) => neuron_data(104),
      D(75 downto 73) => neuron_data(102 downto 100),
      D(72 downto 71) => neuron_data(91 downto 90),
      D(70) => neuron_data(88),
      D(69 downto 0) => neuron_data(69 downto 0),
      DI(0) => controller_0_n_697,
      \FSM_sequential_state_reg[0]\ => neuron_core_0_n_522,
      \FSM_sequential_state_reg[0]_0\ => neuron_core_0_n_524,
      \FSM_sequential_state_reg[0]_1\ => neuron_core_0_n_525,
      \FSM_sequential_state_reg[0]_2\ => neuron_core_0_n_542,
      \FSM_sequential_state_reg[0]_3\ => neuron_core_0_n_551,
      \FSM_sequential_state_reg[0]_4\ => neuron_core_0_n_554,
      \FSM_sequential_state_reg[0]_5\ => neuron_core_0_n_791,
      \FSM_sequential_state_reg[0]_6\ => neuron_core_0_n_813,
      \FSM_sequential_state_reg[0]_7\ => neuron_core_0_n_847,
      \FSM_sequential_state_reg[0]_8\ => neuron_core_0_n_861,
      NEUR_STATE_MONITOR(7 downto 6) => NEUR_STATE_MONITOR(14 downto 13),
      NEUR_STATE_MONITOR(5 downto 4) => NEUR_STATE_MONITOR(9 downto 8),
      NEUR_STATE_MONITOR(3 downto 0) => NEUR_STATE_MONITOR(3 downto 0),
      NEUR_V_DOWN(255 downto 0) => NEUR_V_DOWN(255 downto 0),
      NEUR_V_UP(255 downto 0) => NEUR_V_UP(255 downto 0),
      O(2) => neuron_core_0_n_5,
      O(1) => neuron_core_0_n_6,
      O(0) => neuron_core_0_n_7,
      Q(5) => scheduler_0_n_3,
      Q(4) => scheduler_0_n_4,
      Q(3) => scheduler_0_n_5,
      Q(2) => scheduler_0_n_6,
      Q(1) => scheduler_0_n_7,
      Q(0) => scheduler_0_n_8,
      Qr(111 downto 104) => NEUR_STATE(127 downto 120),
      Qr(103 downto 102) => NEUR_STATE(115 downto 114),
      Qr(101 downto 94) => NEUR_STATE(111 downto 104),
      Qr(93 downto 90) => NEUR_STATE(102 downto 99),
      Qr(89 downto 82) => NEUR_STATE(95 downto 88),
      Qr(81) => NEUR_STATE(86),
      Qr(80 downto 0) => NEUR_STATE(80 downto 0),
      RST_sync_reg => neuron_core_0_n_520,
      S(0) => synaptic_core_0_n_44,
      SPI_AER_SRC_CTRL_nNEUR => SPI_AER_SRC_CTRL_nNEUR,
      SPI_AER_SRC_CTRL_nNEUR_reg => neuron_core_0_n_718,
      SPI_GATE_ACTIVITY_sync => SPI_GATE_ACTIVITY_sync,
      SPI_GATE_ACTIVITY_sync_reg => neuron_core_0_n_938,
      SPI_OPEN_LOOP_sync => SPI_OPEN_LOOP_sync,
      SPI_OPEN_LOOP_sync_reg => neuron_core_0_n_521,
      SPI_OPEN_LOOP_sync_reg_0 => neuron_core_0_n_523,
      SPI_OPEN_LOOP_sync_reg_1 => neuron_core_0_n_527,
      SPI_OPEN_LOOP_sync_reg_10 => neuron_core_0_n_787,
      SPI_OPEN_LOOP_sync_reg_11 => neuron_core_0_n_798,
      SPI_OPEN_LOOP_sync_reg_12 => neuron_core_0_n_805,
      SPI_OPEN_LOOP_sync_reg_13 => neuron_core_0_n_820,
      SPI_OPEN_LOOP_sync_reg_14 => neuron_core_0_n_829,
      SPI_OPEN_LOOP_sync_reg_15 => neuron_core_0_n_834,
      SPI_OPEN_LOOP_sync_reg_16 => neuron_core_0_n_844,
      SPI_OPEN_LOOP_sync_reg_17 => neuron_core_0_n_859,
      SPI_OPEN_LOOP_sync_reg_18 => neuron_core_0_n_863,
      SPI_OPEN_LOOP_sync_reg_19 => neuron_core_0_n_868,
      SPI_OPEN_LOOP_sync_reg_2 => neuron_core_0_n_529,
      SPI_OPEN_LOOP_sync_reg_20 => neuron_core_0_n_870,
      SPI_OPEN_LOOP_sync_reg_21 => neuron_core_0_n_872,
      SPI_OPEN_LOOP_sync_reg_22 => neuron_core_0_n_881,
      SPI_OPEN_LOOP_sync_reg_23 => neuron_core_0_n_893,
      SPI_OPEN_LOOP_sync_reg_24 => neuron_core_0_n_894,
      SPI_OPEN_LOOP_sync_reg_25 => neuron_core_0_n_895,
      SPI_OPEN_LOOP_sync_reg_26 => neuron_core_0_n_896,
      SPI_OPEN_LOOP_sync_reg_27 => neuron_core_0_n_897,
      SPI_OPEN_LOOP_sync_reg_28 => neuron_core_0_n_898,
      SPI_OPEN_LOOP_sync_reg_29 => neuron_core_0_n_900,
      SPI_OPEN_LOOP_sync_reg_3 => neuron_core_0_n_687,
      SPI_OPEN_LOOP_sync_reg_30 => neuron_core_0_n_901,
      SPI_OPEN_LOOP_sync_reg_4 => neuron_core_0_n_688,
      SPI_OPEN_LOOP_sync_reg_5 => neuron_core_0_n_690,
      SPI_OPEN_LOOP_sync_reg_6 => neuron_core_0_n_695,
      SPI_OPEN_LOOP_sync_reg_7 => neuron_core_0_n_750,
      SPI_OPEN_LOOP_sync_reg_8 => neuron_core_0_n_767,
      SPI_OPEN_LOOP_sync_reg_9 => neuron_core_0_n_783,
      SRAM_reg_0 => neuron_core_0_n_526,
      SRAM_reg_0_0 => neuron_core_0_n_530,
      SRAM_reg_0_1 => neuron_core_0_n_531,
      SRAM_reg_0_10 => neuron_core_0_n_549,
      SRAM_reg_0_11 => neuron_core_0_n_550,
      SRAM_reg_0_12 => neuron_core_0_n_552,
      SRAM_reg_0_13 => neuron_core_0_n_553,
      SRAM_reg_0_14 => neuron_core_0_n_556,
      SRAM_reg_0_15 => neuron_core_0_n_558,
      SRAM_reg_0_16 => neuron_core_0_n_560,
      SRAM_reg_0_17 => neuron_core_0_n_563,
      SRAM_reg_0_18 => neuron_core_0_n_565,
      SRAM_reg_0_19 => neuron_core_0_n_566,
      SRAM_reg_0_2(3 downto 2) => NEUR_EVENT_OUT(6 downto 5),
      SRAM_reg_0_2(1 downto 0) => NEUR_EVENT_OUT(3 downto 2),
      SRAM_reg_0_20 => neuron_core_0_n_679,
      SRAM_reg_0_21 => neuron_core_0_n_680,
      SRAM_reg_0_22 => neuron_core_0_n_682,
      SRAM_reg_0_23 => neuron_core_0_n_683,
      SRAM_reg_0_24 => neuron_core_0_n_686,
      SRAM_reg_0_25 => neuron_core_0_n_707,
      SRAM_reg_0_26 => neuron_core_0_n_710,
      SRAM_reg_0_27 => neuron_core_0_n_713,
      SRAM_reg_0_28 => neuron_core_0_n_714,
      SRAM_reg_0_29 => neuron_core_0_n_715,
      SRAM_reg_0_3 => neuron_core_0_n_537,
      SRAM_reg_0_30 => neuron_core_0_n_716,
      SRAM_reg_0_31 => neuron_core_0_n_786,
      SRAM_reg_0_32 => neuron_core_0_n_789,
      SRAM_reg_0_33 => neuron_core_0_n_795,
      SRAM_reg_0_34 => neuron_core_0_n_797,
      SRAM_reg_0_35 => neuron_core_0_n_821,
      SRAM_reg_0_36 => neuron_core_0_n_830,
      SRAM_reg_0_37 => neuron_core_0_n_851,
      SRAM_reg_0_38 => neuron_core_0_n_864,
      SRAM_reg_0_39 => neuron_core_0_n_877,
      SRAM_reg_0_4 => neuron_core_0_n_539,
      SRAM_reg_0_40 => neuron_core_0_n_878,
      SRAM_reg_0_41 => neuron_core_0_n_885,
      SRAM_reg_0_42 => neuron_core_0_n_890,
      SRAM_reg_0_43 => neuron_core_0_n_934,
      SRAM_reg_0_44 => neuron_core_0_n_936,
      SRAM_reg_0_45 => neuron_core_0_n_937,
      SRAM_reg_0_46 => neuron_core_0_n_939,
      SRAM_reg_0_47 => neuron_core_0_n_940,
      SRAM_reg_0_48 => neuron_core_0_n_942,
      SRAM_reg_0_49 => neuron_core_0_n_953,
      SRAM_reg_0_5 => neuron_core_0_n_543,
      SRAM_reg_0_50 => neuron_core_0_n_955,
      SRAM_reg_0_51 => neuron_core_0_n_956,
      SRAM_reg_0_52 => neuron_core_0_n_957,
      SRAM_reg_0_53 => spi_slave_0_n_219,
      SRAM_reg_0_54 => spi_slave_0_n_218,
      SRAM_reg_0_6 => neuron_core_0_n_544,
      SRAM_reg_0_7 => neuron_core_0_n_546,
      SRAM_reg_0_8 => neuron_core_0_n_547,
      SRAM_reg_0_9 => neuron_core_0_n_548,
      \SRAM_reg_0_i_94__0\(0) => controller_0_n_709,
      \SRAM_reg_0_i_94__0_0\(0) => syn_weight(1),
      SRAM_reg_1(0) => neuron_core_0_n_0,
      SRAM_reg_1_0(3) => neuron_core_0_n_1,
      SRAM_reg_1_0(2) => neuron_core_0_n_2,
      SRAM_reg_1_0(1) => neuron_core_0_n_3,
      SRAM_reg_1_0(0) => neuron_core_0_n_4,
      SRAM_reg_1_1 => neuron_core_0_n_684,
      SRAM_reg_1_10 => neuron_core_0_n_951,
      SRAM_reg_1_11 => neuron_core_0_n_952,
      SRAM_reg_1_12 => neuron_core_0_n_954,
      SRAM_reg_1_13 => controller_0_n_608,
      SRAM_reg_1_14 => spi_slave_0_n_202,
      SRAM_reg_1_15(7 downto 0) => CTRL_PROG_DATA(7 downto 0),
      SRAM_reg_1_16 => spi_slave_0_n_225,
      SRAM_reg_1_17 => spi_slave_0_n_220,
      SRAM_reg_1_18 => spi_slave_0_n_224,
      SRAM_reg_1_19 => spi_slave_0_n_222,
      SRAM_reg_1_2 => neuron_core_0_n_692,
      SRAM_reg_1_20 => spi_slave_0_n_223,
      SRAM_reg_1_21 => spi_slave_0_n_221,
      SRAM_reg_1_22 => spi_slave_0_n_208,
      SRAM_reg_1_23 => spi_slave_0_n_206,
      SRAM_reg_1_24 => spi_slave_0_n_230,
      SRAM_reg_1_25 => controller_0_n_40,
      SRAM_reg_1_26 => spi_slave_0_n_211,
      SRAM_reg_1_27 => spi_slave_0_n_215,
      SRAM_reg_1_28 => spi_slave_0_n_216,
      SRAM_reg_1_29 => spi_slave_0_n_207,
      SRAM_reg_1_3 => neuron_core_0_n_696,
      SRAM_reg_1_30 => spi_slave_0_n_209,
      SRAM_reg_1_31 => spi_slave_0_n_232,
      SRAM_reg_1_32 => spi_slave_0_n_231,
      SRAM_reg_1_33 => spi_slave_0_n_200,
      SRAM_reg_1_34 => spi_slave_0_n_201,
      SRAM_reg_1_35 => spi_slave_0_n_214,
      SRAM_reg_1_36 => spi_slave_0_n_212,
      SRAM_reg_1_37 => spi_slave_0_n_210,
      SRAM_reg_1_38 => spi_slave_0_n_185,
      SRAM_reg_1_39 => controller_0_n_39,
      SRAM_reg_1_4 => neuron_core_0_n_705,
      SRAM_reg_1_40 => spi_slave_0_n_184,
      SRAM_reg_1_41 => spi_slave_0_n_205,
      SRAM_reg_1_42 => spi_slave_0_n_186,
      SRAM_reg_1_43 => controller_0_n_708,
      SRAM_reg_1_44 => spi_slave_0_n_227,
      SRAM_reg_1_45 => spi_slave_0_n_204,
      SRAM_reg_1_46 => spi_slave_0_n_226,
      SRAM_reg_1_47 => spi_slave_0_n_217,
      SRAM_reg_1_48 => spi_slave_0_n_188,
      SRAM_reg_1_49 => spi_slave_0_n_191,
      SRAM_reg_1_5 => neuron_core_0_n_706,
      SRAM_reg_1_50 => spi_slave_0_n_229,
      SRAM_reg_1_51 => controller_0_n_41,
      SRAM_reg_1_52 => spi_slave_0_n_203,
      SRAM_reg_1_53 => spi_slave_0_n_193,
      SRAM_reg_1_54 => spi_slave_0_n_192,
      SRAM_reg_1_55 => controller_0_n_42,
      SRAM_reg_1_56 => spi_slave_0_n_198,
      SRAM_reg_1_57 => spi_slave_0_n_199,
      SRAM_reg_1_58 => spi_slave_0_n_197,
      SRAM_reg_1_59 => spi_slave_0_n_196,
      SRAM_reg_1_6 => neuron_core_0_n_708,
      SRAM_reg_1_7 => neuron_core_0_n_935,
      SRAM_reg_1_8 => neuron_core_0_n_941,
      SRAM_reg_1_9(7 downto 0) => \izh_neuron_0/state_inacc_next0\(10 downto 3),
      SRAM_reg_1_i_130 => scheduler_0_n_92,
      SRAM_reg_1_i_130_0 => controller_0_n_43,
      SRAM_reg_1_i_130_1 => controller_0_n_652,
      SRAM_reg_1_i_130_2 => scheduler_0_n_91,
      SRAM_reg_1_i_249 => controller_0_n_701,
      SRAM_reg_1_i_249_0 => controller_0_n_700,
      SRAM_reg_1_i_249_1 => controller_0_n_703,
      SRAM_reg_1_i_249_2 => controller_0_n_702,
      SRAM_reg_1_i_250 => controller_0_n_705,
      SRAM_reg_1_i_250_0 => controller_0_n_704,
      SRAM_reg_1_i_250_1 => controller_0_n_706,
      SRAM_reg_1_i_250_2 => controller_0_n_707,
      \empty_i_10__19\ => controller_0_n_671,
      \empty_i_10__4\ => controller_0_n_5,
      \empty_i_11__11\ => scheduler_0_n_95,
      \empty_i_14__1\ => scheduler_0_n_101,
      \empty_i_17__1\ => scheduler_0_n_54,
      \empty_i_3__30\ => scheduler_0_n_12,
      \empty_i_5__14\ => scheduler_0_n_20,
      \empty_i_5__15\ => scheduler_0_n_55,
      \empty_i_5__48\ => scheduler_0_n_21,
      \empty_i_5__7\ => scheduler_0_n_19,
      \empty_i_5__7_0\ => scheduler_0_n_16,
      \empty_i_6__13\ => scheduler_0_n_14,
      \empty_i_6__15\ => scheduler_0_n_99,
      \empty_i_6__24\ => scheduler_0_n_58,
      \empty_i_6__29\ => scheduler_0_n_57,
      \empty_i_6__36\ => controller_0_n_6,
      \empty_i_7__17\ => controller_0_n_670,
      \empty_i_7__36\ => scheduler_0_n_104,
      \empty_i_7__36_0\ => scheduler_0_n_96,
      \empty_i_7__37\ => scheduler_0_n_103,
      \empty_i_7__5\ => scheduler_0_n_15,
      \empty_i_9__23\ => scheduler_0_n_100,
      \empty_i_9__23_0\ => scheduler_0_n_13,
      \empty_i_9__24\ => scheduler_0_n_56,
      event_inh => \izh_neuron_0/event_inh\,
      \fill_cnt[4]_i_3__21\ => scheduler_0_n_98,
      \fill_cnt[4]_i_3__25\ => scheduler_0_n_94,
      \fill_cnt[4]_i_3__41\ => scheduler_0_n_18,
      \fill_cnt[4]_i_3__41_0\ => scheduler_0_n_17,
      \fill_cnt[4]_i_4__24\ => scheduler_0_n_102,
      \fill_cnt[4]_i_8__0\ => controller_0_n_677,
      \genblk1[0].mem_reg[0][8]\ => scheduler_0_n_10,
      \genblk1[0].mem_reg[0][8]_0\ => scheduler_0_n_11,
      \genblk1[0].mem_reg[0][8]_1\ => scheduler_0_n_9,
      \genblk1[0].mem_reg[0][8]_2\ => scheduler_0_n_62,
      \genblk1[0].mem_reg[0][8]_3\ => scheduler_0_n_60,
      \genblk1[0].mem_reg[0][8]_4\ => scheduler_0_n_59,
      \genblk1[3].mem[3][8]_i_10__0\ => controller_0_n_672,
      \genblk1[3].mem[3][8]_i_13__0\ => neuron_core_0_n_794,
      \genblk1[3].mem[3][8]_i_25\ => controller_0_n_675,
      \genblk1[3].mem[3][8]_i_36\ => controller_0_n_676,
      \genblk1[3].mem[3][8]_i_4__18\ => scheduler_0_n_97,
      \genblk1[3].mem[3][8]_i_4__38\ => scheduler_0_n_105,
      \genblk1[3].mem[3][8]_i_5__33\ => controller_0_n_674,
      \genblk1[3].mem[3][8]_i_5__6\ => scheduler_0_n_93,
      \genblk1[3].mem[3][8]_i_5__6_0\ => scheduler_0_n_61,
      \genblk1[3].mem[3][8]_i_8__28\ => controller_0_n_673,
      \genblk2[0].NEUR_V_DOWN_reg[0]_0\ => controller_0_n_577,
      \genblk2[0].NEUR_V_UP_reg[0]_0\ => controller_0_n_576,
      \genblk2[100].NEUR_V_DOWN_reg[100]_0\ => controller_0_n_385,
      \genblk2[100].NEUR_V_UP_reg[100]_0\ => controller_0_n_384,
      \genblk2[101].NEUR_V_DOWN_reg[101]_0\ => controller_0_n_387,
      \genblk2[101].NEUR_V_UP_reg[101]_0\ => controller_0_n_386,
      \genblk2[102].NEUR_V_DOWN_reg[102]_0\ => controller_0_n_389,
      \genblk2[102].NEUR_V_UP_reg[102]_0\ => controller_0_n_388,
      \genblk2[103].NEUR_V_DOWN_reg[103]_0\ => controller_0_n_391,
      \genblk2[103].NEUR_V_UP_reg[103]_0\ => controller_0_n_390,
      \genblk2[104].NEUR_V_DOWN_reg[104]_0\ => controller_0_n_393,
      \genblk2[104].NEUR_V_UP_reg[104]_0\ => controller_0_n_392,
      \genblk2[105].NEUR_V_DOWN_reg[105]_0\ => controller_0_n_395,
      \genblk2[105].NEUR_V_UP_reg[105]_0\ => controller_0_n_394,
      \genblk2[106].NEUR_V_DOWN_reg[106]_0\ => controller_0_n_397,
      \genblk2[106].NEUR_V_UP_reg[106]_0\ => controller_0_n_396,
      \genblk2[107].NEUR_V_DOWN_reg[107]_0\ => controller_0_n_399,
      \genblk2[107].NEUR_V_UP_reg[107]_0\ => controller_0_n_398,
      \genblk2[108].NEUR_V_DOWN_reg[108]_0\ => controller_0_n_401,
      \genblk2[108].NEUR_V_UP_reg[108]_0\ => controller_0_n_400,
      \genblk2[109].NEUR_V_DOWN_reg[109]_0\ => controller_0_n_403,
      \genblk2[109].NEUR_V_UP_reg[109]_0\ => controller_0_n_402,
      \genblk2[10].NEUR_V_DOWN_reg[10]_0\ => controller_0_n_597,
      \genblk2[10].NEUR_V_UP_reg[10]_0\ => controller_0_n_596,
      \genblk2[110].NEUR_V_DOWN_reg[110]_0\ => controller_0_n_405,
      \genblk2[110].NEUR_V_UP_reg[110]_0\ => controller_0_n_404,
      \genblk2[111].NEUR_V_DOWN_reg[111]_0\ => controller_0_n_407,
      \genblk2[111].NEUR_V_UP_reg[111]_0\ => controller_0_n_406,
      \genblk2[112].NEUR_V_DOWN_reg[112]_0\ => controller_0_n_345,
      \genblk2[112].NEUR_V_UP_reg[112]_0\ => controller_0_n_344,
      \genblk2[113].NEUR_V_DOWN_reg[113]_0\ => controller_0_n_347,
      \genblk2[113].NEUR_V_UP_reg[113]_0\ => controller_0_n_346,
      \genblk2[114].NEUR_V_DOWN_reg[114]_0\ => controller_0_n_349,
      \genblk2[114].NEUR_V_UP_reg[114]_0\ => controller_0_n_348,
      \genblk2[115].NEUR_V_DOWN_reg[115]_0\ => controller_0_n_351,
      \genblk2[115].NEUR_V_UP_reg[115]_0\ => controller_0_n_350,
      \genblk2[116].NEUR_V_DOWN_reg[116]_0\ => controller_0_n_353,
      \genblk2[116].NEUR_V_UP_reg[116]_0\ => controller_0_n_352,
      \genblk2[117].NEUR_V_DOWN_reg[117]_0\ => controller_0_n_355,
      \genblk2[117].NEUR_V_UP_reg[117]_0\ => controller_0_n_354,
      \genblk2[118].NEUR_V_DOWN_reg[118]_0\ => controller_0_n_357,
      \genblk2[118].NEUR_V_UP_reg[118]_0\ => controller_0_n_356,
      \genblk2[119].NEUR_V_DOWN_reg[119]_0\ => controller_0_n_359,
      \genblk2[119].NEUR_V_UP_reg[119]_0\ => controller_0_n_358,
      \genblk2[11].NEUR_V_DOWN_reg[11]_0\ => controller_0_n_599,
      \genblk2[11].NEUR_V_UP_reg[11]_0\ => controller_0_n_598,
      \genblk2[120].NEUR_V_DOWN_reg[120]_0\ => controller_0_n_361,
      \genblk2[120].NEUR_V_UP_reg[120]_0\ => controller_0_n_360,
      \genblk2[121].NEUR_V_DOWN_reg[121]_0\ => controller_0_n_363,
      \genblk2[121].NEUR_V_UP_reg[121]_0\ => controller_0_n_362,
      \genblk2[122].NEUR_V_DOWN_reg[122]_0\ => controller_0_n_365,
      \genblk2[122].NEUR_V_UP_reg[122]_0\ => controller_0_n_364,
      \genblk2[123].NEUR_V_DOWN_reg[123]_0\ => controller_0_n_367,
      \genblk2[123].NEUR_V_UP_reg[123]_0\ => controller_0_n_366,
      \genblk2[124].NEUR_V_DOWN_reg[124]_0\ => controller_0_n_369,
      \genblk2[124].NEUR_V_UP_reg[124]_0\ => controller_0_n_368,
      \genblk2[125].NEUR_V_DOWN_reg[125]_0\ => controller_0_n_371,
      \genblk2[125].NEUR_V_UP_reg[125]_0\ => controller_0_n_370,
      \genblk2[126].NEUR_V_DOWN_reg[126]_0\ => controller_0_n_373,
      \genblk2[126].NEUR_V_UP_reg[126]_0\ => controller_0_n_372,
      \genblk2[127].NEUR_V_DOWN_reg[127]_0\ => controller_0_n_375,
      \genblk2[127].NEUR_V_UP_reg[127]_0\ => controller_0_n_374,
      \genblk2[128].NEUR_V_DOWN_reg[128]_0\ => controller_0_n_313,
      \genblk2[128].NEUR_V_UP_reg[128]_0\ => controller_0_n_312,
      \genblk2[129].NEUR_V_DOWN_reg[129]_0\ => controller_0_n_315,
      \genblk2[129].NEUR_V_UP_reg[129]_0\ => controller_0_n_314,
      \genblk2[12].NEUR_V_DOWN_reg[12]_0\ => controller_0_n_601,
      \genblk2[12].NEUR_V_UP_reg[12]_0\ => controller_0_n_600,
      \genblk2[130].NEUR_V_DOWN_reg[130]_0\ => controller_0_n_317,
      \genblk2[130].NEUR_V_UP_reg[130]_0\ => controller_0_n_316,
      \genblk2[131].NEUR_V_DOWN_reg[131]_0\ => controller_0_n_319,
      \genblk2[131].NEUR_V_UP_reg[131]_0\ => controller_0_n_318,
      \genblk2[132].NEUR_V_DOWN_reg[132]_0\ => controller_0_n_321,
      \genblk2[132].NEUR_V_UP_reg[132]_0\ => controller_0_n_320,
      \genblk2[133].NEUR_V_DOWN_reg[133]_0\ => controller_0_n_323,
      \genblk2[133].NEUR_V_UP_reg[133]_0\ => controller_0_n_322,
      \genblk2[134].NEUR_V_DOWN_reg[134]_0\ => controller_0_n_325,
      \genblk2[134].NEUR_V_UP_reg[134]_0\ => controller_0_n_324,
      \genblk2[135].NEUR_V_DOWN_reg[135]_0\ => controller_0_n_327,
      \genblk2[135].NEUR_V_UP_reg[135]_0\ => controller_0_n_326,
      \genblk2[136].NEUR_V_DOWN_reg[136]_0\ => controller_0_n_329,
      \genblk2[136].NEUR_V_UP_reg[136]_0\ => controller_0_n_328,
      \genblk2[137].NEUR_V_DOWN_reg[137]_0\ => controller_0_n_331,
      \genblk2[137].NEUR_V_UP_reg[137]_0\ => controller_0_n_330,
      \genblk2[138].NEUR_V_DOWN_reg[138]_0\ => controller_0_n_333,
      \genblk2[138].NEUR_V_UP_reg[138]_0\ => controller_0_n_332,
      \genblk2[139].NEUR_V_DOWN_reg[139]_0\ => controller_0_n_335,
      \genblk2[139].NEUR_V_UP_reg[139]_0\ => controller_0_n_334,
      \genblk2[13].NEUR_V_DOWN_reg[13]_0\ => controller_0_n_603,
      \genblk2[13].NEUR_V_UP_reg[13]_0\ => controller_0_n_602,
      \genblk2[140].NEUR_V_DOWN_reg[140]_0\ => controller_0_n_337,
      \genblk2[140].NEUR_V_UP_reg[140]_0\ => controller_0_n_336,
      \genblk2[141].NEUR_V_DOWN_reg[141]_0\ => controller_0_n_339,
      \genblk2[141].NEUR_V_UP_reg[141]_0\ => controller_0_n_338,
      \genblk2[142].NEUR_V_DOWN_reg[142]_0\ => controller_0_n_341,
      \genblk2[142].NEUR_V_UP_reg[142]_0\ => controller_0_n_340,
      \genblk2[143].NEUR_V_DOWN_reg[143]_0\ => controller_0_n_343,
      \genblk2[143].NEUR_V_UP_reg[143]_0\ => controller_0_n_342,
      \genblk2[144].NEUR_V_DOWN_reg[144]_0\ => controller_0_n_281,
      \genblk2[144].NEUR_V_UP_reg[144]_0\ => controller_0_n_280,
      \genblk2[145].NEUR_V_DOWN_reg[145]_0\ => controller_0_n_283,
      \genblk2[145].NEUR_V_UP_reg[145]_0\ => controller_0_n_282,
      \genblk2[146].NEUR_V_DOWN_reg[146]_0\ => controller_0_n_285,
      \genblk2[146].NEUR_V_UP_reg[146]_0\ => controller_0_n_284,
      \genblk2[147].NEUR_V_DOWN_reg[147]_0\ => controller_0_n_287,
      \genblk2[147].NEUR_V_UP_reg[147]_0\ => controller_0_n_286,
      \genblk2[148].NEUR_V_DOWN_reg[148]_0\ => controller_0_n_289,
      \genblk2[148].NEUR_V_UP_reg[148]_0\ => controller_0_n_288,
      \genblk2[149].NEUR_V_DOWN_reg[149]_0\ => controller_0_n_291,
      \genblk2[149].NEUR_V_UP_reg[149]_0\ => controller_0_n_290,
      \genblk2[14].NEUR_V_DOWN_reg[14]_0\ => controller_0_n_605,
      \genblk2[14].NEUR_V_UP_reg[14]_0\ => controller_0_n_604,
      \genblk2[150].NEUR_V_DOWN_reg[150]_0\ => controller_0_n_293,
      \genblk2[150].NEUR_V_UP_reg[150]_0\ => controller_0_n_292,
      \genblk2[151].NEUR_V_DOWN_reg[151]_0\ => controller_0_n_295,
      \genblk2[151].NEUR_V_UP_reg[151]_0\ => controller_0_n_294,
      \genblk2[152].NEUR_V_DOWN_reg[152]_0\ => controller_0_n_297,
      \genblk2[152].NEUR_V_UP_reg[152]_0\ => controller_0_n_296,
      \genblk2[153].NEUR_V_DOWN_reg[153]_0\ => controller_0_n_299,
      \genblk2[153].NEUR_V_UP_reg[153]_0\ => controller_0_n_298,
      \genblk2[154].NEUR_V_DOWN_reg[154]_0\ => controller_0_n_301,
      \genblk2[154].NEUR_V_UP_reg[154]_0\ => controller_0_n_300,
      \genblk2[155].NEUR_V_DOWN_reg[155]_0\ => controller_0_n_303,
      \genblk2[155].NEUR_V_UP_reg[155]_0\ => controller_0_n_302,
      \genblk2[156].NEUR_V_DOWN_reg[156]_0\ => controller_0_n_305,
      \genblk2[156].NEUR_V_UP_reg[156]_0\ => controller_0_n_304,
      \genblk2[157].NEUR_V_DOWN_reg[157]_0\ => controller_0_n_307,
      \genblk2[157].NEUR_V_UP_reg[157]_0\ => controller_0_n_306,
      \genblk2[158].NEUR_V_DOWN_reg[158]_0\ => controller_0_n_309,
      \genblk2[158].NEUR_V_UP_reg[158]_0\ => controller_0_n_308,
      \genblk2[159].NEUR_V_DOWN_reg[159]_0\ => controller_0_n_311,
      \genblk2[159].NEUR_V_UP_reg[159]_0\ => controller_0_n_310,
      \genblk2[15].NEUR_V_DOWN_reg[15]_0\ => controller_0_n_607,
      \genblk2[15].NEUR_V_UP_reg[15]_0\ => controller_0_n_606,
      \genblk2[160].NEUR_V_DOWN_reg[160]_0\ => controller_0_n_249,
      \genblk2[160].NEUR_V_UP_reg[160]_0\ => controller_0_n_248,
      \genblk2[161].NEUR_V_DOWN_reg[161]_0\ => controller_0_n_251,
      \genblk2[161].NEUR_V_UP_reg[161]_0\ => controller_0_n_250,
      \genblk2[162].NEUR_V_DOWN_reg[162]_0\ => controller_0_n_253,
      \genblk2[162].NEUR_V_UP_reg[162]_0\ => controller_0_n_252,
      \genblk2[163].NEUR_V_DOWN_reg[163]_0\ => controller_0_n_255,
      \genblk2[163].NEUR_V_UP_reg[163]_0\ => controller_0_n_254,
      \genblk2[164].NEUR_V_DOWN_reg[164]_0\ => controller_0_n_257,
      \genblk2[164].NEUR_V_UP_reg[164]_0\ => controller_0_n_256,
      \genblk2[165].NEUR_V_DOWN_reg[165]_0\ => controller_0_n_259,
      \genblk2[165].NEUR_V_UP_reg[165]_0\ => controller_0_n_258,
      \genblk2[166].NEUR_V_DOWN_reg[166]_0\ => controller_0_n_261,
      \genblk2[166].NEUR_V_UP_reg[166]_0\ => controller_0_n_260,
      \genblk2[167].NEUR_V_DOWN_reg[167]_0\ => controller_0_n_263,
      \genblk2[167].NEUR_V_UP_reg[167]_0\ => controller_0_n_262,
      \genblk2[168].NEUR_V_DOWN_reg[168]_0\ => controller_0_n_265,
      \genblk2[168].NEUR_V_UP_reg[168]_0\ => controller_0_n_264,
      \genblk2[169].NEUR_V_DOWN_reg[169]_0\ => controller_0_n_267,
      \genblk2[169].NEUR_V_UP_reg[169]_0\ => controller_0_n_266,
      \genblk2[16].NEUR_V_DOWN_reg[16]_0\ => controller_0_n_537,
      \genblk2[16].NEUR_V_UP_reg[16]_0\ => controller_0_n_536,
      \genblk2[170].NEUR_V_DOWN_reg[170]_0\ => controller_0_n_269,
      \genblk2[170].NEUR_V_UP_reg[170]_0\ => controller_0_n_268,
      \genblk2[171].NEUR_V_DOWN_reg[171]_0\ => controller_0_n_271,
      \genblk2[171].NEUR_V_UP_reg[171]_0\ => controller_0_n_270,
      \genblk2[172].NEUR_V_DOWN_reg[172]_0\ => controller_0_n_273,
      \genblk2[172].NEUR_V_UP_reg[172]_0\ => controller_0_n_272,
      \genblk2[173].NEUR_V_DOWN_reg[173]_0\ => controller_0_n_275,
      \genblk2[173].NEUR_V_UP_reg[173]_0\ => controller_0_n_274,
      \genblk2[174].NEUR_V_DOWN_reg[174]_0\ => controller_0_n_277,
      \genblk2[174].NEUR_V_UP_reg[174]_0\ => controller_0_n_276,
      \genblk2[175].NEUR_V_DOWN_reg[175]_0\ => controller_0_n_279,
      \genblk2[175].NEUR_V_UP_reg[175]_0\ => controller_0_n_278,
      \genblk2[176].NEUR_V_DOWN_reg[176]_0\ => controller_0_n_217,
      \genblk2[176].NEUR_V_UP_reg[176]_0\ => controller_0_n_216,
      \genblk2[177].NEUR_V_DOWN_reg[177]_0\ => controller_0_n_219,
      \genblk2[177].NEUR_V_UP_reg[177]_0\ => controller_0_n_218,
      \genblk2[178].NEUR_V_DOWN_reg[178]_0\ => controller_0_n_221,
      \genblk2[178].NEUR_V_UP_reg[178]_0\ => controller_0_n_220,
      \genblk2[179].NEUR_V_DOWN_reg[179]_0\ => controller_0_n_223,
      \genblk2[179].NEUR_V_UP_reg[179]_0\ => controller_0_n_222,
      \genblk2[17].NEUR_V_DOWN_reg[17]_0\ => controller_0_n_539,
      \genblk2[17].NEUR_V_UP_reg[17]_0\ => controller_0_n_538,
      \genblk2[180].NEUR_V_DOWN_reg[180]_0\ => controller_0_n_225,
      \genblk2[180].NEUR_V_UP_reg[180]_0\ => controller_0_n_224,
      \genblk2[181].NEUR_V_DOWN_reg[181]_0\ => controller_0_n_227,
      \genblk2[181].NEUR_V_UP_reg[181]_0\ => controller_0_n_226,
      \genblk2[182].NEUR_V_DOWN_reg[182]_0\ => controller_0_n_229,
      \genblk2[182].NEUR_V_UP_reg[182]_0\ => controller_0_n_228,
      \genblk2[183].NEUR_V_DOWN_reg[183]_0\ => controller_0_n_231,
      \genblk2[183].NEUR_V_UP_reg[183]_0\ => controller_0_n_230,
      \genblk2[184].NEUR_V_DOWN_reg[184]_0\ => controller_0_n_233,
      \genblk2[184].NEUR_V_UP_reg[184]_0\ => controller_0_n_232,
      \genblk2[185].NEUR_V_DOWN_reg[185]_0\ => controller_0_n_235,
      \genblk2[185].NEUR_V_UP_reg[185]_0\ => controller_0_n_234,
      \genblk2[186].NEUR_V_DOWN_reg[186]_0\ => controller_0_n_237,
      \genblk2[186].NEUR_V_UP_reg[186]_0\ => controller_0_n_236,
      \genblk2[187].NEUR_V_DOWN_reg[187]_0\ => controller_0_n_239,
      \genblk2[187].NEUR_V_UP_reg[187]_0\ => controller_0_n_238,
      \genblk2[188].NEUR_V_DOWN_reg[188]_0\ => controller_0_n_241,
      \genblk2[188].NEUR_V_UP_reg[188]_0\ => controller_0_n_240,
      \genblk2[189].NEUR_V_DOWN_reg[189]_0\ => controller_0_n_243,
      \genblk2[189].NEUR_V_UP_reg[189]_0\ => controller_0_n_242,
      \genblk2[18].NEUR_V_DOWN_reg[18]_0\ => controller_0_n_541,
      \genblk2[18].NEUR_V_UP_reg[18]_0\ => controller_0_n_540,
      \genblk2[190].NEUR_V_DOWN_reg[190]_0\ => controller_0_n_245,
      \genblk2[190].NEUR_V_UP_reg[190]_0\ => controller_0_n_244,
      \genblk2[191].NEUR_V_DOWN_reg[191]_0\ => controller_0_n_247,
      \genblk2[191].NEUR_V_UP_reg[191]_0\ => controller_0_n_246,
      \genblk2[192].NEUR_V_DOWN_reg[192]_0\ => controller_0_n_185,
      \genblk2[192].NEUR_V_UP_reg[192]_0\ => controller_0_n_184,
      \genblk2[193].NEUR_V_DOWN_reg[193]_0\ => controller_0_n_187,
      \genblk2[193].NEUR_V_UP_reg[193]_0\ => controller_0_n_186,
      \genblk2[194].NEUR_V_DOWN_reg[194]_0\ => controller_0_n_189,
      \genblk2[194].NEUR_V_UP_reg[194]_0\ => controller_0_n_188,
      \genblk2[195].NEUR_V_DOWN_reg[195]_0\ => controller_0_n_191,
      \genblk2[195].NEUR_V_UP_reg[195]_0\ => controller_0_n_190,
      \genblk2[196].NEUR_V_DOWN_reg[196]_0\ => controller_0_n_193,
      \genblk2[196].NEUR_V_UP_reg[196]_0\ => controller_0_n_192,
      \genblk2[197].NEUR_V_DOWN_reg[197]_0\ => controller_0_n_195,
      \genblk2[197].NEUR_V_UP_reg[197]_0\ => controller_0_n_194,
      \genblk2[198].NEUR_V_DOWN_reg[198]_0\ => controller_0_n_197,
      \genblk2[198].NEUR_V_UP_reg[198]_0\ => controller_0_n_196,
      \genblk2[199].NEUR_V_DOWN_reg[199]_0\ => controller_0_n_199,
      \genblk2[199].NEUR_V_UP_reg[199]_0\ => controller_0_n_198,
      \genblk2[19].NEUR_V_DOWN_reg[19]_0\ => controller_0_n_543,
      \genblk2[19].NEUR_V_UP_reg[19]_0\ => controller_0_n_542,
      \genblk2[1].NEUR_V_DOWN_reg[1]_0\ => controller_0_n_579,
      \genblk2[1].NEUR_V_UP_reg[1]_0\ => controller_0_n_578,
      \genblk2[200].NEUR_V_DOWN_reg[200]_0\ => controller_0_n_201,
      \genblk2[200].NEUR_V_UP_reg[200]_0\ => controller_0_n_200,
      \genblk2[201].NEUR_V_DOWN_reg[201]_0\ => controller_0_n_203,
      \genblk2[201].NEUR_V_UP_reg[201]_0\ => controller_0_n_202,
      \genblk2[202].NEUR_V_DOWN_reg[202]_0\ => controller_0_n_205,
      \genblk2[202].NEUR_V_UP_reg[202]_0\ => controller_0_n_204,
      \genblk2[203].NEUR_V_DOWN_reg[203]_0\ => controller_0_n_207,
      \genblk2[203].NEUR_V_UP_reg[203]_0\ => controller_0_n_206,
      \genblk2[204].NEUR_V_DOWN_reg[204]_0\ => controller_0_n_209,
      \genblk2[204].NEUR_V_UP_reg[204]_0\ => controller_0_n_208,
      \genblk2[205].NEUR_V_DOWN_reg[205]_0\ => controller_0_n_211,
      \genblk2[205].NEUR_V_UP_reg[205]_0\ => controller_0_n_210,
      \genblk2[206].NEUR_V_DOWN_reg[206]_0\ => controller_0_n_213,
      \genblk2[206].NEUR_V_UP_reg[206]_0\ => controller_0_n_212,
      \genblk2[207].NEUR_V_DOWN_reg[207]_0\ => controller_0_n_215,
      \genblk2[207].NEUR_V_UP_reg[207]_0\ => controller_0_n_214,
      \genblk2[208].NEUR_V_DOWN_reg[208]_0\ => controller_0_n_153,
      \genblk2[208].NEUR_V_UP_reg[208]_0\ => controller_0_n_152,
      \genblk2[209].NEUR_V_DOWN_reg[209]_0\ => controller_0_n_155,
      \genblk2[209].NEUR_V_UP_reg[209]_0\ => controller_0_n_154,
      \genblk2[20].NEUR_V_DOWN_reg[20]_0\ => controller_0_n_545,
      \genblk2[20].NEUR_V_UP_reg[20]_0\ => controller_0_n_544,
      \genblk2[210].NEUR_V_DOWN_reg[210]_0\ => controller_0_n_157,
      \genblk2[210].NEUR_V_UP_reg[210]_0\ => controller_0_n_156,
      \genblk2[211].NEUR_V_DOWN_reg[211]_0\ => controller_0_n_159,
      \genblk2[211].NEUR_V_UP_reg[211]_0\ => controller_0_n_158,
      \genblk2[212].NEUR_V_DOWN_reg[212]_0\ => controller_0_n_161,
      \genblk2[212].NEUR_V_UP_reg[212]_0\ => controller_0_n_160,
      \genblk2[213].NEUR_V_DOWN_reg[213]_0\ => controller_0_n_163,
      \genblk2[213].NEUR_V_UP_reg[213]_0\ => controller_0_n_162,
      \genblk2[214].NEUR_V_DOWN_reg[214]_0\ => controller_0_n_165,
      \genblk2[214].NEUR_V_UP_reg[214]_0\ => controller_0_n_164,
      \genblk2[215].NEUR_V_DOWN_reg[215]_0\ => controller_0_n_167,
      \genblk2[215].NEUR_V_UP_reg[215]_0\ => controller_0_n_166,
      \genblk2[216].NEUR_V_DOWN_reg[216]_0\ => controller_0_n_169,
      \genblk2[216].NEUR_V_UP_reg[216]_0\ => controller_0_n_168,
      \genblk2[217].NEUR_V_DOWN_reg[217]_0\ => controller_0_n_171,
      \genblk2[217].NEUR_V_UP_reg[217]_0\ => controller_0_n_170,
      \genblk2[218].NEUR_V_DOWN_reg[218]_0\ => controller_0_n_173,
      \genblk2[218].NEUR_V_UP_reg[218]_0\ => controller_0_n_172,
      \genblk2[219].NEUR_V_DOWN_reg[219]_0\ => controller_0_n_175,
      \genblk2[219].NEUR_V_UP_reg[219]_0\ => controller_0_n_174,
      \genblk2[21].NEUR_V_DOWN_reg[21]_0\ => controller_0_n_547,
      \genblk2[21].NEUR_V_UP_reg[21]_0\ => controller_0_n_546,
      \genblk2[220].NEUR_V_DOWN_reg[220]_0\ => controller_0_n_177,
      \genblk2[220].NEUR_V_UP_reg[220]_0\ => controller_0_n_176,
      \genblk2[221].NEUR_V_DOWN_reg[221]_0\ => controller_0_n_179,
      \genblk2[221].NEUR_V_UP_reg[221]_0\ => controller_0_n_178,
      \genblk2[222].NEUR_V_DOWN_reg[222]_0\ => controller_0_n_181,
      \genblk2[222].NEUR_V_UP_reg[222]_0\ => controller_0_n_180,
      \genblk2[223].NEUR_V_DOWN_reg[223]_0\ => controller_0_n_183,
      \genblk2[223].NEUR_V_UP_reg[223]_0\ => controller_0_n_182,
      \genblk2[224].NEUR_V_DOWN_reg[224]_0\ => controller_0_n_121,
      \genblk2[224].NEUR_V_UP_reg[224]_0\ => controller_0_n_120,
      \genblk2[225].NEUR_V_DOWN_reg[225]_0\ => controller_0_n_123,
      \genblk2[225].NEUR_V_UP_reg[225]_0\ => controller_0_n_122,
      \genblk2[226].NEUR_V_DOWN_reg[226]_0\ => controller_0_n_125,
      \genblk2[226].NEUR_V_UP_reg[226]_0\ => controller_0_n_124,
      \genblk2[227].NEUR_V_DOWN_reg[227]_0\ => controller_0_n_127,
      \genblk2[227].NEUR_V_UP_reg[227]_0\ => controller_0_n_126,
      \genblk2[228].NEUR_V_DOWN_reg[228]_0\ => controller_0_n_129,
      \genblk2[228].NEUR_V_UP_reg[228]_0\ => controller_0_n_128,
      \genblk2[229].NEUR_V_DOWN_reg[229]_0\ => controller_0_n_131,
      \genblk2[229].NEUR_V_UP_reg[229]_0\ => controller_0_n_130,
      \genblk2[22].NEUR_V_DOWN_reg[22]_0\ => controller_0_n_549,
      \genblk2[22].NEUR_V_UP_reg[22]_0\ => controller_0_n_548,
      \genblk2[230].NEUR_V_DOWN_reg[230]_0\ => controller_0_n_133,
      \genblk2[230].NEUR_V_UP_reg[230]_0\ => controller_0_n_132,
      \genblk2[231].NEUR_V_DOWN_reg[231]_0\ => controller_0_n_135,
      \genblk2[231].NEUR_V_UP_reg[231]_0\ => controller_0_n_134,
      \genblk2[232].NEUR_V_DOWN_reg[232]_0\ => controller_0_n_137,
      \genblk2[232].NEUR_V_UP_reg[232]_0\ => controller_0_n_136,
      \genblk2[233].NEUR_V_DOWN_reg[233]_0\ => controller_0_n_139,
      \genblk2[233].NEUR_V_UP_reg[233]_0\ => controller_0_n_138,
      \genblk2[234].NEUR_V_DOWN_reg[234]_0\ => controller_0_n_141,
      \genblk2[234].NEUR_V_UP_reg[234]_0\ => controller_0_n_140,
      \genblk2[235].NEUR_V_DOWN_reg[235]_0\ => controller_0_n_143,
      \genblk2[235].NEUR_V_UP_reg[235]_0\ => controller_0_n_142,
      \genblk2[236].NEUR_V_DOWN_reg[236]_0\ => controller_0_n_145,
      \genblk2[236].NEUR_V_UP_reg[236]_0\ => controller_0_n_144,
      \genblk2[237].NEUR_V_DOWN_reg[237]_0\ => controller_0_n_147,
      \genblk2[237].NEUR_V_UP_reg[237]_0\ => controller_0_n_146,
      \genblk2[238].NEUR_V_DOWN_reg[238]_0\ => controller_0_n_149,
      \genblk2[238].NEUR_V_UP_reg[238]_0\ => controller_0_n_148,
      \genblk2[239].NEUR_V_DOWN_reg[239]_0\ => controller_0_n_151,
      \genblk2[239].NEUR_V_UP_reg[239]_0\ => controller_0_n_150,
      \genblk2[23].NEUR_V_DOWN_reg[23]_0\ => controller_0_n_551,
      \genblk2[23].NEUR_V_UP_reg[23]_0\ => controller_0_n_550,
      \genblk2[240].NEUR_V_DOWN_reg[240]_0\ => controller_0_n_87,
      \genblk2[240].NEUR_V_UP_reg[240]_0\ => controller_0_n_86,
      \genblk2[241].NEUR_V_DOWN_reg[241]_0\ => controller_0_n_91,
      \genblk2[241].NEUR_V_UP_reg[241]_0\ => controller_0_n_90,
      \genblk2[242].NEUR_V_DOWN_reg[242]_0\ => controller_0_n_93,
      \genblk2[242].NEUR_V_UP_reg[242]_0\ => controller_0_n_92,
      \genblk2[243].NEUR_V_DOWN_reg[243]_0\ => controller_0_n_95,
      \genblk2[243].NEUR_V_UP_reg[243]_0\ => controller_0_n_94,
      \genblk2[244].NEUR_V_DOWN_reg[244]_0\ => controller_0_n_97,
      \genblk2[244].NEUR_V_UP_reg[244]_0\ => controller_0_n_96,
      \genblk2[245].NEUR_V_DOWN_reg[245]_0\ => controller_0_n_99,
      \genblk2[245].NEUR_V_UP_reg[245]_0\ => controller_0_n_98,
      \genblk2[246].NEUR_V_DOWN_reg[246]_0\ => controller_0_n_101,
      \genblk2[246].NEUR_V_UP_reg[246]_0\ => controller_0_n_100,
      \genblk2[247].NEUR_V_DOWN_reg[247]_0\ => controller_0_n_103,
      \genblk2[247].NEUR_V_UP_reg[247]_0\ => controller_0_n_102,
      \genblk2[248].NEUR_V_DOWN_reg[248]_0\ => controller_0_n_105,
      \genblk2[248].NEUR_V_UP_reg[248]_0\ => controller_0_n_104,
      \genblk2[249].NEUR_V_DOWN_reg[249]_0\ => controller_0_n_107,
      \genblk2[249].NEUR_V_UP_reg[249]_0\ => controller_0_n_106,
      \genblk2[24].NEUR_V_DOWN_reg[24]_0\ => controller_0_n_553,
      \genblk2[24].NEUR_V_UP_reg[24]_0\ => controller_0_n_552,
      \genblk2[250].NEUR_V_DOWN_reg[250]_0\ => controller_0_n_109,
      \genblk2[250].NEUR_V_UP_reg[250]_0\ => controller_0_n_108,
      \genblk2[251].NEUR_V_DOWN_reg[251]_0\ => controller_0_n_111,
      \genblk2[251].NEUR_V_UP_reg[251]_0\ => controller_0_n_110,
      \genblk2[252].NEUR_V_DOWN_reg[252]_0\ => controller_0_n_113,
      \genblk2[252].NEUR_V_UP_reg[252]_0\ => controller_0_n_112,
      \genblk2[253].NEUR_V_DOWN_reg[253]_0\ => controller_0_n_115,
      \genblk2[253].NEUR_V_UP_reg[253]_0\ => controller_0_n_114,
      \genblk2[254].NEUR_V_DOWN_reg[254]_0\ => controller_0_n_117,
      \genblk2[254].NEUR_V_UP_reg[254]_0\ => controller_0_n_116,
      \genblk2[255].NEUR_V_DOWN_reg[255]_0\ => controller_0_n_119,
      \genblk2[255].NEUR_V_UP_reg[255]_0\ => controller_0_n_118,
      \genblk2[25].NEUR_V_DOWN_reg[25]_0\ => controller_0_n_555,
      \genblk2[25].NEUR_V_UP_reg[25]_0\ => controller_0_n_554,
      \genblk2[26].NEUR_V_DOWN_reg[26]_0\ => controller_0_n_557,
      \genblk2[26].NEUR_V_UP_reg[26]_0\ => controller_0_n_556,
      \genblk2[27].NEUR_V_DOWN_reg[27]_0\ => controller_0_n_559,
      \genblk2[27].NEUR_V_UP_reg[27]_0\ => controller_0_n_558,
      \genblk2[28].NEUR_V_DOWN_reg[28]_0\ => controller_0_n_569,
      \genblk2[28].NEUR_V_UP_reg[28]_0\ => controller_0_n_560,
      \genblk2[29].NEUR_V_DOWN_reg[29]_0\ => controller_0_n_571,
      \genblk2[29].NEUR_V_UP_reg[29]_0\ => controller_0_n_570,
      \genblk2[2].NEUR_V_DOWN_reg[2]_0\ => controller_0_n_581,
      \genblk2[2].NEUR_V_UP_reg[2]_0\ => controller_0_n_580,
      \genblk2[30].NEUR_V_DOWN_reg[30]_0\ => controller_0_n_573,
      \genblk2[30].NEUR_V_UP_reg[30]_0\ => controller_0_n_572,
      \genblk2[31].NEUR_V_DOWN_reg[31]_0\ => controller_0_n_575,
      \genblk2[31].NEUR_V_UP_reg[31]_0\ => controller_0_n_574,
      \genblk2[32].NEUR_V_DOWN_reg[32]_0\ => controller_0_n_505,
      \genblk2[32].NEUR_V_UP_reg[32]_0\ => controller_0_n_504,
      \genblk2[33].NEUR_V_DOWN_reg[33]_0\ => controller_0_n_507,
      \genblk2[33].NEUR_V_UP_reg[33]_0\ => controller_0_n_506,
      \genblk2[34].NEUR_V_DOWN_reg[34]_0\ => controller_0_n_509,
      \genblk2[34].NEUR_V_UP_reg[34]_0\ => controller_0_n_508,
      \genblk2[35].NEUR_V_DOWN_reg[35]_0\ => controller_0_n_511,
      \genblk2[35].NEUR_V_UP_reg[35]_0\ => controller_0_n_510,
      \genblk2[36].NEUR_V_DOWN_reg[36]_0\ => controller_0_n_513,
      \genblk2[36].NEUR_V_UP_reg[36]_0\ => controller_0_n_512,
      \genblk2[37].NEUR_V_DOWN_reg[37]_0\ => controller_0_n_515,
      \genblk2[37].NEUR_V_UP_reg[37]_0\ => controller_0_n_514,
      \genblk2[38].NEUR_V_DOWN_reg[38]_0\ => controller_0_n_517,
      \genblk2[38].NEUR_V_UP_reg[38]_0\ => controller_0_n_516,
      \genblk2[39].NEUR_V_DOWN_reg[39]_0\ => controller_0_n_519,
      \genblk2[39].NEUR_V_UP_reg[39]_0\ => controller_0_n_518,
      \genblk2[3].NEUR_V_DOWN_reg[3]_0\ => controller_0_n_583,
      \genblk2[3].NEUR_V_UP_reg[3]_0\ => controller_0_n_582,
      \genblk2[40].NEUR_V_DOWN_reg[40]_0\ => controller_0_n_521,
      \genblk2[40].NEUR_V_UP_reg[40]_0\ => controller_0_n_520,
      \genblk2[41].NEUR_V_DOWN_reg[41]_0\ => controller_0_n_523,
      \genblk2[41].NEUR_V_UP_reg[41]_0\ => controller_0_n_522,
      \genblk2[42].NEUR_V_DOWN_reg[42]_0\ => controller_0_n_525,
      \genblk2[42].NEUR_V_UP_reg[42]_0\ => controller_0_n_524,
      \genblk2[43].NEUR_V_DOWN_reg[43]_0\ => controller_0_n_527,
      \genblk2[43].NEUR_V_UP_reg[43]_0\ => controller_0_n_526,
      \genblk2[44].NEUR_V_DOWN_reg[44]_0\ => controller_0_n_529,
      \genblk2[44].NEUR_V_UP_reg[44]_0\ => controller_0_n_528,
      \genblk2[45].NEUR_V_DOWN_reg[45]_0\ => controller_0_n_531,
      \genblk2[45].NEUR_V_UP_reg[45]_0\ => controller_0_n_530,
      \genblk2[46].NEUR_V_DOWN_reg[46]_0\ => controller_0_n_533,
      \genblk2[46].NEUR_V_UP_reg[46]_0\ => controller_0_n_532,
      \genblk2[47].NEUR_V_DOWN_reg[47]_0\ => controller_0_n_535,
      \genblk2[47].NEUR_V_UP_reg[47]_0\ => controller_0_n_534,
      \genblk2[48].NEUR_V_DOWN_reg[48]_0\ => controller_0_n_473,
      \genblk2[48].NEUR_V_UP_reg[48]_0\ => controller_0_n_472,
      \genblk2[49].NEUR_V_DOWN_reg[49]_0\ => controller_0_n_475,
      \genblk2[49].NEUR_V_UP_reg[49]_0\ => controller_0_n_474,
      \genblk2[4].NEUR_V_DOWN_reg[4]_0\ => controller_0_n_585,
      \genblk2[4].NEUR_V_UP_reg[4]_0\ => controller_0_n_584,
      \genblk2[50].NEUR_V_DOWN_reg[50]_0\ => controller_0_n_477,
      \genblk2[50].NEUR_V_UP_reg[50]_0\ => controller_0_n_476,
      \genblk2[51].NEUR_V_DOWN_reg[51]_0\ => controller_0_n_479,
      \genblk2[51].NEUR_V_UP_reg[51]_0\ => controller_0_n_478,
      \genblk2[52].NEUR_V_DOWN_reg[52]_0\ => controller_0_n_481,
      \genblk2[52].NEUR_V_UP_reg[52]_0\ => controller_0_n_480,
      \genblk2[53].NEUR_V_DOWN_reg[53]_0\ => controller_0_n_483,
      \genblk2[53].NEUR_V_UP_reg[53]_0\ => controller_0_n_482,
      \genblk2[54].NEUR_V_DOWN_reg[54]_0\ => controller_0_n_485,
      \genblk2[54].NEUR_V_UP_reg[54]_0\ => controller_0_n_484,
      \genblk2[55].NEUR_V_DOWN_reg[55]_0\ => controller_0_n_487,
      \genblk2[55].NEUR_V_UP_reg[55]_0\ => controller_0_n_486,
      \genblk2[56].NEUR_V_DOWN_reg[56]_0\ => controller_0_n_489,
      \genblk2[56].NEUR_V_UP_reg[56]_0\ => controller_0_n_488,
      \genblk2[57].NEUR_V_DOWN_reg[57]_0\ => controller_0_n_491,
      \genblk2[57].NEUR_V_UP_reg[57]_0\ => controller_0_n_490,
      \genblk2[58].NEUR_V_DOWN_reg[58]_0\ => controller_0_n_493,
      \genblk2[58].NEUR_V_UP_reg[58]_0\ => controller_0_n_492,
      \genblk2[59].NEUR_V_DOWN_reg[59]_0\ => controller_0_n_495,
      \genblk2[59].NEUR_V_UP_reg[59]_0\ => controller_0_n_494,
      \genblk2[5].NEUR_V_DOWN_reg[5]_0\ => controller_0_n_587,
      \genblk2[5].NEUR_V_UP_reg[5]_0\ => controller_0_n_586,
      \genblk2[60].NEUR_V_DOWN_reg[60]_0\ => controller_0_n_497,
      \genblk2[60].NEUR_V_UP_reg[60]_0\ => controller_0_n_496,
      \genblk2[61].NEUR_V_DOWN_reg[61]_0\ => controller_0_n_499,
      \genblk2[61].NEUR_V_UP_reg[61]_0\ => controller_0_n_498,
      \genblk2[62].NEUR_V_DOWN_reg[62]_0\ => controller_0_n_501,
      \genblk2[62].NEUR_V_UP_reg[62]_0\ => controller_0_n_500,
      \genblk2[63].NEUR_V_DOWN_reg[63]_0\ => controller_0_n_503,
      \genblk2[63].NEUR_V_UP_reg[63]_0\ => controller_0_n_502,
      \genblk2[64].NEUR_V_DOWN_reg[64]_0\ => controller_0_n_441,
      \genblk2[64].NEUR_V_UP_reg[64]_0\ => controller_0_n_440,
      \genblk2[65].NEUR_V_DOWN_reg[65]_0\ => controller_0_n_443,
      \genblk2[65].NEUR_V_UP_reg[65]_0\ => controller_0_n_442,
      \genblk2[66].NEUR_V_DOWN_reg[66]_0\ => controller_0_n_445,
      \genblk2[66].NEUR_V_UP_reg[66]_0\ => controller_0_n_444,
      \genblk2[67].NEUR_V_DOWN_reg[67]_0\ => controller_0_n_447,
      \genblk2[67].NEUR_V_UP_reg[67]_0\ => controller_0_n_446,
      \genblk2[68].NEUR_V_DOWN_reg[68]_0\ => controller_0_n_449,
      \genblk2[68].NEUR_V_UP_reg[68]_0\ => controller_0_n_448,
      \genblk2[69].NEUR_V_DOWN_reg[69]_0\ => controller_0_n_451,
      \genblk2[69].NEUR_V_UP_reg[69]_0\ => controller_0_n_450,
      \genblk2[6].NEUR_V_DOWN_reg[6]_0\ => controller_0_n_589,
      \genblk2[6].NEUR_V_UP_reg[6]_0\ => controller_0_n_588,
      \genblk2[70].NEUR_V_DOWN_reg[70]_0\ => controller_0_n_453,
      \genblk2[70].NEUR_V_UP_reg[70]_0\ => controller_0_n_452,
      \genblk2[71].NEUR_V_DOWN_reg[71]_0\ => controller_0_n_455,
      \genblk2[71].NEUR_V_UP_reg[71]_0\ => controller_0_n_454,
      \genblk2[72].NEUR_V_DOWN_reg[72]_0\ => controller_0_n_457,
      \genblk2[72].NEUR_V_UP_reg[72]_0\ => controller_0_n_456,
      \genblk2[73].NEUR_V_DOWN_reg[73]_0\ => controller_0_n_459,
      \genblk2[73].NEUR_V_UP_reg[73]_0\ => controller_0_n_458,
      \genblk2[74].NEUR_V_DOWN_reg[74]_0\ => controller_0_n_461,
      \genblk2[74].NEUR_V_UP_reg[74]_0\ => controller_0_n_460,
      \genblk2[75].NEUR_V_DOWN_reg[75]_0\ => controller_0_n_463,
      \genblk2[75].NEUR_V_UP_reg[75]_0\ => controller_0_n_462,
      \genblk2[76].NEUR_V_DOWN_reg[76]_0\ => controller_0_n_465,
      \genblk2[76].NEUR_V_UP_reg[76]_0\ => controller_0_n_464,
      \genblk2[77].NEUR_V_DOWN_reg[77]_0\ => controller_0_n_467,
      \genblk2[77].NEUR_V_UP_reg[77]_0\ => controller_0_n_466,
      \genblk2[78].NEUR_V_DOWN_reg[78]_0\ => controller_0_n_469,
      \genblk2[78].NEUR_V_UP_reg[78]_0\ => controller_0_n_468,
      \genblk2[79].NEUR_V_DOWN_reg[79]_0\ => controller_0_n_471,
      \genblk2[79].NEUR_V_UP_reg[79]_0\ => controller_0_n_470,
      \genblk2[7].NEUR_V_DOWN_reg[7]_0\ => controller_0_n_591,
      \genblk2[7].NEUR_V_UP_reg[7]_0\ => controller_0_n_590,
      \genblk2[80].NEUR_V_DOWN_reg[80]_0\ => controller_0_n_409,
      \genblk2[80].NEUR_V_UP_reg[80]_0\ => controller_0_n_408,
      \genblk2[81].NEUR_V_DOWN_reg[81]_0\ => controller_0_n_411,
      \genblk2[81].NEUR_V_UP_reg[81]_0\ => controller_0_n_410,
      \genblk2[82].NEUR_V_DOWN_reg[82]_0\ => controller_0_n_413,
      \genblk2[82].NEUR_V_UP_reg[82]_0\ => controller_0_n_412,
      \genblk2[83].NEUR_V_DOWN_reg[83]_0\ => controller_0_n_415,
      \genblk2[83].NEUR_V_UP_reg[83]_0\ => controller_0_n_414,
      \genblk2[84].NEUR_V_DOWN_reg[84]_0\ => controller_0_n_417,
      \genblk2[84].NEUR_V_UP_reg[84]_0\ => controller_0_n_416,
      \genblk2[85].NEUR_V_DOWN_reg[85]_0\ => controller_0_n_419,
      \genblk2[85].NEUR_V_UP_reg[85]_0\ => controller_0_n_418,
      \genblk2[86].NEUR_V_DOWN_reg[86]_0\ => controller_0_n_421,
      \genblk2[86].NEUR_V_UP_reg[86]_0\ => controller_0_n_420,
      \genblk2[87].NEUR_V_DOWN_reg[87]_0\ => controller_0_n_423,
      \genblk2[87].NEUR_V_UP_reg[87]_0\ => controller_0_n_422,
      \genblk2[88].NEUR_V_DOWN_reg[88]_0\ => controller_0_n_425,
      \genblk2[88].NEUR_V_UP_reg[88]_0\ => controller_0_n_424,
      \genblk2[89].NEUR_V_DOWN_reg[89]_0\ => controller_0_n_427,
      \genblk2[89].NEUR_V_UP_reg[89]_0\ => controller_0_n_426,
      \genblk2[8].NEUR_V_DOWN_reg[8]_0\ => controller_0_n_593,
      \genblk2[8].NEUR_V_UP_reg[8]_0\ => controller_0_n_592,
      \genblk2[90].NEUR_V_DOWN_reg[90]_0\ => controller_0_n_429,
      \genblk2[90].NEUR_V_UP_reg[90]_0\ => controller_0_n_428,
      \genblk2[91].NEUR_V_DOWN_reg[91]_0\ => controller_0_n_431,
      \genblk2[91].NEUR_V_UP_reg[91]_0\ => controller_0_n_430,
      \genblk2[92].NEUR_V_DOWN_reg[92]_0\ => controller_0_n_433,
      \genblk2[92].NEUR_V_UP_reg[92]_0\ => controller_0_n_432,
      \genblk2[93].NEUR_V_DOWN_reg[93]_0\ => controller_0_n_435,
      \genblk2[93].NEUR_V_UP_reg[93]_0\ => controller_0_n_434,
      \genblk2[94].NEUR_V_DOWN_reg[94]_0\ => controller_0_n_437,
      \genblk2[94].NEUR_V_UP_reg[94]_0\ => controller_0_n_436,
      \genblk2[95].NEUR_V_DOWN_reg[95]_0\ => controller_0_n_439,
      \genblk2[95].NEUR_V_UP_reg[95]_0\ => controller_0_n_438,
      \genblk2[96].NEUR_V_DOWN_reg[96]_0\ => controller_0_n_377,
      \genblk2[96].NEUR_V_UP_reg[96]_0\ => controller_0_n_376,
      \genblk2[97].NEUR_V_DOWN_reg[97]_0\ => controller_0_n_379,
      \genblk2[97].NEUR_V_UP_reg[97]_0\ => controller_0_n_378,
      \genblk2[98].NEUR_V_DOWN_reg[98]_0\ => controller_0_n_381,
      \genblk2[98].NEUR_V_UP_reg[98]_0\ => controller_0_n_380,
      \genblk2[99].NEUR_V_DOWN_reg[99]_0\ => controller_0_n_383,
      \genblk2[99].NEUR_V_UP_reg[99]_0\ => controller_0_n_382,
      \genblk2[9].NEUR_V_DOWN_reg[9]_0\ => controller_0_n_595,
      \genblk2[9].NEUR_V_UP_reg[9]_0\ => controller_0_n_594,
      \neuron_state_monitor_samp[0]_i_2\ => controller_0_n_613,
      \neuron_state_monitor_samp[0]_i_2_0\ => controller_0_n_699,
      \neuron_state_monitor_samp[2]_i_5\(1) => synaptic_core_0_n_45,
      \neuron_state_monitor_samp[2]_i_5\(0) => synaptic_core_0_n_46,
      p_26_in => p_26_in,
      \priority_reg[0]\ => neuron_core_0_n_758,
      \priority_reg[1]_rep\ => neuron_core_0_n_727,
      \priority_reg[1]_rep_0\ => neuron_core_0_n_729,
      \priority_reg[1]_rep_1\ => neuron_core_0_n_733,
      \priority_reg[1]_rep_10\ => neuron_core_0_n_770,
      \priority_reg[1]_rep_11\ => neuron_core_0_n_772,
      \priority_reg[1]_rep_12\ => neuron_core_0_n_773,
      \priority_reg[1]_rep_13\ => neuron_core_0_n_775,
      \priority_reg[1]_rep_14\ => neuron_core_0_n_776,
      \priority_reg[1]_rep_15\ => neuron_core_0_n_807,
      \priority_reg[1]_rep_16\ => neuron_core_0_n_808,
      \priority_reg[1]_rep_17\ => neuron_core_0_n_810,
      \priority_reg[1]_rep_18\ => neuron_core_0_n_823,
      \priority_reg[1]_rep_19\ => neuron_core_0_n_824,
      \priority_reg[1]_rep_2\ => neuron_core_0_n_735,
      \priority_reg[1]_rep_20\ => neuron_core_0_n_826,
      \priority_reg[1]_rep_3\ => neuron_core_0_n_737,
      \priority_reg[1]_rep_4\ => neuron_core_0_n_745,
      \priority_reg[1]_rep_5\ => neuron_core_0_n_748,
      \priority_reg[1]_rep_6\ => neuron_core_0_n_755,
      \priority_reg[1]_rep_7\ => neuron_core_0_n_762,
      \priority_reg[1]_rep_8\ => neuron_core_0_n_764,
      \priority_reg[1]_rep_9\ => neuron_core_0_n_768,
      \priority_reg[1]_rep__1\ => neuron_core_0_n_884,
      \priority_reg[2]_rep\ => neuron_core_0_n_730,
      \priority_reg[2]_rep_0\ => neuron_core_0_n_731,
      \priority_reg[2]_rep_1\ => neuron_core_0_n_734,
      \priority_reg[2]_rep_10\ => neuron_core_0_n_800,
      \priority_reg[2]_rep_11\ => neuron_core_0_n_801,
      \priority_reg[2]_rep_12\ => neuron_core_0_n_803,
      \priority_reg[2]_rep_13\ => neuron_core_0_n_804,
      \priority_reg[2]_rep_14\ => neuron_core_0_n_809,
      \priority_reg[2]_rep_15\ => neuron_core_0_n_825,
      \priority_reg[2]_rep_2\ => neuron_core_0_n_749,
      \priority_reg[2]_rep_3\ => neuron_core_0_n_752,
      \priority_reg[2]_rep_4\ => neuron_core_0_n_754,
      \priority_reg[2]_rep_5\ => neuron_core_0_n_756,
      \priority_reg[2]_rep_6\ => neuron_core_0_n_777,
      \priority_reg[2]_rep_7\ => neuron_core_0_n_779,
      \priority_reg[2]_rep_8\ => neuron_core_0_n_781,
      \priority_reg[2]_rep_9\ => neuron_core_0_n_796,
      \priority_reg[2]_rep__0\ => neuron_core_0_n_743,
      \priority_reg[2]_rep__0_0\ => neuron_core_0_n_790,
      \priority_reg[2]_rep__0_1\ => neuron_core_0_n_793,
      \priority_reg[2]_rep__1\ => neuron_core_0_n_759,
      \priority_reg[2]_rep__1_0\ => neuron_core_0_n_760,
      \priority_reg[2]_rep__1_1\ => neuron_core_0_n_838,
      \priority_reg[2]_rep__1_2\ => neuron_core_0_n_841,
      \priority_reg[3]\ => neuron_core_0_n_536,
      \priority_reg[3]_0\ => neuron_core_0_n_541,
      \priority_reg[3]_1\ => neuron_core_0_n_555,
      \priority_reg[3]_10\ => neuron_core_0_n_771,
      \priority_reg[3]_11\ => neuron_core_0_n_774,
      \priority_reg[3]_12\ => neuron_core_0_n_802,
      \priority_reg[3]_13\ => neuron_core_0_n_817,
      \priority_reg[3]_14\ => neuron_core_0_n_819,
      \priority_reg[3]_15\ => neuron_core_0_n_822,
      \priority_reg[3]_16\ => neuron_core_0_n_828,
      \priority_reg[3]_17\ => neuron_core_0_n_833,
      \priority_reg[3]_18\ => neuron_core_0_n_836,
      \priority_reg[3]_19\ => neuron_core_0_n_843,
      \priority_reg[3]_2\ => neuron_core_0_n_689,
      \priority_reg[3]_20\ => neuron_core_0_n_845,
      \priority_reg[3]_21\ => neuron_core_0_n_846,
      \priority_reg[3]_22\ => neuron_core_0_n_848,
      \priority_reg[3]_23\ => neuron_core_0_n_855,
      \priority_reg[3]_24\ => neuron_core_0_n_873,
      \priority_reg[3]_25\ => neuron_core_0_n_882,
      \priority_reg[3]_26\ => neuron_core_0_n_886,
      \priority_reg[3]_27\ => neuron_core_0_n_887,
      \priority_reg[3]_28\ => neuron_core_0_n_888,
      \priority_reg[3]_29\ => neuron_core_0_n_889,
      \priority_reg[3]_3\ => neuron_core_0_n_736,
      \priority_reg[3]_30\ => neuron_core_0_n_892,
      \priority_reg[3]_31\ => neuron_core_0_n_899,
      \priority_reg[3]_4\ => neuron_core_0_n_738,
      \priority_reg[3]_5\ => neuron_core_0_n_739,
      \priority_reg[3]_6\ => neuron_core_0_n_744,
      \priority_reg[3]_7\ => neuron_core_0_n_751,
      \priority_reg[3]_8\ => neuron_core_0_n_753,
      \priority_reg[3]_9\ => neuron_core_0_n_766,
      \priority_reg[4]\ => neuron_core_0_n_538,
      \priority_reg[4]_0\ => neuron_core_0_n_540,
      \priority_reg[4]_1\ => neuron_core_0_n_545,
      \priority_reg[4]_10\ => neuron_core_0_n_740,
      \priority_reg[4]_11\ => neuron_core_0_n_741,
      \priority_reg[4]_12\ => neuron_core_0_n_747,
      \priority_reg[4]_13\ => neuron_core_0_n_757,
      \priority_reg[4]_14\ => neuron_core_0_n_763,
      \priority_reg[4]_15\ => neuron_core_0_n_765,
      \priority_reg[4]_16\ => neuron_core_0_n_769,
      \priority_reg[4]_17\ => neuron_core_0_n_778,
      \priority_reg[4]_18\ => neuron_core_0_n_782,
      \priority_reg[4]_19\ => neuron_core_0_n_788,
      \priority_reg[4]_2\ => neuron_core_0_n_557,
      \priority_reg[4]_20\ => neuron_core_0_n_811,
      \priority_reg[4]_21\ => neuron_core_0_n_815,
      \priority_reg[4]_22\ => neuron_core_0_n_816,
      \priority_reg[4]_23\ => neuron_core_0_n_837,
      \priority_reg[4]_24\ => neuron_core_0_n_840,
      \priority_reg[4]_25\ => neuron_core_0_n_842,
      \priority_reg[4]_26\ => neuron_core_0_n_854,
      \priority_reg[4]_27\ => neuron_core_0_n_856,
      \priority_reg[4]_28\ => neuron_core_0_n_857,
      \priority_reg[4]_29\ => neuron_core_0_n_858,
      \priority_reg[4]_3\ => neuron_core_0_n_559,
      \priority_reg[4]_30\ => neuron_core_0_n_871,
      \priority_reg[4]_31\ => neuron_core_0_n_874,
      \priority_reg[4]_32\ => neuron_core_0_n_875,
      \priority_reg[4]_33\ => neuron_core_0_n_879,
      \priority_reg[4]_34\ => neuron_core_0_n_880,
      \priority_reg[4]_35\ => neuron_core_0_n_891,
      \priority_reg[4]_4\ => neuron_core_0_n_681,
      \priority_reg[4]_5\ => neuron_core_0_n_685,
      \priority_reg[4]_6\ => neuron_core_0_n_711,
      \priority_reg[4]_7\ => neuron_core_0_n_712,
      \priority_reg[4]_8\ => neuron_core_0_n_728,
      \priority_reg[4]_9\ => neuron_core_0_n_732,
      \priority_reg[5]\ => neuron_core_0_n_528,
      \priority_reg[5]_0\ => neuron_core_0_n_561,
      \priority_reg[5]_1\ => neuron_core_0_n_562,
      \priority_reg[5]_10\ => neuron_core_0_n_780,
      \priority_reg[5]_11\ => neuron_core_0_n_784,
      \priority_reg[5]_12\ => neuron_core_0_n_785,
      \priority_reg[5]_13\ => neuron_core_0_n_792,
      \priority_reg[5]_14\ => neuron_core_0_n_799,
      \priority_reg[5]_15\ => neuron_core_0_n_806,
      \priority_reg[5]_16\ => neuron_core_0_n_812,
      \priority_reg[5]_17\ => neuron_core_0_n_814,
      \priority_reg[5]_18\ => neuron_core_0_n_818,
      \priority_reg[5]_19\ => neuron_core_0_n_827,
      \priority_reg[5]_2\ => neuron_core_0_n_564,
      \priority_reg[5]_20\ => neuron_core_0_n_831,
      \priority_reg[5]_21\ => neuron_core_0_n_832,
      \priority_reg[5]_22\ => neuron_core_0_n_835,
      \priority_reg[5]_23\ => neuron_core_0_n_839,
      \priority_reg[5]_24\ => neuron_core_0_n_849,
      \priority_reg[5]_25\ => neuron_core_0_n_850,
      \priority_reg[5]_26\ => neuron_core_0_n_852,
      \priority_reg[5]_27\ => neuron_core_0_n_853,
      \priority_reg[5]_28\ => neuron_core_0_n_860,
      \priority_reg[5]_29\ => neuron_core_0_n_862,
      \priority_reg[5]_3\ => neuron_core_0_n_691,
      \priority_reg[5]_30\ => neuron_core_0_n_865,
      \priority_reg[5]_31\ => neuron_core_0_n_866,
      \priority_reg[5]_32\ => neuron_core_0_n_867,
      \priority_reg[5]_33\ => neuron_core_0_n_869,
      \priority_reg[5]_34\ => neuron_core_0_n_876,
      \priority_reg[5]_35\ => neuron_core_0_n_883,
      \priority_reg[5]_4\ => neuron_core_0_n_693,
      \priority_reg[5]_5\ => neuron_core_0_n_694,
      \priority_reg[5]_6\ => neuron_core_0_n_709,
      \priority_reg[5]_7\ => neuron_core_0_n_742,
      \priority_reg[5]_8\ => neuron_core_0_n_746,
      \priority_reg[5]_9\ => neuron_core_0_n_761,
      rst_priority => rst_priority,
      \spi_shift_reg_out[12]_i_3\(3 downto 0) => CTRL_SPI_ADDR(11 downto 8),
      state_inacc_next0_carry => synaptic_core_0_n_40,
      state_inacc_next0_carry_0 => synaptic_core_0_n_41,
      state_inacc_next0_carry_1 => synaptic_core_0_n_43
    );
scheduler_0: entity work.ODIN_design_ODIN_0_0_scheduler
     port map (
      ADDRARDADDR(6 downto 5) => CTRL_NEURMEM_ADDR(7 downto 6),
      ADDRARDADDR(4) => controller_0_n_88,
      ADDRARDADDR(3 downto 0) => CTRL_NEURMEM_ADDR(3 downto 0),
      AERIN_ADDR(6 downto 0) => AERIN_ADDR(16 downto 10),
      \AERIN_ADDR[10]\ => scheduler_0_n_79,
      \AERIN_ADDR[11]\ => scheduler_0_n_80,
      \AERIN_ADDR[12]\ => scheduler_0_n_81,
      \AERIN_ADDR[13]\ => scheduler_0_n_82,
      \AERIN_ADDR[14]\ => scheduler_0_n_83,
      \AERIN_ADDR[15]\ => scheduler_0_n_84,
      AERIN_REQ_sync => AERIN_REQ_sync,
      AERIN_REQ_sync_reg => scheduler_0_n_85,
      AERIN_REQ_sync_reg_0 => scheduler_0_n_88,
      CLK => CLK,
      CTRL_AEROUT_POP_NEUR => CTRL_AEROUT_POP_NEUR,
      CTRL_SCHED_EVENT_IN(0) => CTRL_SCHED_EVENT_IN(6),
      CTRL_SCHED_VIRTS(4 downto 0) => CTRL_SCHED_VIRTS(4 downto 0),
      D(1 downto 0) => CTRL_NEURMEM_ADDR(5 downto 4),
      E(0) => scheduler_0_n_22,
      \FSM_sequential_state[1]_i_5\ => controller_0_n_52,
      \FSM_sequential_state[1]_i_5_0\ => controller_0_n_53,
      Q(5) => scheduler_0_n_3,
      Q(4) => scheduler_0_n_4,
      Q(3) => scheduler_0_n_5,
      Q(2) => scheduler_0_n_6,
      Q(1) => scheduler_0_n_7,
      Q(0) => scheduler_0_n_8,
      RST_sync => RST_sync,
      S(0) => spi_slave_0_n_75,
      SCHED_DATA_OUT(12 downto 0) => SCHED_DATA_OUT(12 downto 0),
      SCHED_EMPTY => SCHED_EMPTY,
      SCHED_FULL => SCHED_FULL,
      SPI_AER_SRC_CTRL_nNEUR => SPI_AER_SRC_CTRL_nNEUR,
      SPI_AER_SRC_CTRL_nNEUR_reg => scheduler_0_n_77,
      SPI_AER_SRC_CTRL_nNEUR_reg_0 => scheduler_0_n_78,
      SPI_GATE_ACTIVITY_sync => SPI_GATE_ACTIVITY_sync,
      SPI_GATE_ACTIVITY_sync_reg => scheduler_0_n_90,
      SPI_OPEN_LOOP => SPI_OPEN_LOOP,
      SPI_OPEN_LOOP_sync => SPI_OPEN_LOOP_sync,
      SPI_OPEN_LOOP_sync_reg_0 => scheduler_0_n_15,
      SPI_OPEN_LOOP_sync_reg_1 => scheduler_0_n_102,
      SRAM_reg_0 => controller_0_n_643,
      SRAM_reg_1_i_215 => controller_0_n_653,
      SRAM_reg_1_i_282(6 downto 4) => in38(4 downto 2),
      SRAM_reg_1_i_282(3) => in38(0),
      SRAM_reg_1_i_282(2) => controller_0_n_49,
      SRAM_reg_1_i_282(1) => controller_0_n_50,
      SRAM_reg_1_i_282(0) => controller_0_n_51,
      \empty_i_11__18\ => neuron_core_0_n_556,
      \empty_i_12__6\ => neuron_core_0_n_830,
      \empty_i_12__8\ => neuron_core_0_n_847,
      \empty_i_14__1\ => neuron_core_0_n_829,
      \empty_i_14__1_0\ => neuron_core_0_n_881,
      \empty_i_3__1\ => neuron_core_0_n_819,
      \empty_i_3__14\ => neuron_core_0_n_811,
      \empty_i_3__14_0\ => neuron_core_0_n_799,
      \empty_i_3__15\ => neuron_core_0_n_742,
      \empty_i_3__15_0\ => neuron_core_0_n_853,
      \empty_i_3__15_1\ => neuron_core_0_n_852,
      \empty_i_3__15_2\ => neuron_core_0_n_741,
      \empty_i_3__15_3\ => neuron_core_0_n_740,
      \empty_i_3__20\ => neuron_core_0_n_743,
      \empty_i_3__20_0\ => neuron_core_0_n_749,
      \empty_i_3__20_1\ => neuron_core_0_n_747,
      \empty_i_3__20_2\ => neuron_core_0_n_536,
      \empty_i_3__22\ => neuron_core_0_n_744,
      \empty_i_3__23\ => neuron_core_0_n_825,
      \empty_i_3__29\ => neuron_core_0_n_558,
      \empty_i_3__3\ => neuron_core_0_n_836,
      \empty_i_3__30\ => neuron_core_0_n_685,
      \empty_i_3__31\ => neuron_core_0_n_804,
      \empty_i_3__31_0\ => neuron_core_0_n_855,
      \empty_i_3__31_1\ => neuron_core_0_n_846,
      \empty_i_3__31_2\ => neuron_core_0_n_543,
      \empty_i_3__31_3\ => neuron_core_0_n_880,
      \empty_i_3__39\ => neuron_core_0_n_751,
      \empty_i_3__41\ => neuron_core_0_n_800,
      \empty_i_3__43\ => neuron_core_0_n_753,
      \empty_i_3__43_0\ => neuron_core_0_n_754,
      \empty_i_3__46\ => neuron_core_0_n_841,
      \empty_i_3__51\ => neuron_core_0_n_761,
      \empty_i_3__6\ => neuron_core_0_n_838,
      \empty_i_3__7\ => neuron_core_0_n_728,
      \empty_i_3__9\ => neuron_core_0_n_817,
      \empty_i_4__56\ => neuron_core_0_n_814,
      \empty_i_4__56_0\ => neuron_core_0_n_833,
      \empty_i_5__10\ => neuron_core_0_n_805,
      \empty_i_5__10_0\ => neuron_core_0_n_798,
      \empty_i_5__10_1\ => neuron_core_0_n_537,
      \empty_i_5__10_2\ => neuron_core_0_n_894,
      \empty_i_5__11\ => neuron_core_0_n_822,
      \empty_i_5__13\ => neuron_core_0_n_763,
      \empty_i_5__15\ => neuron_core_0_n_850,
      \empty_i_5__15_0\ => neuron_core_0_n_732,
      \empty_i_5__24\ => neuron_core_0_n_821,
      \empty_i_5__24_0\ => neuron_core_0_n_684,
      \empty_i_5__30\ => neuron_core_0_n_797,
      \empty_i_5__30_0\ => neuron_core_0_n_813,
      \empty_i_5__31\ => neuron_core_0_n_555,
      \empty_i_5__31_0\ => neuron_core_0_n_809,
      \empty_i_5__37\ => neuron_core_0_n_690,
      \empty_i_5__38\ => neuron_core_0_n_539,
      \empty_i_5__38_0\ => neuron_core_0_n_856,
      \empty_i_5__41\ => neuron_core_0_n_893,
      \empty_i_5__48\ => neuron_core_0_n_899,
      \empty_i_5__55\ => neuron_core_0_n_689,
      \empty_i_5__7\ => neuron_core_0_n_812,
      \empty_i_6__14\ => neuron_core_0_n_541,
      \empty_i_6__18\ => neuron_core_0_n_815,
      \empty_i_6__18_0\ => neuron_core_0_n_681,
      \empty_i_6__21\ => neuron_core_0_n_858,
      \empty_i_6__21_0\ => neuron_core_0_n_538,
      \empty_i_6__25\ => neuron_core_0_n_840,
      \empty_i_6__25_0\ => neuron_core_0_n_839,
      \empty_i_6__25_1\ => neuron_core_0_n_837,
      \empty_i_6__28\ => neuron_core_0_n_860,
      \empty_i_6__31\ => neuron_core_0_n_818,
      \empty_i_6__42\ => neuron_core_0_n_897,
      \empty_i_6__43\ => neuron_core_0_n_898,
      \empty_i_6__44\ => neuron_core_0_n_885,
      \empty_i_6__44_0\ => neuron_core_0_n_562,
      \empty_i_6__48\ => neuron_core_0_n_890,
      \empty_i_7__19\ => neuron_core_0_n_828,
      \empty_i_7__19_0\ => neuron_core_0_n_857,
      \empty_i_7__19_1\ => neuron_core_0_n_842,
      \empty_i_7__24\ => neuron_core_0_n_827,
      \empty_i_7__30\ => neuron_core_0_n_520,
      \empty_i_7__30_0\ => neuron_core_0_n_861,
      \empty_i_7__32\ => neuron_core_0_n_565,
      \empty_i_7__32_0\ => neuron_core_0_n_883,
      \empty_i_7__32_1\ => neuron_core_0_n_560,
      \empty_i_7__6\ => neuron_core_0_n_522,
      \empty_i_8__24\ => neuron_core_0_n_835,
      \empty_i_8__26\ => neuron_core_0_n_683,
      \empty_i_8__26_0\ => neuron_core_0_n_832,
      \empty_i_8__26_1\ => neuron_core_0_n_691,
      \empty_i_8__30\(0) => NEUR_EVENT_OUT(6),
      \empty_i_8__30_0\ => neuron_core_0_n_864,
      \empty_i_8__30_1\ => neuron_core_0_n_545,
      \empty_i_8__31\ => neuron_core_0_n_542,
      \empty_i_8__34\ => neuron_core_0_n_566,
      \empty_i_8__34_0\ => neuron_core_0_n_849,
      \empty_i_8__34_1\ => neuron_core_0_n_887,
      \empty_i_8__36\ => neuron_core_0_n_686,
      \empty_i_9__23\ => neuron_core_0_n_862,
      \empty_i_9__26\ => neuron_core_0_n_863,
      \fill_cnt[4]_i_3__10\ => neuron_core_0_n_886,
      \fill_cnt[4]_i_3__11\ => neuron_core_0_n_848,
      \fill_cnt[4]_i_3__20\ => neuron_core_0_n_824,
      \fill_cnt[4]_i_3__21\ => neuron_core_0_n_557,
      \fill_cnt[4]_i_3__23\ => neuron_core_0_n_854,
      \fill_cnt[4]_i_3__26\ => neuron_core_0_n_884,
      \fill_cnt[4]_i_3__30\ => neuron_core_0_n_760,
      \fill_cnt[4]_i_3__32\ => neuron_core_0_n_746,
      \fill_cnt[4]_i_3__33\ => neuron_core_0_n_807,
      \fill_cnt[4]_i_3__38\ => neuron_core_0_n_801,
      \fill_cnt[4]_i_3__39\ => neuron_core_0_n_803,
      \fill_cnt[4]_i_3__40\ => neuron_core_0_n_823,
      \fill_cnt[4]_i_3__40_0\ => neuron_core_0_n_810,
      \fill_cnt[4]_i_3__41\ => neuron_core_0_n_738,
      \fill_cnt[4]_i_3__45\ => neuron_core_0_n_757,
      \fill_cnt[4]_i_3__47\ => neuron_core_0_n_748,
      \fill_cnt[4]_i_3__48\ => neuron_core_0_n_816,
      \fill_cnt[4]_i_3__5\ => neuron_core_0_n_826,
      \fill_cnt[4]_i_3__52\ => neuron_core_0_n_759,
      \fill_cnt[4]_i_3__52_0\ => neuron_core_0_n_888,
      \fill_cnt[4]_i_3__53\ => neuron_core_0_n_802,
      \fill_cnt[4]_i_3__54\ => neuron_core_0_n_745,
      \fill_cnt[4]_i_3__55\ => neuron_core_0_n_808,
      \fill_cnt[4]_i_3__55_0\ => neuron_core_0_n_831,
      \fill_cnt[4]_i_3__9\ => neuron_core_0_n_882,
      \fill_cnt[4]_i_4__13\ => neuron_core_0_n_843,
      \fill_cnt[4]_i_4__23\ => neuron_core_0_n_892,
      \fill_cnt[4]_i_4__28\ => neuron_core_0_n_688,
      \fill_cnt[4]_i_4__4\ => neuron_core_0_n_851,
      \fill_cnt[4]_i_4__4_0\ => neuron_core_0_n_559,
      \fill_cnt[4]_i_4__7\ => neuron_core_0_n_891,
      \fill_cnt[4]_i_4__9\ => neuron_core_0_n_540,
      \fill_cnt[4]_i_5__10\ => neuron_core_0_n_682,
      \fill_cnt[4]_i_5__3\ => neuron_core_0_n_820,
      \fill_cnt[4]_i_5__3_0\ => neuron_core_0_n_901,
      \fill_cnt[4]_i_5__3_1\ => neuron_core_0_n_844,
      \fill_cnt[4]_i_5__5\ => neuron_core_0_n_750,
      \fill_cnt[4]_i_5__7\ => neuron_core_0_n_859,
      \fill_cnt_reg[0]\ => neuron_core_0_n_521,
      \fill_cnt_reg[2]\ => scheduler_0_n_86,
      \fill_cnt_reg[4]\ => neuron_core_0_n_727,
      \fill_cnt_reg[4]_0\ => neuron_core_0_n_739,
      \fill_cnt_reg[4]_1\ => neuron_core_0_n_758,
      \fill_cnt_reg[4]_2\ => neuron_core_0_n_729,
      \genblk1[0].mem_reg[0][12]\ => controller_0_n_38,
      \genblk1[0].mem_reg[0][8]\ => neuron_core_0_n_786,
      \genblk1[0].mem_reg[0][8]_0\ => neuron_core_0_n_561,
      \genblk1[0].mem_reg[0][8]_1\ => neuron_core_0_n_780,
      \genblk1[0].mem_reg[0][8]_10\ => neuron_core_0_n_769,
      \genblk1[0].mem_reg[0][8]_11\ => neuron_core_0_n_770,
      \genblk1[0].mem_reg[0][8]_12\ => neuron_core_0_n_772,
      \genblk1[0].mem_reg[0][8]_13\ => neuron_core_0_n_773,
      \genblk1[0].mem_reg[0][8]_14\ => neuron_core_0_n_711,
      \genblk1[0].mem_reg[0][8]_15\ => neuron_core_0_n_774,
      \genblk1[0].mem_reg[0][8]_16\ => neuron_core_0_n_771,
      \genblk1[0].mem_reg[0][8]_17\ => neuron_core_0_n_775,
      \genblk1[0].mem_reg[0][8]_18\ => neuron_core_0_n_776,
      \genblk1[0].mem_reg[0][8]_19\ => neuron_core_0_n_693,
      \genblk1[0].mem_reg[0][8]_2\ => neuron_core_0_n_794,
      \genblk1[0].mem_reg[0][8]_20\ => neuron_core_0_n_709,
      \genblk1[0].mem_reg[0][8]_21\ => neuron_core_0_n_777,
      \genblk1[0].mem_reg[0][8]_22\ => neuron_core_0_n_779,
      \genblk1[0].mem_reg[0][8]_23\ => neuron_core_0_n_781,
      \genblk1[0].mem_reg[0][8]_24\ => neuron_core_0_n_694,
      \genblk1[0].mem_reg[0][8]_25\ => neuron_core_0_n_784,
      \genblk1[0].mem_reg[0][8]_26\ => neuron_core_0_n_793,
      \genblk1[0].mem_reg[0][8]_27\ => neuron_core_0_n_765,
      \genblk1[0].mem_reg[0][8]_28\ => neuron_core_0_n_787,
      \genblk1[0].mem_reg[0][8]_29\ => neuron_core_0_n_873,
      \genblk1[0].mem_reg[0][8]_3\ => neuron_core_0_n_896,
      \genblk1[0].mem_reg[0][8]_30\ => neuron_core_0_n_790,
      \genblk1[0].mem_reg[0][8]_31\ => neuron_core_0_n_895,
      \genblk1[0].mem_reg[0][8]_4\ => neuron_core_0_n_687,
      \genblk1[0].mem_reg[0][8]_5\ => neuron_core_0_n_764,
      \genblk1[0].mem_reg[0][8]_6\ => neuron_core_0_n_766,
      \genblk1[0].mem_reg[0][8]_7\ => neuron_core_0_n_548,
      \genblk1[0].mem_reg[0][8]_8\ => neuron_core_0_n_768,
      \genblk1[0].mem_reg[0][8]_9\ => neuron_core_0_n_712,
      \genblk1[10].mem_reg[10][12]\ => controller_0_n_28,
      \genblk1[11].mem_reg[11][12]\ => controller_0_n_27,
      \genblk1[12].mem_reg[12][12]\ => controller_0_n_26,
      \genblk1[13].mem_reg[13][12]\ => controller_0_n_25,
      \genblk1[14].mem_reg[14][12]\ => controller_0_n_24,
      \genblk1[15].mem_reg[15][12]\ => controller_0_n_23,
      \genblk1[16].mem_reg[16][12]\ => controller_0_n_22,
      \genblk1[17].mem_reg[17][12]\ => controller_0_n_21,
      \genblk1[18].mem_reg[18][12]\ => controller_0_n_20,
      \genblk1[19].mem_reg[19][12]\ => controller_0_n_19,
      \genblk1[1].mem_reg[1][12]\ => controller_0_n_37,
      \genblk1[1].mem_reg[1][7]\(7) => controller_0_n_654,
      \genblk1[1].mem_reg[1][7]\(6) => controller_0_n_655,
      \genblk1[1].mem_reg[1][7]\(5) => controller_0_n_656,
      \genblk1[1].mem_reg[1][7]\(4) => controller_0_n_657,
      \genblk1[1].mem_reg[1][7]\(3) => controller_0_n_658,
      \genblk1[1].mem_reg[1][7]\(2) => controller_0_n_659,
      \genblk1[1].mem_reg[1][7]\(1) => controller_0_n_660,
      \genblk1[1].mem_reg[1][7]\(0) => controller_0_n_661,
      \genblk1[20].mem_reg[20][12]\ => controller_0_n_18,
      \genblk1[21].mem_reg[21][12]\ => controller_0_n_17,
      \genblk1[22].mem_reg[22][12]\ => controller_0_n_16,
      \genblk1[23].mem_reg[23][12]\ => controller_0_n_15,
      \genblk1[24].mem_reg[24][12]\ => controller_0_n_14,
      \genblk1[25].mem_reg[25][12]\ => controller_0_n_13,
      \genblk1[26].mem_reg[26][12]\ => controller_0_n_12,
      \genblk1[27].mem_reg[27][12]\ => controller_0_n_11,
      \genblk1[28].mem_reg[28][12]\ => controller_0_n_10,
      \genblk1[29].mem_reg[29][12]\ => controller_0_n_9,
      \genblk1[2].mem_reg[2][12]\ => controller_0_n_36,
      \genblk1[30].mem_reg[30][12]\ => controller_0_n_8,
      \genblk1[31].mem_reg[31][12]\ => controller_0_n_7,
      \genblk1[31].mem_reg[31][7]\(7) => controller_0_n_678,
      \genblk1[31].mem_reg[31][7]\(6) => controller_0_n_679,
      \genblk1[31].mem_reg[31][7]\(5) => controller_0_n_680,
      \genblk1[31].mem_reg[31][7]\(4) => controller_0_n_681,
      \genblk1[31].mem_reg[31][7]\(3) => controller_0_n_682,
      \genblk1[31].mem_reg[31][7]\(2) => controller_0_n_683,
      \genblk1[31].mem_reg[31][7]\(1) => controller_0_n_684,
      \genblk1[31].mem_reg[31][7]\(0) => controller_0_n_685,
      \genblk1[3].mem[3][8]_i_10\ => neuron_core_0_n_549,
      \genblk1[3].mem[3][8]_i_10_0\ => neuron_core_0_n_680,
      \genblk1[3].mem[3][8]_i_11__6\ => neuron_core_0_n_868,
      \genblk1[3].mem[3][8]_i_14\ => neuron_core_0_n_679,
      \genblk1[3].mem[3][8]_i_14_0\ => neuron_core_0_n_710,
      \genblk1[3].mem[3][8]_i_3\ => neuron_core_0_n_782,
      \genblk1[3].mem[3][8]_i_3_0\ => neuron_core_0_n_866,
      \genblk1[3].mem[3][8]_i_3__11\ => neuron_core_0_n_867,
      \genblk1[3].mem[3][8]_i_3__15\ => neuron_core_0_n_527,
      \genblk1[3].mem[3][8]_i_3__15_0\ => neuron_core_0_n_789,
      \genblk1[3].mem[3][8]_i_3__15_1\ => neuron_core_0_n_767,
      \genblk1[3].mem[3][8]_i_3__18\ => neuron_core_0_n_788,
      \genblk1[3].mem[3][8]_i_3__22\ => neuron_core_0_n_889,
      \genblk1[3].mem[3][8]_i_3__28\ => neuron_core_0_n_791,
      \genblk1[3].mem[3][8]_i_3__28_0\ => neuron_core_0_n_546,
      \genblk1[3].mem[3][8]_i_3__28_1\ => neuron_core_0_n_834,
      \genblk1[3].mem[3][8]_i_3__30\ => neuron_core_0_n_875,
      \genblk1[3].mem[3][8]_i_3__30_0\ => neuron_core_0_n_879,
      \genblk1[3].mem[3][8]_i_3__6\ => neuron_core_0_n_778,
      \genblk1[3].mem[3][8]_i_4__1\ => neuron_core_0_n_785,
      \genblk1[3].mem[3][8]_i_4__10\ => neuron_core_0_n_806,
      \genblk1[3].mem[3][8]_i_4__12\ => neuron_core_0_n_529,
      \genblk1[3].mem[3][8]_i_4__15\ => neuron_core_0_n_874,
      \genblk1[3].mem[3][8]_i_4__22\ => neuron_core_0_n_871,
      \genblk1[3].mem[3][8]_i_4__22_0\ => neuron_core_0_n_792,
      \genblk1[3].mem[3][8]_i_4__27\ => neuron_core_0_n_878,
      \genblk1[3].mem[3][8]_i_4__3\ => neuron_core_0_n_869,
      \genblk1[3].mem[3][8]_i_4__49\ => neuron_core_0_n_563,
      \genblk1[3].mem[3][8]_i_5__0\ => neuron_core_0_n_564,
      \genblk1[3].mem[3][8]_i_5__14\ => neuron_core_0_n_528,
      \genblk1[3].mem[3][8]_i_5__16\ => neuron_core_0_n_876,
      \genblk1[3].mem[3][8]_i_5__4\ => neuron_core_0_n_525,
      \genblk1[3].mem[3][8]_i_5__52\ => neuron_core_0_n_877,
      \genblk1[3].mem[3][8]_i_5__9\ => neuron_core_0_n_552,
      \genblk1[3].mem[3][8]_i_6__15\ => neuron_core_0_n_553,
      \genblk1[3].mem[3][8]_i_6__24\ => neuron_core_0_n_900,
      \genblk1[3].mem[3][8]_i_6__25\ => neuron_core_0_n_695,
      \genblk1[3].mem[3][8]_i_6__25_0\ => neuron_core_0_n_696,
      \genblk1[3].mem[3][8]_i_7\ => neuron_core_0_n_523,
      \genblk1[3].mem[3][8]_i_7__0\ => neuron_core_0_n_551,
      \genblk1[3].mem[3][8]_i_7__1\ => neuron_core_0_n_524,
      \genblk1[3].mem[3][8]_i_7__1_0\ => neuron_core_0_n_783,
      \genblk1[3].mem[3][8]_i_7__1_1\ => neuron_core_0_n_865,
      \genblk1[3].mem[3][8]_i_8__12\ => neuron_core_0_n_870,
      \genblk1[3].mem[3][8]_i_8__16\ => neuron_core_0_n_554,
      \genblk1[3].mem[3][8]_i_8__16_0\ => neuron_core_0_n_872,
      \genblk1[3].mem_reg[3][12]\ => controller_0_n_35,
      \genblk1[4].mem_reg[4][12]\ => controller_0_n_34,
      \genblk1[5].mem_reg[5][12]\ => controller_0_n_33,
      \genblk1[6].mem_reg[6][12]\ => controller_0_n_32,
      \genblk1[7].mem_reg[7][12]\ => controller_0_n_31,
      \genblk1[8].mem_reg[8][12]\ => controller_0_n_30,
      \genblk1[9].mem_reg[9][12]\ => controller_0_n_29,
      \neur_cnt_reg[2]\ => scheduler_0_n_91,
      \neur_cnt_reg[5]\ => scheduler_0_n_92,
      \neuron_state_monitor_samp[3]_i_3\(7 downto 0) => SPI_MONITOR_NEUR_ADDR(7 downto 0),
      p_26_in => p_26_in,
      \priority_cnt_reg[19]_0\(1 downto 0) => priority_cnt_reg(19 downto 18),
      \priority_reg[1]_rep_0\ => scheduler_0_n_10,
      \priority_reg[1]_rep__0_0\ => scheduler_0_n_12,
      \priority_reg[1]_rep__1_0\ => scheduler_0_n_21,
      \priority_reg[2]_rep_0\ => scheduler_0_n_54,
      \priority_reg[2]_rep_1\ => scheduler_0_n_55,
      \priority_reg[2]_rep__0_0\ => scheduler_0_n_11,
      \priority_reg[2]_rep__0_1\ => scheduler_0_n_13,
      \priority_reg[2]_rep__0_2\ => scheduler_0_n_17,
      \priority_reg[2]_rep__0_3\ => scheduler_0_n_105,
      \priority_reg[2]_rep__1_0\ => scheduler_0_n_9,
      \priority_reg[2]_rep__1_1\ => scheduler_0_n_94,
      \priority_reg[2]_rep__1_2\(17 downto 0) => SPI_BURST_TIMEREF(17 downto 0),
      \priority_reg[3]_0\ => scheduler_0_n_14,
      \priority_reg[3]_1\ => scheduler_0_n_18,
      \priority_reg[3]_2\ => scheduler_0_n_56,
      \priority_reg[3]_3\ => scheduler_0_n_58,
      \priority_reg[3]_4\ => scheduler_0_n_99,
      \priority_reg[3]_5\ => scheduler_0_n_101,
      \priority_reg[4]_0\ => scheduler_0_n_19,
      \priority_reg[4]_1\ => scheduler_0_n_57,
      \priority_reg[4]_2\ => scheduler_0_n_61,
      \priority_reg[4]_3\ => scheduler_0_n_93,
      \priority_reg[4]_4\ => scheduler_0_n_97,
      \priority_reg[4]_5\ => scheduler_0_n_100,
      \priority_reg[5]_0\ => scheduler_0_n_16,
      \priority_reg[5]_1\ => scheduler_0_n_20,
      \priority_reg[5]_2\ => scheduler_0_n_59,
      \priority_reg[5]_3\ => scheduler_0_n_60,
      \priority_reg[5]_4\ => scheduler_0_n_62,
      \priority_reg[5]_5\ => scheduler_0_n_95,
      \priority_reg[5]_6\ => scheduler_0_n_96,
      \priority_reg[5]_7\ => scheduler_0_n_98,
      \priority_reg[5]_8\ => scheduler_0_n_103,
      \priority_reg[5]_9\ => scheduler_0_n_104,
      \read_ptr_reg[4]\ => controller_0_n_642,
      rst_priority => rst_priority,
      \write_ptr_reg[0]\ => neuron_core_0_n_733,
      \write_ptr_reg[0]_0\ => neuron_core_0_n_756,
      \write_ptr_reg[0]_1\ => neuron_core_0_n_735,
      \write_ptr_reg[0]_10\ => neuron_core_0_n_845,
      \write_ptr_reg[0]_11\ => neuron_core_0_n_762,
      \write_ptr_reg[0]_2\ => neuron_core_0_n_755,
      \write_ptr_reg[0]_3\ => neuron_core_0_n_734,
      \write_ptr_reg[0]_4\ => neuron_core_0_n_752,
      \write_ptr_reg[0]_5\ => neuron_core_0_n_737,
      \write_ptr_reg[0]_6\ => neuron_core_0_n_731,
      \write_ptr_reg[0]_7\ => neuron_core_0_n_730,
      \write_ptr_reg[0]_8\ => neuron_core_0_n_796,
      \write_ptr_reg[0]_9\ => neuron_core_0_n_736,
      \write_ptr_reg[2]\(0) => scheduler_0_n_23,
      \write_ptr_reg[2]_0\(0) => scheduler_0_n_24,
      \write_ptr_reg[2]_1\(0) => scheduler_0_n_25,
      \write_ptr_reg[2]_10\(0) => scheduler_0_n_34,
      \write_ptr_reg[2]_11\(0) => scheduler_0_n_35,
      \write_ptr_reg[2]_12\(0) => scheduler_0_n_36,
      \write_ptr_reg[2]_13\(0) => scheduler_0_n_37,
      \write_ptr_reg[2]_14\(0) => scheduler_0_n_38,
      \write_ptr_reg[2]_15\(0) => scheduler_0_n_39,
      \write_ptr_reg[2]_16\(0) => scheduler_0_n_40,
      \write_ptr_reg[2]_17\(0) => scheduler_0_n_41,
      \write_ptr_reg[2]_18\(0) => scheduler_0_n_42,
      \write_ptr_reg[2]_19\(0) => scheduler_0_n_43,
      \write_ptr_reg[2]_2\(0) => scheduler_0_n_26,
      \write_ptr_reg[2]_20\(0) => scheduler_0_n_44,
      \write_ptr_reg[2]_21\(0) => scheduler_0_n_45,
      \write_ptr_reg[2]_22\(0) => scheduler_0_n_46,
      \write_ptr_reg[2]_23\(0) => scheduler_0_n_47,
      \write_ptr_reg[2]_24\(0) => scheduler_0_n_48,
      \write_ptr_reg[2]_25\(0) => scheduler_0_n_49,
      \write_ptr_reg[2]_26\(0) => scheduler_0_n_50,
      \write_ptr_reg[2]_27\(0) => scheduler_0_n_51,
      \write_ptr_reg[2]_28\(0) => scheduler_0_n_52,
      \write_ptr_reg[2]_29\(0) => scheduler_0_n_53,
      \write_ptr_reg[2]_3\(0) => scheduler_0_n_27,
      \write_ptr_reg[2]_4\(0) => scheduler_0_n_28,
      \write_ptr_reg[2]_5\(0) => scheduler_0_n_29,
      \write_ptr_reg[2]_6\(0) => scheduler_0_n_30,
      \write_ptr_reg[2]_7\(0) => scheduler_0_n_31,
      \write_ptr_reg[2]_8\(0) => scheduler_0_n_32,
      \write_ptr_reg[2]_9\(0) => scheduler_0_n_33
    );
spi_slave_0: entity work.ODIN_design_ODIN_0_0_spi_slave
     port map (
      AERIN_ADDR(1 downto 0) => AERIN_ADDR(1 downto 0),
      \AERIN_ADDR[1]_0\ => spi_slave_0_n_55,
      AERIN_ADDR_1_sp_1 => spi_slave_0_n_54,
      \AEROUT_ADDR[7]_i_8\(7 downto 3) => in38(4 downto 0),
      \AEROUT_ADDR[7]_i_8\(2) => controller_0_n_49,
      \AEROUT_ADDR[7]_i_8\(1) => controller_0_n_50,
      \AEROUT_ADDR[7]_i_8\(0) => controller_0_n_51,
      \AEROUT_ADDR_reg[7]\ => aer_out_0_n_3,
      CTRL_NEURMEM_ADDR(0) => CTRL_NEURMEM_ADDR(7),
      \CTRL_OP_CODE_reg[1]_0\(1 downto 0) => CTRL_OP_CODE(1 downto 0),
      \CTRL_PROG_DATA_reg[0]_0\ => spi_slave_0_n_220,
      \CTRL_PROG_DATA_reg[10]_0\ => spi_slave_0_n_208,
      \CTRL_PROG_DATA_reg[10]_1\ => spi_slave_0_n_209,
      \CTRL_PROG_DATA_reg[11]_0\ => spi_slave_0_n_210,
      \CTRL_PROG_DATA_reg[12]_0\ => spi_slave_0_n_200,
      \CTRL_PROG_DATA_reg[12]_1\ => spi_slave_0_n_212,
      \CTRL_PROG_DATA_reg[12]_2\ => spi_slave_0_n_213,
      \CTRL_PROG_DATA_reg[13]_0\ => spi_slave_0_n_201,
      \CTRL_PROG_DATA_reg[13]_1\ => spi_slave_0_n_214,
      \CTRL_PROG_DATA_reg[14]_0\ => spi_slave_0_n_202,
      \CTRL_PROG_DATA_reg[14]_1\ => spi_slave_0_n_218,
      \CTRL_PROG_DATA_reg[15]_0\ => spi_slave_0_n_203,
      \CTRL_PROG_DATA_reg[15]_1\ => spi_slave_0_n_216,
      \CTRL_PROG_DATA_reg[15]_2\ => spi_slave_0_n_217,
      \CTRL_PROG_DATA_reg[15]_3\ => spi_slave_0_n_219,
      \CTRL_PROG_DATA_reg[1]_0\ => spi_slave_0_n_84,
      \CTRL_PROG_DATA_reg[1]_1\ => spi_slave_0_n_85,
      \CTRL_PROG_DATA_reg[1]_2\ => spi_slave_0_n_86,
      \CTRL_PROG_DATA_reg[1]_3\ => spi_slave_0_n_87,
      \CTRL_PROG_DATA_reg[1]_4\ => spi_slave_0_n_221,
      \CTRL_PROG_DATA_reg[1]_5\ => spi_slave_0_n_229,
      \CTRL_PROG_DATA_reg[2]_0\ => spi_slave_0_n_88,
      \CTRL_PROG_DATA_reg[2]_1\ => spi_slave_0_n_89,
      \CTRL_PROG_DATA_reg[2]_2\ => spi_slave_0_n_90,
      \CTRL_PROG_DATA_reg[2]_3\ => spi_slave_0_n_91,
      \CTRL_PROG_DATA_reg[2]_4\ => spi_slave_0_n_198,
      \CTRL_PROG_DATA_reg[2]_5\ => spi_slave_0_n_222,
      \CTRL_PROG_DATA_reg[3]_0\ => spi_slave_0_n_92,
      \CTRL_PROG_DATA_reg[3]_1\ => spi_slave_0_n_93,
      \CTRL_PROG_DATA_reg[3]_2\ => spi_slave_0_n_94,
      \CTRL_PROG_DATA_reg[3]_3\ => spi_slave_0_n_95,
      \CTRL_PROG_DATA_reg[3]_4\ => spi_slave_0_n_199,
      \CTRL_PROG_DATA_reg[3]_5\ => spi_slave_0_n_211,
      \CTRL_PROG_DATA_reg[3]_6\ => spi_slave_0_n_223,
      \CTRL_PROG_DATA_reg[4]_0\ => spi_slave_0_n_224,
      \CTRL_PROG_DATA_reg[4]_1\ => spi_slave_0_n_232,
      \CTRL_PROG_DATA_reg[5]_0\ => spi_slave_0_n_96,
      \CTRL_PROG_DATA_reg[5]_1\ => spi_slave_0_n_97,
      \CTRL_PROG_DATA_reg[5]_2\ => spi_slave_0_n_98,
      \CTRL_PROG_DATA_reg[5]_3\ => spi_slave_0_n_99,
      \CTRL_PROG_DATA_reg[5]_4\ => spi_slave_0_n_225,
      \CTRL_PROG_DATA_reg[5]_5\ => spi_slave_0_n_233,
      \CTRL_PROG_DATA_reg[6]_0\ => spi_slave_0_n_100,
      \CTRL_PROG_DATA_reg[6]_1\ => spi_slave_0_n_101,
      \CTRL_PROG_DATA_reg[6]_2\ => spi_slave_0_n_102,
      \CTRL_PROG_DATA_reg[6]_3\ => spi_slave_0_n_103,
      \CTRL_PROG_DATA_reg[6]_4\ => spi_slave_0_n_234,
      \CTRL_PROG_DATA_reg[7]_0\(7 downto 0) => CTRL_PROG_DATA(7 downto 0),
      \CTRL_PROG_DATA_reg[7]_1\ => spi_slave_0_n_104,
      \CTRL_PROG_DATA_reg[7]_2\ => spi_slave_0_n_105,
      \CTRL_PROG_DATA_reg[7]_3\ => spi_slave_0_n_106,
      \CTRL_PROG_DATA_reg[7]_4\ => spi_slave_0_n_107,
      \CTRL_PROG_DATA_reg[7]_5\ => spi_slave_0_n_227,
      \CTRL_PROG_DATA_reg[7]_6\ => spi_slave_0_n_235,
      \CTRL_PROG_DATA_reg[8]_0\ => spi_slave_0_n_196,
      \CTRL_PROG_DATA_reg[8]_1\ => spi_slave_0_n_205,
      \CTRL_PROG_DATA_reg[9]_0\ => spi_slave_0_n_197,
      \CTRL_PROG_DATA_reg[9]_1\ => spi_slave_0_n_206,
      \CTRL_PROG_DATA_reg[9]_2\ => spi_slave_0_n_207,
      CTRL_PROG_EVENT => CTRL_PROG_EVENT,
      CTRL_READBACK_EVENT => CTRL_READBACK_EVENT,
      \CTRL_SPI_ADDR_reg[10]_0\ => spi_slave_0_n_190,
      \CTRL_SPI_ADDR_reg[14]_0\(14 downto 0) => CTRL_SPI_ADDR(14 downto 0),
      CTRL_SYNARRAY_ADDR(0) => CTRL_SYNARRAY_ADDR(12),
      D(7) => SYNARRAY_WDATA(28),
      D(6) => SYNARRAY_WDATA(24),
      D(5) => SYNARRAY_WDATA(20),
      D(4) => SYNARRAY_WDATA(16),
      D(3) => SYNARRAY_WDATA(12),
      D(2) => SYNARRAY_WDATA(8),
      D(1) => SYNARRAY_WDATA(4),
      D(0) => SYNARRAY_WDATA(0),
      MISO => MISO,
      MOSI => MOSI,
      Q(6 downto 0) => SPI_MONITOR_SYN_ADDR(6 downto 0),
      Qr(31 downto 0) => SYNARRAY_RDATA(31 downto 0),
      RST => RST,
      RST_sync => RST_sync,
      S(0) => spi_slave_0_n_9,
      SCHED_DATA_OUT(0) => SCHED_DATA_OUT(7),
      SCK => SCK,
      SPI_AER_SRC_CTRL_nNEUR => SPI_AER_SRC_CTRL_nNEUR,
      \SPI_BURST_TIMEREF_reg[17]_0\(17 downto 0) => SPI_BURST_TIMEREF(17 downto 0),
      \SPI_BURST_TIMEREF_reg[19]_0\(0) => spi_slave_0_n_75,
      SPI_GATE_ACTIVITY => SPI_GATE_ACTIVITY,
      SPI_GATE_ACTIVITY_sync => SPI_GATE_ACTIVITY_sync,
      SPI_GATE_ACTIVITY_sync_reg => spi_slave_0_n_184,
      SPI_GATE_ACTIVITY_sync_reg_0 => spi_slave_0_n_185,
      SPI_GATE_ACTIVITY_sync_reg_1 => spi_slave_0_n_186,
      \SPI_MONITOR_NEUR_ADDR_reg[2]_0\(0) => spi_slave_0_n_35,
      \SPI_MONITOR_NEUR_ADDR_reg[7]_0\(7 downto 0) => SPI_MONITOR_NEUR_ADDR(7 downto 0),
      SPI_OPEN_LOOP => SPI_OPEN_LOOP,
      SPI_OPEN_LOOP_sync => SPI_OPEN_LOOP_sync,
      SPI_OUT_AER_MONITOR_EN => SPI_OUT_AER_MONITOR_EN,
      SPI_OUT_AER_MONITOR_EN_reg_0(0) => p_1_in(7),
      SPI_PROPAGATE_UNMAPPED_SYN => SPI_PROPAGATE_UNMAPPED_SYN,
      SPI_SDSP_ON_SYN_STIM => SPI_SDSP_ON_SYN_STIM,
      SPI_SDSP_ON_SYN_STIM_reg_0 => spi_slave_0_n_52,
      SPI_SYN_SIGN(255 downto 0) => SPI_SYN_SIGN(255 downto 0),
      SPI_UPDATE_UNMAPPED_SYN => SPI_UPDATE_UNMAPPED_SYN,
      SRAM_reg_0 => controller_0_n_85,
      SRAM_reg_1(75 downto 72) => neuron_data(127 downto 124),
      SRAM_reg_1(71 downto 70) => neuron_data(102 downto 101),
      SRAM_reg_1(69 downto 0) => neuron_data(69 downto 0),
      SRAM_reg_1_0 => spi_slave_0_n_187,
      SRAM_reg_1_1 => spi_slave_0_n_188,
      SRAM_reg_1_10 => spi_slave_0_n_226,
      SRAM_reg_1_11 => spi_slave_0_n_228,
      SRAM_reg_1_12 => spi_slave_0_n_230,
      SRAM_reg_1_13 => spi_slave_0_n_231,
      SRAM_reg_1_14 => controller_0_n_84,
      SRAM_reg_1_15(110 downto 103) => NEUR_STATE(127 downto 120),
      SRAM_reg_1_15(102 downto 101) => NEUR_STATE(115 downto 114),
      SRAM_reg_1_15(100 downto 93) => NEUR_STATE(111 downto 104),
      SRAM_reg_1_15(92 downto 89) => NEUR_STATE(102 downto 99),
      SRAM_reg_1_15(88 downto 85) => NEUR_STATE(95 downto 92),
      SRAM_reg_1_15(84 downto 82) => NEUR_STATE(90 downto 88),
      SRAM_reg_1_15(81) => NEUR_STATE(86),
      SRAM_reg_1_15(80 downto 0) => NEUR_STATE(80 downto 0),
      SRAM_reg_1_16 => neuron_core_0_n_938,
      SRAM_reg_1_17 => controller_0_n_40,
      SRAM_reg_1_18 => neuron_core_0_n_708,
      SRAM_reg_1_2 => spi_slave_0_n_189,
      SRAM_reg_1_3 => spi_slave_0_n_191,
      SRAM_reg_1_4 => spi_slave_0_n_192,
      SRAM_reg_1_5 => spi_slave_0_n_193,
      SRAM_reg_1_6 => spi_slave_0_n_194,
      SRAM_reg_1_7 => spi_slave_0_n_195,
      SRAM_reg_1_8 => spi_slave_0_n_204,
      SRAM_reg_1_9 => spi_slave_0_n_215,
      SRAM_reg_2 => controller_0_n_83,
      SRAM_reg_3 => controller_0_n_82,
      SRAM_reg_4 => controller_0_n_81,
      SRAM_reg_5 => controller_0_n_80,
      SRAM_reg_6 => controller_0_n_79,
      SRAM_reg_7(0) => p_0_in(0),
      \neur_cnt_reg[6]\ => spi_slave_0_n_53,
      \priority_reg[2]_rep__1\(1 downto 0) => priority_cnt_reg(19 downto 18),
      rst_priority => rst_priority,
      \spi_shift_reg_out_reg[12]_0\ => synaptic_core_0_n_39,
      \spi_shift_reg_out_reg[12]_1\ => neuron_core_0_n_719,
      \spi_shift_reg_out_reg[13]_0\ => neuron_core_0_n_720,
      \spi_shift_reg_out_reg[13]_1\ => synaptic_core_0_n_38,
      \spi_shift_reg_out_reg[14]_0\ => neuron_core_0_n_721,
      \spi_shift_reg_out_reg[14]_1\ => synaptic_core_0_n_37,
      \spi_shift_reg_out_reg[15]_0\ => neuron_core_0_n_722,
      \spi_shift_reg_out_reg[15]_1\ => synaptic_core_0_n_36,
      \spi_shift_reg_out_reg[16]_0\ => neuron_core_0_n_723,
      \spi_shift_reg_out_reg[16]_1\ => synaptic_core_0_n_35,
      \spi_shift_reg_out_reg[17]_0\ => neuron_core_0_n_724,
      \spi_shift_reg_out_reg[17]_1\ => synaptic_core_0_n_34,
      \spi_shift_reg_out_reg[18]_0\ => neuron_core_0_n_725,
      \spi_shift_reg_out_reg[18]_1\ => synaptic_core_0_n_33,
      \spi_shift_reg_out_reg[19]_0\ => neuron_core_0_n_726,
      \spi_shift_reg_out_reg[19]_1\ => synaptic_core_0_n_0
    );
synaptic_core_0: entity work.ODIN_design_ODIN_0_0_synaptic_core
     port map (
      \AERIN_ADDR[9]\ => synaptic_core_0_n_48,
      \AERIN_ADDR[9]_0\ => synaptic_core_0_n_49,
      CLK => CLK,
      CTRL_NEURMEM_ADDR(2 downto 0) => CTRL_NEURMEM_ADDR(2 downto 0),
      CTRL_SYNARRAY_ADDR(12 downto 0) => CTRL_SYNARRAY_ADDR(12 downto 0),
      CTRL_SYNARRAY_CS => CTRL_SYNARRAY_CS,
      D(31 downto 0) => SYNARRAY_WDATA(31 downto 0),
      \FSM_sequential_state_reg[0]\ => synaptic_core_0_n_40,
      \FSM_sequential_state_reg[0]_0\ => synaptic_core_0_n_41,
      \FSM_sequential_state_reg[0]_1\ => synaptic_core_0_n_43,
      Qr(31 downto 0) => SYNARRAY_RDATA(31 downto 0),
      S(0) => synaptic_core_0_n_44,
      SPI_PROPAGATE_UNMAPPED_SYN => SPI_PROPAGATE_UNMAPPED_SYN,
      SPI_SYN_SIGN(255 downto 0) => SPI_SYN_SIGN(255 downto 0),
      SRAM_reg_0(1) => synaptic_core_0_n_45,
      SRAM_reg_0(0) => synaptic_core_0_n_46,
      SRAM_reg_1(0) => controller_0_n_663,
      SRAM_reg_2 => synaptic_core_0_n_36,
      SRAM_reg_2_0 => synaptic_core_0_n_37,
      SRAM_reg_2_1 => synaptic_core_0_n_38,
      SRAM_reg_2_2 => synaptic_core_0_n_39,
      SRAM_reg_2_3(0) => controller_0_n_664,
      SRAM_reg_3 => synaptic_core_0_n_0,
      SRAM_reg_3_0 => synaptic_core_0_n_33,
      SRAM_reg_3_1 => synaptic_core_0_n_34,
      SRAM_reg_3_2 => synaptic_core_0_n_35,
      SRAM_reg_3_3(0) => controller_0_n_665,
      SRAM_reg_4(0) => controller_0_n_666,
      SRAM_reg_5(0) => controller_0_n_667,
      SRAM_reg_6(0) => controller_0_n_668,
      SYN_SIGN => SYN_SIGN,
      WE => controller_0_n_669,
      WEA(0) => controller_0_n_662,
      \spi_shift_reg_out_reg[12]\(1 downto 0) => CTRL_SPI_ADDR(14 downto 13),
      state_core_next_i1_carry_i_11(0) => syn_weight(1),
      state_core_next_i1_carry_i_13 => controller_0_n_609,
      \state_core_next_i1_inferred__0/i__carry\ => neuron_core_0_n_707,
      state_inacc_next0_carry_i_7(2 downto 0) => CTRL_NEUR_VIRTS(4 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ODIN_design_ODIN_0_0 is
  port (
    CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    SCK : in STD_LOGIC;
    MOSI : in STD_LOGIC;
    MISO : out STD_LOGIC;
    AERIN_ADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    AERIN_REQ : in STD_LOGIC;
    AERIN_ACK : out STD_LOGIC;
    AEROUT_ADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AEROUT_REQ : out STD_LOGIC;
    AEROUT_ACK : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ODIN_design_ODIN_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ODIN_design_ODIN_0_0 : entity is "ODIN_design_ODIN_0_0,ODIN,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ODIN_design_ODIN_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of ODIN_design_ODIN_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ODIN_design_ODIN_0_0 : entity is "ODIN,Vivado 2023.1";
end ODIN_design_ODIN_0_0;

architecture STRUCTURE of ODIN_design_ODIN_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CLK : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CLK : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RST, FREQ_HZ 30303030, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN ODIN_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of RST : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of RST : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.ODIN_design_ODIN_0_0_ODIN
     port map (
      AERIN_ACK => AERIN_ACK,
      AERIN_ADDR(16 downto 0) => AERIN_ADDR(16 downto 0),
      AERIN_REQ => AERIN_REQ,
      AEROUT_ACK => AEROUT_ACK,
      AEROUT_ADDR(7 downto 0) => AEROUT_ADDR(7 downto 0),
      AEROUT_REQ_reg => AEROUT_REQ,
      CLK => CLK,
      MISO => MISO,
      MOSI => MOSI,
      RST => RST,
      SCK => SCK
    );
end STRUCTURE;
