Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  2 23:04:29 2024
| Host         : DESKTOP-RJ15DL8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BLACKJACK_timing_summary_routed.rpt -pb BLACKJACK_timing_summary_routed.pb -rpx BLACKJACK_timing_summary_routed.rpx -warn_on_violation
| Design       : BLACKJACK
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               634         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5878)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (686)
5. checking no_input_delay (4)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5878)
---------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num2_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num2_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: blckjack_pixl/bj/card_num_reg[3]/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[0]_rep__0/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[1]_rep__1/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[2]_rep/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[3]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[3]_rep__0/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[4]_rep/Q (HIGH)

 There are 277 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[5]/Q (HIGH)

 There are 277 register/latch pins with no clock driven by root clock pin: blckjack_pixl/dealer_box/rom_addr_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card2_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: blckjack_pixl/draw_card_reg[9]/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[0]_rep__0/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[1]_rep__1/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[2]_rep/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[3]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[3]_rep__0/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[4]_rep/Q (HIGH)

 There are 277 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[5]/Q (HIGH)

 There are 277 register/latch pins with no clock driven by root clock pin: blckjack_pixl/player_box/rom_addr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__0/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__2/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[0]_rep__3/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[1]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[2]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[3]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[4]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[5]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[6]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[7]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[8]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_controller/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_controller/r_25MHz_reg[1]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[0]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[1]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[2]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[3]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[4]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[5]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[6]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[7]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[8]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: vga_controller/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (686)
--------------------------------------------------
 There are 686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.816        0.000                      0                  602        0.132        0.000                      0                  602        4.500        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.816        0.000                      0                  473        0.132        0.000                      0                  473        4.500        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.407        0.000                      0                  129        0.453        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/staller_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.580ns (8.390%)  route 6.333ns (91.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.068    10.603    signal_pulses/oneshotter/w_reset
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.727 r  signal_pulses/oneshotter/staller[31]_i_2/O
                         net (fo=32, routed)          1.265    11.992    blckjack_pixl/bj/staller_reg[0]_0
    SLICE_X63Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519    14.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X63Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[2]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X63Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.808    blckjack_pixl/bj/staller_reg[2]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/staller_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.580ns (8.404%)  route 6.322ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.068    10.603    signal_pulses/oneshotter/w_reset
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.727 r  signal_pulses/oneshotter/staller[31]_i_2/O
                         net (fo=32, routed)          1.254    11.981    blckjack_pixl/bj/staller_reg[0]_0
    SLICE_X65Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519    14.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[1]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X65Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.808    blckjack_pixl/bj/staller_reg[1]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/staller_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.580ns (8.404%)  route 6.322ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.068    10.603    signal_pulses/oneshotter/w_reset
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.727 r  signal_pulses/oneshotter/staller[31]_i_2/O
                         net (fo=32, routed)          1.254    11.981    blckjack_pixl/bj/staller_reg[0]_0
    SLICE_X65Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519    14.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[3]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X65Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.808    blckjack_pixl/bj/staller_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/staller_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.580ns (8.404%)  route 6.322ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.068    10.603    signal_pulses/oneshotter/w_reset
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.727 r  signal_pulses/oneshotter/staller[31]_i_2/O
                         net (fo=32, routed)          1.254    11.981    blckjack_pixl/bj/staller_reg[0]_0
    SLICE_X65Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519    14.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[4]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X65Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.808    blckjack_pixl/bj/staller_reg[4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.289ns (35.385%)  route 4.180ns (64.615%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.559     5.080    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=8, routed)           1.160     6.660    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.959 r  blckjack_pixl/bj/player_money2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.959    blckjack_pixl/bj/player_money2_carry_i_8_n_2
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  blckjack_pixl/bj/player_money2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    blckjack_pixl/bj/player_money2_carry_n_2
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.726 r  blckjack_pixl/bj/player_money2_carry__0/CO[0]
                         net (fo=2, routed)           0.433     8.159    blckjack_pixl/bj/player_money210_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.367     8.526 r  blckjack_pixl/bj/dealer_cards[10][3]_i_4/O
                         net (fo=1, routed)           0.425     8.951    blckjack_pixl/bj/dealer_cards[10][3]_i_4_n_2
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.116     9.067 f  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=10, routed)          1.421    10.488    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.321    10.809 r  blckjack_pixl/bj/dealer_cards[7][3]_i_1/O
                         net (fo=4, routed)           0.740    11.549    blckjack_pixl/bj/dealer_cards[7][3]_i_1_n_2
    SLICE_X47Y55         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.438    14.779    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y55         FDRE (Setup_fdre_C_CE)      -0.429    14.494    blckjack_pixl/bj/dealer_cards_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.289ns (35.385%)  route 4.180ns (64.615%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.559     5.080    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=8, routed)           1.160     6.660    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.959 r  blckjack_pixl/bj/player_money2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.959    blckjack_pixl/bj/player_money2_carry_i_8_n_2
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  blckjack_pixl/bj/player_money2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    blckjack_pixl/bj/player_money2_carry_n_2
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.726 r  blckjack_pixl/bj/player_money2_carry__0/CO[0]
                         net (fo=2, routed)           0.433     8.159    blckjack_pixl/bj/player_money210_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.367     8.526 r  blckjack_pixl/bj/dealer_cards[10][3]_i_4/O
                         net (fo=1, routed)           0.425     8.951    blckjack_pixl/bj/dealer_cards[10][3]_i_4_n_2
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.116     9.067 f  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=10, routed)          1.421    10.488    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.321    10.809 r  blckjack_pixl/bj/dealer_cards[7][3]_i_1/O
                         net (fo=4, routed)           0.740    11.549    blckjack_pixl/bj/dealer_cards[7][3]_i_1_n_2
    SLICE_X47Y55         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.438    14.779    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[7][2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y55         FDRE (Setup_fdre_C_CE)      -0.429    14.494    blckjack_pixl/bj/dealer_cards_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/staller_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 0.580ns (8.563%)  route 6.193ns (91.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.068    10.603    signal_pulses/oneshotter/w_reset
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.727 r  signal_pulses/oneshotter/staller[31]_i_2/O
                         net (fo=32, routed)          1.125    11.852    blckjack_pixl/bj/staller_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519    14.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X63Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[7]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X63Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.808    blckjack_pixl/bj/staller_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.288ns (35.167%)  route 4.218ns (64.833%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.559     5.080    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=8, routed)           1.160     6.660    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.959 r  blckjack_pixl/bj/player_money2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.959    blckjack_pixl/bj/player_money2_carry_i_8_n_2
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  blckjack_pixl/bj/player_money2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    blckjack_pixl/bj/player_money2_carry_n_2
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.726 r  blckjack_pixl/bj/player_money2_carry__0/CO[0]
                         net (fo=2, routed)           0.433     8.159    blckjack_pixl/bj/player_money210_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.367     8.526 r  blckjack_pixl/bj/dealer_cards[10][3]_i_4/O
                         net (fo=1, routed)           0.425     8.951    blckjack_pixl/bj/dealer_cards[10][3]_i_4_n_2
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.116     9.067 f  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=10, routed)          1.410    10.477    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.320    10.797 r  blckjack_pixl/bj/dealer_cards[1][3]_i_1/O
                         net (fo=4, routed)           0.789    11.586    blckjack_pixl/bj/dealer_cards[1][3]_i_1_n_2
    SLICE_X46Y57         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.437    14.778    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[1][0]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDRE (Setup_fdre_C_CE)      -0.373    14.549    blckjack_pixl/bj/dealer_cards_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.288ns (35.167%)  route 4.218ns (64.833%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.559     5.080    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=8, routed)           1.160     6.660    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.959 r  blckjack_pixl/bj/player_money2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.959    blckjack_pixl/bj/player_money2_carry_i_8_n_2
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  blckjack_pixl/bj/player_money2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    blckjack_pixl/bj/player_money2_carry_n_2
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.726 r  blckjack_pixl/bj/player_money2_carry__0/CO[0]
                         net (fo=2, routed)           0.433     8.159    blckjack_pixl/bj/player_money210_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.367     8.526 r  blckjack_pixl/bj/dealer_cards[10][3]_i_4/O
                         net (fo=1, routed)           0.425     8.951    blckjack_pixl/bj/dealer_cards[10][3]_i_4_n_2
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.116     9.067 f  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=10, routed)          1.410    10.477    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.320    10.797 r  blckjack_pixl/bj/dealer_cards[1][3]_i_1/O
                         net (fo=4, routed)           0.789    11.586    blckjack_pixl/bj/dealer_cards[1][3]_i_1_n_2
    SLICE_X46Y57         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.437    14.778    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[1][1]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDRE (Setup_fdre_C_CE)      -0.373    14.549    blckjack_pixl/bj/dealer_cards_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 blckjack_pixl/bj/dealer_total_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_cards_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.288ns (35.167%)  route 4.218ns (64.833%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.559     5.080    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  blckjack_pixl/bj/dealer_total_reg[0]/Q
                         net (fo=8, routed)           1.160     6.660    blckjack_pixl/bj/dealer_total_reg_n_2_[0]
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.959 r  blckjack_pixl/bj/player_money2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.959    blckjack_pixl/bj/player_money2_carry_i_8_n_2
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.472 r  blckjack_pixl/bj/player_money2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    blckjack_pixl/bj/player_money2_carry_n_2
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.726 r  blckjack_pixl/bj/player_money2_carry__0/CO[0]
                         net (fo=2, routed)           0.433     8.159    blckjack_pixl/bj/player_money210_in
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.367     8.526 r  blckjack_pixl/bj/dealer_cards[10][3]_i_4/O
                         net (fo=1, routed)           0.425     8.951    blckjack_pixl/bj/dealer_cards[10][3]_i_4_n_2
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.116     9.067 f  blckjack_pixl/bj/dealer_cards[10][3]_i_3/O
                         net (fo=10, routed)          1.410    10.477    blckjack_pixl/bj/dealer_cards[10][3]_i_3_n_2
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.320    10.797 r  blckjack_pixl/bj/dealer_cards[1][3]_i_1/O
                         net (fo=4, routed)           0.789    11.586    blckjack_pixl/bj/dealer_cards[1][3]_i_1_n_2
    SLICE_X46Y57         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.437    14.778    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  blckjack_pixl/bj/dealer_cards_reg[1][2]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDRE (Setup_fdre_C_CE)      -0.373    14.549    blckjack_pixl/bj/dealer_cards_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  2.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/uno/lfsr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/uno/lfsr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.587     1.470    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  blckjack_pixl/bj/uno/lfsr_reg[15]/Q
                         net (fo=4, routed)           0.079     1.691    blckjack_pixl/bj/uno/lfsr_reg_n_2_[15]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.736 r  blckjack_pixl/bj/uno/lfsr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.736    blckjack_pixl/bj/uno/lfsr[0]_i_1__0_n_2
    SLICE_X64Y19         FDPE                                         r  blckjack_pixl/bj/uno/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.856     1.983    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X64Y19         FDPE                                         r  blckjack_pixl/bj/uno/lfsr_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDPE (Hold_fdpe_C_D)         0.120     1.603    blckjack_pixl/bj/uno/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/dos/lfsr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dos/lfsr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.585     1.468    blckjack_pixl/bj/dos/clk_IBUF_BUFG
    SLICE_X62Y21         FDPE                                         r  blckjack_pixl/bj/dos/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  blckjack_pixl/bj/dos/lfsr_reg[0]/Q
                         net (fo=3, routed)           0.089     1.698    blckjack_pixl/bj/dos/lfsr[0]
    SLICE_X62Y21         FDCE                                         r  blckjack_pixl/bj/dos/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.854     1.981    blckjack_pixl/bj/dos/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  blckjack_pixl/bj/dos/lfsr_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.075     1.543    blckjack_pixl/bj/dos/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/sclk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/player_cards_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.554     1.437    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  blckjack_pixl/bj/sclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  blckjack_pixl/bj/sclk_reg[2]/Q
                         net (fo=6, routed)           0.110     1.688    blckjack_pixl/bj/uno/sclk[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  blckjack_pixl/bj/uno/player_cards[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    blckjack_pixl/bj/player_cards0_in[0]
    SLICE_X54Y23         FDRE                                         r  blckjack_pixl/bj/player_cards_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.822     1.949    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  blckjack_pixl/bj/player_cards_reg[1][0]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.120     1.570    blckjack_pixl/bj/player_cards_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/dos/lfsr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dos/lfsr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.585     1.468    blckjack_pixl/bj/dos/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  blckjack_pixl/bj/dos/lfsr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  blckjack_pixl/bj/dos/lfsr_reg[14]/Q
                         net (fo=3, routed)           0.082     1.691    blckjack_pixl/bj/dos/lfsr[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.736 r  blckjack_pixl/bj/dos/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.736    blckjack_pixl/bj/dos/lfsr[0]_i_1_n_2
    SLICE_X62Y21         FDPE                                         r  blckjack_pixl/bj/dos/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.854     1.981    blckjack_pixl/bj/dos/clk_IBUF_BUFG
    SLICE_X62Y21         FDPE                                         r  blckjack_pixl/bj/dos/lfsr_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y21         FDPE (Hold_fdpe_C_D)         0.091     1.572    blckjack_pixl/bj/dos/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/hit_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/hit_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.559%)  route 0.104ns (42.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.584     1.467    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  signal_pulses/oneshotter/hit_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  signal_pulses/oneshotter/hit_pulse_reg/Q
                         net (fo=12, routed)          0.104     1.712    blckjack_pixl/bj/w_hit
    SLICE_X58Y22         FDRE                                         r  blckjack_pixl/bj/hit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.851     1.978    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  blckjack_pixl/bj/hit_reg_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.075     1.542    blckjack_pixl/bj/hit_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_dealer_inc/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.562     1.445    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/Q
                         net (fo=5, routed)           0.108     1.694    blckjack_pixl/bj/rand_dealer_inc/random[1]
    SLICE_X49Y36         LUT5 (Prop_lut5_I2_O)        0.048     1.742 r  blckjack_pixl/bj/rand_dealer_inc/rnd[3]_i_1/O
                         net (fo=1, routed)           0.000     1.742    blckjack_pixl/bj/rand_dealer_inc/p_1_in[3]
    SLICE_X49Y36         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.831     1.958    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.107     1.565    blckjack_pixl/bj/rand_dealer_inc/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/uno/lfsr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/uno/lfsr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.587     1.470    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  blckjack_pixl/bj/uno/lfsr_reg[13]/Q
                         net (fo=3, routed)           0.117     1.728    blckjack_pixl/bj/uno/lfsr_reg_n_2_[13]
    SLICE_X65Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.856     1.983    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[14]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.066     1.550    blckjack_pixl/bj/uno/lfsr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.562     1.445    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X48Y36         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  blckjack_pixl/bj/rand_dealer_inc/random_reg[1]/Q
                         net (fo=5, routed)           0.109     1.695    blckjack_pixl/bj/rand_dealer_inc/random[1]
    SLICE_X49Y36         LUT5 (Prop_lut5_I2_O)        0.049     1.744 r  blckjack_pixl/bj/rand_dealer_inc/rnd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    blckjack_pixl/bj/rand_dealer_inc/p_1_in[2]
    SLICE_X49Y36         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.831     1.958    blckjack_pixl/bj/rand_dealer_inc/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.107     1.565    blckjack_pixl/bj/rand_dealer_inc/rnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/dos/lfsr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dos/lfsr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.489%)  route 0.138ns (49.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.585     1.468    blckjack_pixl/bj/dos/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  blckjack_pixl/bj/dos/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  blckjack_pixl/bj/dos/lfsr_reg[11]/Q
                         net (fo=4, routed)           0.138     1.747    blckjack_pixl/bj/dos/lfsr[11]
    SLICE_X60Y22         FDCE                                         r  blckjack_pixl/bj/dos/lfsr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.851     1.978    blckjack_pixl/bj/dos/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  blckjack_pixl/bj/dos/lfsr_reg[12]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.059     1.559    blckjack_pixl/bj/dos/lfsr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 blckjack_pixl/bj/uno/lfsr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/uno/lfsr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.587     1.470    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X65Y19         FDPE                                         r  blckjack_pixl/bj/uno/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  blckjack_pixl/bj/uno/lfsr_reg[1]/Q
                         net (fo=3, routed)           0.122     1.733    blckjack_pixl/bj/uno/lfsr_reg_n_2_[1]
    SLICE_X64Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.856     1.983    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.060     1.543    blckjack_pixl/bj/uno/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   blckjack_pixl/bj/bet_amnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   blckjack_pixl/bj/bet_amnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   blckjack_pixl/bj/bet_amnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   blckjack_pixl/bj/bet_amnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   blckjack_pixl/bj/bet_amnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   blckjack_pixl/bj/FSM_sequential_PS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   blckjack_pixl/bj/FSM_sequential_PS_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   blckjack_pixl/bj/bet_amnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   blckjack_pixl/bj/bet_amnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   blckjack_pixl/bj/bet_amnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.456ns (7.548%)  route 5.586ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.586    11.121    blckjack_pixl/bj/w_reset
    SLICE_X57Y27         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.439    14.780    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[4]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X57Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    blckjack_pixl/bj/bet_amnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.456ns (7.538%)  route 5.593ns (92.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.593    11.129    blckjack_pixl/bj/w_reset
    SLICE_X56Y28         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.441    14.782    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[10]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.574    blckjack_pixl/bj/bet_amnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.456ns (7.538%)  route 5.593ns (92.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.593    11.129    blckjack_pixl/bj/w_reset
    SLICE_X56Y28         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.441    14.782    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[9]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y28         FDCE (Recov_fdce_C_CLR)     -0.361    14.574    blckjack_pixl/bj/bet_amnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.456ns (7.548%)  route 5.586ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.586    11.121    blckjack_pixl/bj/w_reset
    SLICE_X56Y27         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.439    14.780    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[6]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.361    14.572    blckjack_pixl/bj/bet_amnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.456ns (7.538%)  route 5.593ns (92.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.593    11.129    blckjack_pixl/bj/w_reset
    SLICE_X56Y28         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.441    14.782    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[11]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    blckjack_pixl/bj/bet_amnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.456ns (7.538%)  route 5.593ns (92.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.593    11.129    blckjack_pixl/bj/w_reset
    SLICE_X56Y28         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.441    14.782    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y28         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[12]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X56Y28         FDCE (Recov_fdce_C_CLR)     -0.319    14.616    blckjack_pixl/bj/bet_amnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.456ns (7.548%)  route 5.586ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.586    11.121    blckjack_pixl/bj/w_reset
    SLICE_X56Y27         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.439    14.780    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[5]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.614    blckjack_pixl/bj/bet_amnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.456ns (7.548%)  route 5.586ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.586    11.121    blckjack_pixl/bj/w_reset
    SLICE_X56Y27         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.439    14.780    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[7]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.614    blckjack_pixl/bj/bet_amnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.456ns (7.548%)  route 5.586ns (92.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.586    11.121    blckjack_pixl/bj/w_reset
    SLICE_X56Y27         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.439    14.780    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[8]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.319    14.614    blckjack_pixl/bj/bet_amnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/uno/lfsr_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.558     5.079    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         5.338    10.873    blckjack_pixl/bj/uno/w_reset
    SLICE_X65Y19         FDCE                                         f  blckjack_pixl/bj/uno/lfsr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    14.849    blckjack_pixl/bj/uno/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  blckjack_pixl/bj/uno/lfsr_reg[11]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X65Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    blckjack_pixl/bj/uno/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  3.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.791%)  route 0.478ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.478     2.061    vga_controller/w_reset
    SLICE_X41Y29         FDCE                                         f  vga_controller/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.822     1.949    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  vga_controller/h_sync_reg_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    vga_controller/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.374%)  route 0.626ns (81.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.626     2.210    vga_controller/w_reset
    SLICE_X40Y36         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.828     1.955    vga_controller/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__1/C
                         clock pessimism             -0.249     1.706    
    SLICE_X40Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    vga_controller/h_count_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.374%)  route 0.626ns (81.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.626     2.210    vga_controller/w_reset
    SLICE_X40Y36         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.828     1.955    vga_controller/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__2/C
                         clock pessimism             -0.249     1.706    
    SLICE_X40Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    vga_controller/h_count_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[0]_rep__3/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.374%)  route 0.626ns (81.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.626     2.210    vga_controller/w_reset
    SLICE_X40Y36         FDCE                                         f  vga_controller/h_count_reg_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.828     1.955    vga_controller/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  vga_controller/h_count_reg_reg[0]_rep__3/C
                         clock pessimism             -0.249     1.706    
    SLICE_X40Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    vga_controller/h_count_reg_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.044%)  route 0.686ns (82.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.686     2.269    vga_controller/w_reset
    SLICE_X40Y41         FDCE                                         f  vga_controller/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.832     1.959    vga_controller/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  vga_controller/h_count_reg_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    vga_controller/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/r_25MHz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.448%)  route 0.716ns (83.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.716     2.299    vga_controller/w_reset
    SLICE_X38Y40         FDCE                                         f  vga_controller/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.831     1.958    vga_controller/clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  vga_controller/r_25MHz_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    vga_controller/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/r_25MHz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.448%)  route 0.716ns (83.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.716     2.299    vga_controller/w_reset
    SLICE_X38Y40         FDCE                                         f  vga_controller/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.831     1.958    vga_controller/clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  vga_controller/r_25MHz_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.642    vga_controller/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.606%)  route 0.762ns (84.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.762     2.346    vga_controller/w_reset
    SLICE_X41Y42         FDCE                                         f  vga_controller/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.832     1.959    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  vga_controller/h_count_reg_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    vga_controller/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/bet_amnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.141ns (14.857%)  route 0.808ns (85.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.808     2.391    blckjack_pixl/bj/w_reset
    SLICE_X56Y29         FDCE                                         f  blckjack_pixl/bj/bet_amnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.826     1.953    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X56Y29         FDCE                                         r  blckjack_pixl/bj/bet_amnt_reg[13]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X56Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    blckjack_pixl/bj/bet_amnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 signal_pulses/oneshotter/rst_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/bj/dealer_total_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.623%)  route 0.823ns (85.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.559     1.442    signal_pulses/oneshotter/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  signal_pulses/oneshotter/rst_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  signal_pulses/oneshotter/rst_pulse_reg/Q
                         net (fo=156, routed)         0.823     2.406    blckjack_pixl/bj/w_reset
    SLICE_X50Y31         FDCE                                         f  blckjack_pixl/bj/dealer_total_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.828     1.955    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  blckjack_pixl/bj/dealer_total_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X50Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.639    blckjack_pixl/bj/dealer_total_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.767    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           580 Endpoints
Min Delay           580 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.929ns  (logic 5.929ns (25.860%)  route 17.000ns (74.140%))
  Logic Levels:           14  (LDCE=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X60Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=128, routed)         4.068     4.693    blckjack_pixl/player_box/ace_rom/rom_data_reg[36]_i_2__1[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.817 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[1]_inst_i_501/O
                         net (fo=12, routed)          2.285     7.102    blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_511_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.226 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_569/O
                         net (fo=1, routed)           0.000     7.226    blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_569_n_2
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     7.467 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_511/O
                         net (fo=1, routed)           0.000     7.467    blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_511_n_2
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     7.565 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_377/O
                         net (fo=1, routed)           0.292     7.857    blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_377_n_2
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.319     8.176 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[1]_inst_i_226/O
                         net (fo=1, routed)           0.830     9.006    blckjack_pixl/player_box/jack_rom/rgb_OBUF[1]_inst_i_39_1
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.130 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[1]_inst_i_100/O
                         net (fo=1, routed)           1.308    10.438    blckjack_pixl/player_box/jack_rom/rgb_OBUF[1]_inst_i_100_n_2
    SLICE_X46Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.562 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[1]_inst_i_39/O
                         net (fo=1, routed)           0.793    11.355    blckjack_pixl/player_box/three_rom/rgb_OBUF[1]_inst_i_6_2
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.479 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[1]_inst_i_15/O
                         net (fo=3, routed)           1.434    12.914    blckjack_pixl/player_box/three_rom/rgb_OBUF[1]_inst_i_15_n_2
    SLICE_X44Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.038 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_14/O
                         net (fo=1, routed)           1.079    14.117    vga_controller/rgb_OBUF[4]_inst_i_2_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.241 r  vga_controller/rgb_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.665    14.906    blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.030 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.256    16.286    vga_controller/user_color[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124    16.410 r  vga_controller/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.988    19.399    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    22.929 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.929    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.254ns  (logic 6.124ns (27.520%)  route 16.129ns (72.480%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X60Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=128, routed)         4.629     5.254    blckjack_pixl/player_box/ace_rom/rom_data_reg[36]_i_2__1[0]
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.378 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[4]_inst_i_273/O
                         net (fo=12, routed)          1.932     7.311    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_396/O
                         net (fo=1, routed)           0.000     7.435    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_396_n_2
    SLICE_X52Y19         MUXF7 (Prop_muxf7_I0_O)      0.241     7.676 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000     7.676    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283_n_2
    SLICE_X52Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     7.774 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_173/O
                         net (fo=1, routed)           0.684     8.458    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_173_n_2
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.319     8.777 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_85/O
                         net (fo=1, routed)           1.074     9.851    blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_22_1
    SLICE_X45Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.975 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_37/O
                         net (fo=1, routed)           1.126    11.101    blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_37_n_2
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           1.008    12.233    blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_6_1
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.357 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_15/O
                         net (fo=3, routed)           0.674    13.031    blckjack_pixl/player_box/three_rom/player_cards_reg[5][2]_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.155 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_17/O
                         net (fo=1, routed)           0.890    14.045    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_17_n_2
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.152    14.197 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.154    14.351    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_5_n_2
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.326    14.677 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.695    15.372    vga_controller/user_color[1]
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.496 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.262    18.758    rgb_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         3.495    22.254 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.254    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.980ns  (logic 6.132ns (27.900%)  route 15.847ns (72.100%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X60Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=128, routed)         4.629     5.254    blckjack_pixl/player_box/ace_rom/rom_data_reg[36]_i_2__1[0]
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.378 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[4]_inst_i_273/O
                         net (fo=12, routed)          1.932     7.311    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_396/O
                         net (fo=1, routed)           0.000     7.435    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_396_n_2
    SLICE_X52Y19         MUXF7 (Prop_muxf7_I0_O)      0.241     7.676 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000     7.676    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283_n_2
    SLICE_X52Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     7.774 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_173/O
                         net (fo=1, routed)           0.684     8.458    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_173_n_2
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.319     8.777 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_85/O
                         net (fo=1, routed)           1.074     9.851    blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_22_1
    SLICE_X45Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.975 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_37/O
                         net (fo=1, routed)           1.126    11.101    blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_37_n_2
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           1.008    12.233    blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_6_1
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.357 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_15/O
                         net (fo=3, routed)           0.674    13.031    blckjack_pixl/player_box/three_rom/player_cards_reg[5][2]_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.155 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_17/O
                         net (fo=1, routed)           0.890    14.045    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_17_n_2
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.152    14.197 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.154    14.351    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_5_n_2
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.326    14.677 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.695    15.372    vga_controller/user_color[1]
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.496 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.980    18.476    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    21.980 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.980    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.886ns  (logic 5.852ns (26.737%)  route 16.035ns (73.263%))
  Logic Levels:           14  (LDCE=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X39Y73         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=128, routed)         2.899     3.458    blckjack_pixl/dealer_box/ace_rom/rom_data_reg[36]_i_2__2[0]
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.582 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1866/O
                         net (fo=12, routed)          1.382     4.964    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1876_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.088 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_2278/O
                         net (fo=1, routed)           0.000     5.088    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_2278_n_2
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     5.326 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1876/O
                         net (fo=1, routed)           0.000     5.326    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1876_n_2
    SLICE_X40Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     5.430 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1291/O
                         net (fo=1, routed)           1.011     6.441    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1291_n_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I4_O)        0.316     6.757 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_658/O
                         net (fo=1, routed)           1.323     8.080    blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_93_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     8.204 r  blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_252/O
                         net (fo=1, routed)           1.414     9.618    blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_252_n_2
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_93/O
                         net (fo=1, routed)           0.819    10.561    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_16_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_37/O
                         net (fo=2, routed)           0.976    11.661    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_37_n_2
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.785 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_17/O
                         net (fo=1, routed)           1.039    12.825    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_17_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.949 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.158    13.107    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_10_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.231 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.950    15.181    vga_controller/deal_color[0]
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    15.305 r  vga_controller/rgb_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.063    18.368    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    21.886 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.886    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.780ns  (logic 6.158ns (28.274%)  route 15.622ns (71.726%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          LDCE                         0.000     0.000 r  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/G
    SLICE_X60Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  blckjack_pixl/player_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=128, routed)         4.629     5.254    blckjack_pixl/player_box/ace_rom/rom_data_reg[36]_i_2__1[0]
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.378 f  blckjack_pixl/player_box/ace_rom/rgb_OBUF[4]_inst_i_273/O
                         net (fo=12, routed)          1.932     7.311    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_396/O
                         net (fo=1, routed)           0.000     7.435    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_396_n_2
    SLICE_X52Y19         MUXF7 (Prop_muxf7_I0_O)      0.241     7.676 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000     7.676    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_283_n_2
    SLICE_X52Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     7.774 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_173/O
                         net (fo=1, routed)           0.684     8.458    blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_173_n_2
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.319     8.777 f  blckjack_pixl/player_box/nine_rom/rgb_OBUF[4]_inst_i_85/O
                         net (fo=1, routed)           1.074     9.851    blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_22_1
    SLICE_X45Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.975 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_37/O
                         net (fo=1, routed)           1.126    11.101    blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_37_n_2
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  blckjack_pixl/player_box/jack_rom/rgb_OBUF[4]_inst_i_22/O
                         net (fo=1, routed)           1.008    12.233    blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_6_1
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.357 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[4]_inst_i_15/O
                         net (fo=3, routed)           0.674    13.031    blckjack_pixl/player_box/three_rom/player_cards_reg[5][2]_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.155 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_17/O
                         net (fo=1, routed)           0.890    14.045    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_17_n_2
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.152    14.197 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.154    14.351    blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_5_n_2
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.326    14.677 r  blckjack_pixl/player_box/three_rom/rgb_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.688    15.365    vga_controller/user_color[1]
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124    15.489 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.762    18.251    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    21.780 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.780    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.610ns  (logic 5.858ns (27.106%)  route 15.753ns (72.894%))
  Logic Levels:           14  (LDCE=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/G
    SLICE_X39Y73         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[3]/Q
                         net (fo=128, routed)         2.899     3.458    blckjack_pixl/dealer_box/ace_rom/rom_data_reg[36]_i_2__2[0]
    SLICE_X52Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.582 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_1866/O
                         net (fo=12, routed)          1.382     4.964    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1876_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.088 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_2278/O
                         net (fo=1, routed)           0.000     5.088    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_2278_n_2
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I0_O)      0.238     5.326 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1876/O
                         net (fo=1, routed)           0.000     5.326    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1876_n_2
    SLICE_X40Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     5.430 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1291/O
                         net (fo=1, routed)           1.011     6.441    blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_1291_n_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I4_O)        0.316     6.757 f  blckjack_pixl/dealer_box/nine_rom/rgb_OBUF[5]_inst_i_658/O
                         net (fo=1, routed)           1.323     8.080    blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_93_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I3_O)        0.124     8.204 r  blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_252/O
                         net (fo=1, routed)           1.414     9.618    blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_252_n_2
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[5]_inst_i_93/O
                         net (fo=1, routed)           0.819    10.561    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_16_2
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.685 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_37/O
                         net (fo=2, routed)           0.976    11.661    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_37_n_2
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.785 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_17/O
                         net (fo=1, routed)           1.039    12.825    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_17_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.949 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           0.158    13.107    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_10_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.231 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.950    15.181    vga_controller/deal_color[0]
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    15.305 r  vga_controller/rgb_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.781    18.086    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    21.610 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.610    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.354ns  (logic 5.118ns (33.332%)  route 10.236ns (66.668%))
  Logic Levels:           8  (LDCE=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card_reg[4]/G
    SLICE_X46Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  blckjack_pixl/draw_card_reg[4]/Q
                         net (fo=2, routed)           0.730     1.355    vga_controller/rgb_OBUF[9]_inst_i_3[2]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.150     1.505 r  vga_controller/rom_addr_reg[6]_i_15/O
                         net (fo=8, routed)           1.844     3.349    blckjack_pixl/bj/rom_addr113_out
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.326     3.675 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_39/O
                         net (fo=2, routed)           1.175     4.850    blckjack_pixl/bj/rgb_OBUF[9]_inst_i_39_n_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.974 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_55/O
                         net (fo=1, routed)           0.444     5.418    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_55_n_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.542 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.899     6.441    vga_controller/rgb_OBUF[10]_inst_i_1_2
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.565 f  vga_controller/rgb_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.541     8.106    vga_controller/rgb_OBUF[10]_inst_i_6_n_2
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  vga_controller/rgb_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.604    11.833    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.354 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.354    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.860ns  (logic 5.116ns (34.431%)  route 9.743ns (65.569%))
  Logic Levels:           8  (LDCE=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card_reg[4]/G
    SLICE_X46Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  blckjack_pixl/draw_card_reg[4]/Q
                         net (fo=2, routed)           0.730     1.355    vga_controller/rgb_OBUF[9]_inst_i_3[2]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.150     1.505 r  vga_controller/rom_addr_reg[6]_i_15/O
                         net (fo=8, routed)           1.844     3.349    blckjack_pixl/bj/rom_addr113_out
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.326     3.675 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_39/O
                         net (fo=2, routed)           1.175     4.850    blckjack_pixl/bj/rgb_OBUF[9]_inst_i_39_n_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.974 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_55/O
                         net (fo=1, routed)           0.444     5.418    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_55_n_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.542 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.899     6.441    vga_controller/rgb_OBUF[10]_inst_i_1_2
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.565 f  vga_controller/rgb_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.541     8.106    vga_controller/rgb_OBUF[10]_inst_i_6_n_2
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  vga_controller/rgb_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.111    11.340    rgb_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.860 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.860    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 5.154ns (35.648%)  route 9.303ns (64.352%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[1]/G
    SLICE_X47Y51         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  blckjack_pixl/draw_card2_reg[1]/Q
                         net (fo=1, routed)           0.785     1.547    blckjack_pixl/dealer_box/rgb_OBUF[9]_inst_i_8[1]
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124     1.671 r  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_15__0/O
                         net (fo=9, routed)           1.357     3.027    blckjack_pixl/bj/rom_addr1_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.824     3.975    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_33_n_2
    SLICE_X49Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.099 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_22/O
                         net (fo=1, routed)           0.648     4.747    blckjack_pixl/bj/rgb_OBUF[9]_inst_i_22_n_2
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.871 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_9/O
                         net (fo=1, routed)           0.638     5.509    blckjack_pixl/bj/rgb_OBUF[9]_inst_i_9_n_2
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.633 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           1.196     6.829    vga_controller/rgb[8]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  vga_controller/rgb_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.945     7.898    vga_controller/rgb_OBUF[6]
    SLICE_X44Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.022 r  vga_controller/rgb_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           2.911    10.933    rgb_OBUF[6]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.457 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.457    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/draw_card2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.298ns  (logic 5.135ns (35.918%)  route 9.162ns (64.082%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         LDCE                         0.000     0.000 r  blckjack_pixl/draw_card2_reg[1]/G
    SLICE_X47Y51         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  blckjack_pixl/draw_card2_reg[1]/Q
                         net (fo=1, routed)           0.785     1.547    blckjack_pixl/dealer_box/rgb_OBUF[9]_inst_i_8[1]
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124     1.671 r  blckjack_pixl/dealer_box/rom_addr_reg[6]_i_15__0/O
                         net (fo=9, routed)           1.357     3.027    blckjack_pixl/bj/rom_addr1_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  blckjack_pixl/bj/rgb_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.824     3.975    blckjack_pixl/bj/rgb_OBUF[10]_inst_i_33_n_2
    SLICE_X49Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.099 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_22/O
                         net (fo=1, routed)           0.648     4.747    blckjack_pixl/bj/rgb_OBUF[9]_inst_i_22_n_2
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.871 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_9/O
                         net (fo=1, routed)           0.638     5.509    blckjack_pixl/bj/rgb_OBUF[9]_inst_i_9_n_2
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.124     5.633 r  blckjack_pixl/bj/rgb_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           1.196     6.829    vga_controller/rgb[8]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  vga_controller/rgb_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.945     7.898    vga_controller/rgb_OBUF[6]
    SLICE_X44Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.022 r  vga_controller/rgb_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           2.770    10.792    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.298 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.298    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[3]_rep__0/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.651%)  route 0.081ns (23.349%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[3]_rep__0/G
    SLICE_X37Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[3]_rep__0/Q
                         net (fo=74, routed)          0.081     0.239    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[1]_2
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.284    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[20]_i_2__0_n_2
    SLICE_X36Y56         MUXF7 (Prop_muxf7_I0_O)      0.062     0.346 r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.346    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[20]_i_1__0_n_2
    SLICE_X36Y56         LDCE                                         r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[0]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_univ_sseg/m_cnt_reg[0]/Q
                         net (fo=16, routed)          0.193     0.334    my_univ_sseg/Q[0]
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.042     0.376 r  my_univ_sseg/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    my_univ_sseg/m_cnt[1]_i_1_n_2
    SLICE_X61Y27         FDRE                                         r  my_univ_sseg/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_univ_sseg/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_univ_sseg/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  my_univ_sseg/m_cnt_reg[0]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_univ_sseg/m_cnt_reg[0]/Q
                         net (fo=16, routed)          0.193     0.334    my_univ_sseg/Q[0]
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  my_univ_sseg/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    my_univ_sseg/m_cnt[0]_i_1_n_2
    SLICE_X61Y27         FDRE                                         r  my_univ_sseg/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.251ns (64.602%)  route 0.138ns (35.398%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[6]/G
    SLICE_X39Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[6]/Q
                         net (fo=127, routed)         0.138     0.296    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[1]_0[1]
    SLICE_X36Y55         MUXF7 (Prop_muxf7_S_O)       0.093     0.389 r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000     0.389    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[22]_i_1__0_n_2
    SLICE_X36Y55         LDCE                                         r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[0]_rep__0/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.265ns (62.702%)  route 0.158ns (37.298%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[0]_rep__0/G
    SLICE_X33Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[0]_rep__0/Q
                         net (fo=72, routed)          0.158     0.316    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[1]_i_1__0_1
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.361 r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[27]_i_2__0/O
                         net (fo=1, routed)           0.000     0.361    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[27]_i_2__0_n_2
    SLICE_X32Y56         MUXF7 (Prop_muxf7_I0_O)      0.062     0.423 r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[27]_i_1__0/O
                         net (fo=1, routed)           0.000     0.423    blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[27]_i_1__0_n_2
    SLICE_X32Y56         LDCE                                         r  blckjack_pixl/dealer_box/Queen_rom/rom_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/ten_rom/rom_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.265ns (61.942%)  route 0.163ns (38.058%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
    SLICE_X33Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/Q
                         net (fo=93, routed)          0.163     0.321    blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1_n_2
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  blckjack_pixl/dealer_box/i_/rom_data_reg[12]_i_2__4/O
                         net (fo=1, routed)           0.000     0.366    blckjack_pixl/dealer_box/i_/rom_data_reg[12]_i_2__4_n_2
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     0.428 r  blckjack_pixl/dealer_box/i_/rom_data_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.428    blckjack_pixl/dealer_box/ten_rom/D[3]
    SLICE_X35Y65         LDCE                                         r  blckjack_pixl/dealer_box/ten_rom/rom_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/ten_rom/rom_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.265ns (61.726%)  route 0.164ns (38.274%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
    SLICE_X33Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/Q
                         net (fo=93, routed)          0.164     0.322    blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1_n_2
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  blckjack_pixl/dealer_box/i_/rom_data_reg[9]_i_2__4/O
                         net (fo=1, routed)           0.000     0.367    blckjack_pixl/dealer_box/i_/rom_data_reg[9]_i_2__4_n_2
    SLICE_X35Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     0.429 r  blckjack_pixl/dealer_box/i_/rom_data_reg[9]_i_1__8/O
                         net (fo=1, routed)           0.000     0.429    blckjack_pixl/dealer_box/ten_rom/D[0]
    SLICE_X35Y67         LDCE                                         r  blckjack_pixl/dealer_box/ten_rom/rom_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/ten_rom/rom_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.368%)  route 0.167ns (38.632%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
    SLICE_X33Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/Q
                         net (fo=93, routed)          0.167     0.325    blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1_n_2
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  blckjack_pixl/dealer_box/i_/rom_data_reg[21]_i_2__0/O
                         net (fo=1, routed)           0.000     0.370    blckjack_pixl/dealer_box/i_/rom_data_reg[21]_i_2__0_n_2
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     0.432 r  blckjack_pixl/dealer_box/i_/rom_data_reg[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.432    blckjack_pixl/dealer_box/ten_rom/D[8]
    SLICE_X34Y65         LDCE                                         r  blckjack_pixl/dealer_box/ten_rom/rom_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/ten_rom/rom_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.265ns (61.156%)  route 0.168ns (38.844%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/G
    SLICE_X33Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1/Q
                         net (fo=93, routed)          0.168     0.326    blckjack_pixl/dealer_box/rom_addr_reg[4]_rep__1_n_2
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  blckjack_pixl/dealer_box/i_/rom_data_reg[30]_i_2__1/O
                         net (fo=1, routed)           0.000     0.371    blckjack_pixl/dealer_box/i_/rom_data_reg[30]_i_2__1_n_2
    SLICE_X34Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     0.433 r  blckjack_pixl/dealer_box/i_/rom_data_reg[30]_i_1__2/O
                         net (fo=1, routed)           0.000     0.433    blckjack_pixl/dealer_box/ten_rom/D[10]
    SLICE_X34Y67         LDCE                                         r  blckjack_pixl/dealer_box/ten_rom/rom_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/dealer_box/rom_addr_reg[2]_rep__1/G
                            (positive level-sensitive latch)
  Destination:            blckjack_pixl/dealer_box/ace_rom/rom_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.285ns (65.758%)  route 0.148ns (34.242%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         LDCE                         0.000     0.000 r  blckjack_pixl/dealer_box/rom_addr_reg[2]_rep__1/G
    SLICE_X38Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blckjack_pixl/dealer_box/rom_addr_reg[2]_rep__1/Q
                         net (fo=97, routed)          0.148     0.326    blckjack_pixl/dealer_box/rom_addr_reg[2]_rep__1_n_2
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  blckjack_pixl/dealer_box/i_/rom_data_reg[22]_i_2__1/O
                         net (fo=1, routed)           0.000     0.371    blckjack_pixl/dealer_box/i_/rom_data_reg[22]_i_2__1_n_2
    SLICE_X37Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     0.433 r  blckjack_pixl/dealer_box/i_/rom_data_reg[22]_i_1__3/O
                         net (fo=1, routed)           0.000     0.433    blckjack_pixl/dealer_box/ace_rom/D[7]
    SLICE_X37Y65         LDCE                                         r  blckjack_pixl/dealer_box/ace_rom/rom_data_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.414ns  (logic 6.198ns (24.387%)  route 19.216ns (75.613%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.564     5.085    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=122, routed)         2.255     7.859    vga_controller/h_count_reg_reg[9]_0[0]
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  vga_controller/rgb_OBUF[5]_inst_i_398/O
                         net (fo=1, routed)           0.000     7.983    blckjack_pixl/dealer_box/rgb_OBUF[4]_inst_i_215_0[0]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.235 r  blckjack_pixl/dealer_box/rgb_OBUF[5]_inst_i_144/O[0]
                         net (fo=109, routed)         4.261    12.496    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_150_0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.295    12.791 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_203/O
                         net (fo=12, routed)          2.821    15.612    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[3]_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.736 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_442/O
                         net (fo=1, routed)           0.645    16.381    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.505 f  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332/O
                         net (fo=1, routed)           0.785    17.291    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332_n_2
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.415 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212/O
                         net (fo=1, routed)           0.000    17.415    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_n_2
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.627    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24_0
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    17.721 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44/O
                         net (fo=1, routed)           1.507    19.227    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.316    19.543 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24/O
                         net (fo=3, routed)           1.050    20.594    blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_34_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    20.718 r  blckjack_pixl/dealer_box/six_rom/rgb_OBUF[4]_inst_i_16/O
                         net (fo=1, routed)           0.158    20.876    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3_8
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.000 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.720    21.720    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_9_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.844 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.950    23.794    vga_controller/deal_color[0]
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    23.918 r  vga_controller/rgb_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.063    26.980    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    30.499 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.499    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.367ns  (logic 6.174ns (24.339%)  route 19.193ns (75.661%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.564     5.085    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=122, routed)         2.255     7.859    vga_controller/h_count_reg_reg[9]_0[0]
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  vga_controller/rgb_OBUF[5]_inst_i_398/O
                         net (fo=1, routed)           0.000     7.983    blckjack_pixl/dealer_box/rgb_OBUF[4]_inst_i_215_0[0]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.235 r  blckjack_pixl/dealer_box/rgb_OBUF[5]_inst_i_144/O[0]
                         net (fo=109, routed)         4.261    12.496    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_150_0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.295    12.791 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_203/O
                         net (fo=12, routed)          2.821    15.612    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[3]_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.736 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_442/O
                         net (fo=1, routed)           0.645    16.381    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.505 f  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332/O
                         net (fo=1, routed)           0.785    17.291    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332_n_2
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.415 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212/O
                         net (fo=1, routed)           0.000    17.415    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_n_2
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.627    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24_0
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    17.721 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44/O
                         net (fo=1, routed)           1.507    19.227    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.316    19.543 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24/O
                         net (fo=3, routed)           1.048    20.592    blckjack_pixl/dealer_box/eight_rom/dealer_cards_reg[0][1]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.716 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.264    20.980    blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[3]_inst_i_2_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.104 r  blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.096    22.200    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[3]_inst_i_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.248    23.571    vga_controller/deal_color[1]
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.695 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.262    26.957    rgb_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         3.495    30.453 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.453    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.138ns  (logic 6.204ns (24.679%)  route 18.934ns (75.321%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.564     5.085    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=122, routed)         2.255     7.859    vga_controller/h_count_reg_reg[9]_0[0]
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  vga_controller/rgb_OBUF[5]_inst_i_398/O
                         net (fo=1, routed)           0.000     7.983    blckjack_pixl/dealer_box/rgb_OBUF[4]_inst_i_215_0[0]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.235 r  blckjack_pixl/dealer_box/rgb_OBUF[5]_inst_i_144/O[0]
                         net (fo=109, routed)         4.261    12.496    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_150_0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.295    12.791 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_203/O
                         net (fo=12, routed)          2.821    15.612    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[3]_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.736 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_442/O
                         net (fo=1, routed)           0.645    16.381    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.505 f  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332/O
                         net (fo=1, routed)           0.785    17.291    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332_n_2
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.415 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212/O
                         net (fo=1, routed)           0.000    17.415    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_n_2
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.627    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24_0
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    17.721 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44/O
                         net (fo=1, routed)           1.507    19.227    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.316    19.543 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24/O
                         net (fo=3, routed)           1.050    20.594    blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_34_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    20.718 r  blckjack_pixl/dealer_box/six_rom/rgb_OBUF[4]_inst_i_16/O
                         net (fo=1, routed)           0.158    20.876    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3_8
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.000 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.720    21.720    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_9_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.844 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.950    23.794    vga_controller/deal_color[0]
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.124    23.918 r  vga_controller/rgb_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.781    26.699    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    30.223 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.223    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.094ns  (logic 6.182ns (24.637%)  route 18.911ns (75.363%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.564     5.085    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=122, routed)         2.255     7.859    vga_controller/h_count_reg_reg[9]_0[0]
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  vga_controller/rgb_OBUF[5]_inst_i_398/O
                         net (fo=1, routed)           0.000     7.983    blckjack_pixl/dealer_box/rgb_OBUF[4]_inst_i_215_0[0]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.235 r  blckjack_pixl/dealer_box/rgb_OBUF[5]_inst_i_144/O[0]
                         net (fo=109, routed)         4.261    12.496    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_150_0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.295    12.791 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_203/O
                         net (fo=12, routed)          2.821    15.612    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[3]_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.736 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_442/O
                         net (fo=1, routed)           0.645    16.381    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.505 f  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332/O
                         net (fo=1, routed)           0.785    17.291    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332_n_2
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.415 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212/O
                         net (fo=1, routed)           0.000    17.415    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_n_2
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.627    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24_0
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    17.721 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44/O
                         net (fo=1, routed)           1.507    19.227    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.316    19.543 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24/O
                         net (fo=3, routed)           1.048    20.592    blckjack_pixl/dealer_box/eight_rom/dealer_cards_reg[0][1]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    20.716 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.264    20.980    blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[3]_inst_i_2_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.104 r  blckjack_pixl/dealer_box/jack_rom/rgb_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.096    22.200    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[3]_inst_i_1
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.324 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.248    23.571    vga_controller/deal_color[1]
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.695 r  vga_controller/rgb_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.980    26.676    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    30.179 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.179    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.874ns  (logic 7.469ns (30.027%)  route 17.405ns (69.973%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.551     5.072    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  blckjack_pixl/bj/player_money_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  blckjack_pixl/bj/player_money_reg[10]/Q
                         net (fo=33, routed)          1.636     7.164    blckjack_pixl/bj/money[10]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.152     7.316 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67/O
                         net (fo=3, routed)           0.850     8.166    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67_n_2
    SLICE_X56Y29         LUT6 (Prop_lut6_I1_O)        0.326     8.492 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120/O
                         net (fo=57, routed)          2.880    11.372    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205/O
                         net (fo=6, routed)           1.260    12.755    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205_n_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.879 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_109/O
                         net (fo=25, routed)          1.921    14.800    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_141_n_2
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.456 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.456    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167_n_2
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.769 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_324/O[3]
                         net (fo=1, routed)           0.807    16.576    blckjack_pixl_n_81
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.306    16.882 r  sseg_OBUF[7]_inst_i_377/O
                         net (fo=1, routed)           0.565    17.447    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.571 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310/O
                         net (fo=1, routed)           0.664    18.235    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310_n_2
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.359 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177/O
                         net (fo=1, routed)           0.799    19.158    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_n_2
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.282 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91/O
                         net (fo=2, routed)           0.698    19.980    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91_n_2
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.104 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36/O
                         net (fo=6, routed)           1.036    21.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36_n_2
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.150    21.290 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           0.979    22.269    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9_n_2
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.348    22.617 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.282    22.899    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_8_n_2
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124    23.023 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.879    23.902    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.150    24.052 r  blckjack_pixl/bj/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.151    26.203    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.744    29.947 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.947    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.845ns  (logic 7.473ns (30.078%)  route 17.372ns (69.922%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.551     5.072    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  blckjack_pixl/bj/player_money_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  blckjack_pixl/bj/player_money_reg[10]/Q
                         net (fo=33, routed)          1.636     7.164    blckjack_pixl/bj/money[10]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.152     7.316 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67/O
                         net (fo=3, routed)           0.850     8.166    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67_n_2
    SLICE_X56Y29         LUT6 (Prop_lut6_I1_O)        0.326     8.492 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120/O
                         net (fo=57, routed)          2.880    11.372    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205/O
                         net (fo=6, routed)           1.260    12.755    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205_n_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.879 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_109/O
                         net (fo=25, routed)          1.921    14.800    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_141_n_2
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.456 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.456    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167_n_2
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.769 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_324/O[3]
                         net (fo=1, routed)           0.807    16.576    blckjack_pixl_n_81
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.306    16.882 f  sseg_OBUF[7]_inst_i_377/O
                         net (fo=1, routed)           0.565    17.447    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.571 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310/O
                         net (fo=1, routed)           0.664    18.235    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310_n_2
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.359 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177/O
                         net (fo=1, routed)           0.799    19.158    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_n_2
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.282 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91/O
                         net (fo=2, routed)           0.698    19.980    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91_n_2
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.104 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36/O
                         net (fo=6, routed)           1.036    21.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36_n_2
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.150    21.290 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           0.777    22.067    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9_n_2
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.348    22.415 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.665    23.080    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_17_n_2
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    23.204 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.059    24.263    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.156    24.419 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.756    26.175    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.742    29.917 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    29.917    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.742ns  (logic 6.595ns (26.656%)  route 18.147ns (73.344%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.564     5.085    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=122, routed)         2.255     7.859    vga_controller/h_count_reg_reg[9]_0[0]
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  vga_controller/rgb_OBUF[5]_inst_i_398/O
                         net (fo=1, routed)           0.000     7.983    blckjack_pixl/dealer_box/rgb_OBUF[4]_inst_i_215_0[0]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.235 r  blckjack_pixl/dealer_box/rgb_OBUF[5]_inst_i_144/O[0]
                         net (fo=109, routed)         4.261    12.496    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_150_0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.295    12.791 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_203/O
                         net (fo=12, routed)          2.821    15.612    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[3]_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.736 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_442/O
                         net (fo=1, routed)           0.645    16.381    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.505 f  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332/O
                         net (fo=1, routed)           0.785    17.291    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332_n_2
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.415 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212/O
                         net (fo=1, routed)           0.000    17.415    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_n_2
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.627    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24_0
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    17.721 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44/O
                         net (fo=1, routed)           1.507    19.227    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.316    19.543 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24/O
                         net (fo=3, routed)           0.000    19.543    blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_34_0
    SLICE_X46Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    19.757 r  blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_85/O
                         net (fo=1, routed)           0.469    20.226    blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_85_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I4_O)        0.297    20.523 r  blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_34/O
                         net (fo=1, routed)           0.861    21.384    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_4_5
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.508 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.794    22.302    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_15_n_2
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124    22.426 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.985    23.411    vga_controller/rgb[5]_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.535 r  vga_controller/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.762    26.298    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    29.827 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.827    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.747ns  (logic 7.235ns (29.234%)  route 17.512ns (70.766%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.551     5.072    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  blckjack_pixl/bj/player_money_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  blckjack_pixl/bj/player_money_reg[10]/Q
                         net (fo=33, routed)          1.636     7.164    blckjack_pixl/bj/money[10]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.152     7.316 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67/O
                         net (fo=3, routed)           0.850     8.166    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67_n_2
    SLICE_X56Y29         LUT6 (Prop_lut6_I1_O)        0.326     8.492 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120/O
                         net (fo=57, routed)          2.880    11.372    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205/O
                         net (fo=6, routed)           1.260    12.755    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205_n_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.879 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_109/O
                         net (fo=25, routed)          1.921    14.800    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_141_n_2
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.456 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.456    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167_n_2
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.769 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_324/O[3]
                         net (fo=1, routed)           0.807    16.576    blckjack_pixl_n_81
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.306    16.882 f  sseg_OBUF[7]_inst_i_377/O
                         net (fo=1, routed)           0.565    17.447    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.571 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310/O
                         net (fo=1, routed)           0.664    18.235    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310_n_2
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.359 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177/O
                         net (fo=1, routed)           0.799    19.158    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_n_2
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.282 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91/O
                         net (fo=2, routed)           0.698    19.980    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91_n_2
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.104 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36/O
                         net (fo=6, routed)           1.036    21.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36_n_2
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.150    21.290 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           0.777    22.067    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9_n_2
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.348    22.415 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.665    23.080    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_17_n_2
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    23.204 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           1.059    24.263    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_4_n_2
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124    24.387 r  blckjack_pixl/bj/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.896    26.284    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    29.819 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.819    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.713ns  (logic 6.209ns (25.126%)  route 18.504ns (74.874%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.564     5.085    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  vga_controller/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  vga_controller/h_count_reg_reg[0]/Q
                         net (fo=122, routed)         2.255     7.859    vga_controller/h_count_reg_reg[9]_0[0]
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.983 r  vga_controller/rgb_OBUF[5]_inst_i_398/O
                         net (fo=1, routed)           0.000     7.983    blckjack_pixl/dealer_box/rgb_OBUF[4]_inst_i_215_0[0]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.235 r  blckjack_pixl/dealer_box/rgb_OBUF[5]_inst_i_144/O[0]
                         net (fo=109, routed)         4.261    12.496    blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[5]_inst_i_150_0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.295    12.791 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_203/O
                         net (fo=12, routed)          2.821    15.612    blckjack_pixl/dealer_box/ace_rom/h_count_reg_reg[3]_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.736 f  blckjack_pixl/dealer_box/ace_rom/rgb_OBUF[4]_inst_i_442/O
                         net (fo=1, routed)           0.645    16.381    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_1
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.505 f  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332/O
                         net (fo=1, routed)           0.785    17.291    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_332_n_2
    SLICE_X37Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.415 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212/O
                         net (fo=1, routed)           0.000    17.415    blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_212_n_2
    SLICE_X37Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  blckjack_pixl/dealer_box/ten_rom/rgb_OBUF[4]_inst_i_103/O
                         net (fo=1, routed)           0.000    17.627    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24_0
    SLICE_X37Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    17.721 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44/O
                         net (fo=1, routed)           1.507    19.227    blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_44_n_2
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.316    19.543 r  blckjack_pixl/dealer_box/eight_rom/rgb_OBUF[4]_inst_i_24/O
                         net (fo=3, routed)           1.050    20.594    blckjack_pixl/dealer_box/six_rom/rgb_OBUF[5]_inst_i_34_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    20.718 r  blckjack_pixl/dealer_box/six_rom/rgb_OBUF[4]_inst_i_16/O
                         net (fo=1, routed)           0.158    20.876    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3_8
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.000 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.720    21.720    blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_9_n_2
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.844 r  blckjack_pixl/dealer_box/three_rom/rgb_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           1.312    23.156    vga_controller/deal_color[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I5_O)        0.124    23.280 r  vga_controller/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.988    26.268    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    29.798 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.798    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/player_money_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.665ns  (logic 7.462ns (30.255%)  route 17.202ns (69.745%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.551     5.072    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  blckjack_pixl/bj/player_money_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  blckjack_pixl/bj/player_money_reg[10]/Q
                         net (fo=33, routed)          1.636     7.164    blckjack_pixl/bj/money[10]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.152     7.316 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67/O
                         net (fo=3, routed)           0.850     8.166    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_67_n_2
    SLICE_X56Y29         LUT6 (Prop_lut6_I1_O)        0.326     8.492 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120/O
                         net (fo=57, routed)          2.880    11.372    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_120_n_2
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205/O
                         net (fo=6, routed)           1.260    12.755    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_205_n_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.879 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_109/O
                         net (fo=25, routed)          1.921    14.800    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_141_n_2
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.456 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.456    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_167_n_2
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.769 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_324/O[3]
                         net (fo=1, routed)           0.807    16.576    blckjack_pixl_n_81
    SLICE_X58Y39         LUT2 (Prop_lut2_I0_O)        0.306    16.882 r  sseg_OBUF[7]_inst_i_377/O
                         net (fo=1, routed)           0.565    17.447    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.571 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310/O
                         net (fo=1, routed)           0.664    18.235    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_310_n_2
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.359 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177/O
                         net (fo=1, routed)           0.799    19.158    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_177_n_2
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124    19.282 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91/O
                         net (fo=2, routed)           0.698    19.980    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_91_n_2
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.104 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36/O
                         net (fo=6, routed)           1.036    21.140    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_36_n_2
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.150    21.290 f  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           0.979    22.269    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_9_n_2
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.348    22.617 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.282    22.899    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_8_n_2
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124    23.023 r  blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.881    23.904    blckjack_pixl/bj/sseg_OBUF[7]_inst_i_2_n_2
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.148    24.052 r  blckjack_pixl/bj/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.946    25.998    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.739    29.737 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.737    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.573%)  route 0.132ns (41.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[5]/Q
                         net (fo=22, routed)          0.132     1.719    vga_controller/Q[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  vga_controller/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga_controller/v_count_next[5]_i_1_n_2
    SLICE_X40Y43         FDCE                                         r  vga_controller/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.598%)  route 0.155ns (45.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[0]/Q
                         net (fo=24, routed)          0.155     1.742    vga_controller/Q[0]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  vga_controller/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.787    vga_controller/v_count_next[9]_i_2_n_2
    SLICE_X40Y43         FDCE                                         r  vga_controller/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.020%)  route 0.164ns (43.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  vga_controller/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_controller/v_count_reg_reg[6]/Q
                         net (fo=18, routed)          0.164     1.774    vga_controller/Q[6]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.819 r  vga_controller/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_controller/v_count_next[7]_i_1_n_2
    SLICE_X43Y43         FDCE                                         r  vga_controller/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.567%)  route 0.189ns (50.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  vga_controller/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  vga_controller/v_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.189     1.776    vga_controller/Q[3]
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  vga_controller/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga_controller/v_count_next[2]_i_1_n_2
    SLICE_X43Y42         FDCE                                         r  vga_controller/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.212ns (56.371%)  route 0.164ns (43.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  vga_controller/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_controller/v_count_reg_reg[6]/Q
                         net (fo=18, routed)          0.164     1.774    vga_controller/Q[6]
    SLICE_X43Y43         LUT5 (Prop_lut5_I0_O)        0.048     1.822 r  vga_controller/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga_controller/v_count_next[8]_i_1_n_2
    SLICE_X43Y43         FDCE                                         r  vga_controller/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.189ns (49.967%)  route 0.189ns (50.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  vga_controller/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.189     1.776    vga_controller/Q[3]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  vga_controller/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga_controller/v_count_next[3]_i_1_n_2
    SLICE_X43Y42         FDCE                                         r  vga_controller/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blckjack_pixl/bj/card_num2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blckjack_pixl/draw_card2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.128ns (33.508%)  route 0.254ns (66.492%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.565     1.448    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X49Y50         FDCE                                         r  blckjack_pixl/bj/card_num2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  blckjack_pixl/bj/card_num2_reg[3]/Q
                         net (fo=24, routed)          0.254     1.830    blckjack_pixl/card_num2[3]
    SLICE_X49Y51         LDCE                                         r  blckjack_pixl/draw_card2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  vga_controller/v_count_reg_reg[0]/Q
                         net (fo=24, routed)          0.233     1.820    vga_controller/Q[0]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  vga_controller/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga_controller/v_count_next[0]_i_1_n_2
    SLICE_X40Y43         FDCE                                         r  vga_controller/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.360%)  route 0.233ns (55.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_controller/v_count_reg_reg[0]/Q
                         net (fo=24, routed)          0.233     1.820    vga_controller/Q[0]
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  vga_controller/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga_controller/v_count_next[1]_i_1_n_2
    SLICE_X40Y43         FDCE                                         r  vga_controller/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.209ns (47.462%)  route 0.231ns (52.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.563     1.446    vga_controller/clk_IBUF_BUFG
    SLICE_X46Y42         FDCE                                         r  vga_controller/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga_controller/h_count_reg_reg[5]/Q
                         net (fo=110, routed)         0.231     1.841    vga_controller/h_count_reg_reg[9]_0[5]
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  vga_controller/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vga_controller/h_count_next_0[9]
    SLICE_X45Y42         FDCE                                         r  vga_controller/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.340ns  (logic 1.813ns (24.705%)  route 5.527ns (75.295%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.416     7.340    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X63Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518     4.859    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X63Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.813ns (24.839%)  route 5.487ns (75.161%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.376     7.300    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519     4.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.813ns (24.839%)  route 5.487ns (75.161%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.376     7.300    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519     4.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.300ns  (logic 1.813ns (24.839%)  route 5.487ns (75.161%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.376     7.300    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519     4.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y6          FDRE                                         r  blckjack_pixl/bj/staller_reg[8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.813ns (25.039%)  route 5.428ns (74.961%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.318     7.242    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X63Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.519     4.860    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X63Y5          FDRE                                         r  blckjack_pixl/bj/staller_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.813ns (25.157%)  route 5.395ns (74.843%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.284     7.208    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518     4.859    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.813ns (25.157%)  route 5.395ns (74.843%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.284     7.208    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518     4.859    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[10]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.813ns (25.157%)  route 5.395ns (74.843%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.284     7.208    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518     4.859    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.208ns  (logic 1.813ns (25.157%)  route 5.395ns (74.843%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.284     7.208    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518     4.859    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  blckjack_pixl/bj/staller_reg[9]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            blckjack_pixl/bj/staller_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.159ns  (logic 1.813ns (25.329%)  route 5.346ns (74.671%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.215     4.657    blckjack_pixl/bj/start_IBUF
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.781 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.484     5.265    blckjack_pixl/bj/FSM_sequential_PS[1]_i_4_n_2
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.389 f  blckjack_pixl/bj/FSM_sequential_PS[1]_i_2/O
                         net (fo=2, routed)           0.411     5.800    blckjack_pixl/bj/FSM_sequential_PS[1]_i_2_n_2
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.924 r  blckjack_pixl/bj/staller[31]_i_1/O
                         net (fo=32, routed)          1.235     7.159    blckjack_pixl/bj/staller[31]_i_1_n_2
    SLICE_X65Y8          FDRE                                         r  blckjack_pixl/bj/staller_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.518     4.859    blckjack_pixl/bj/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  blckjack_pixl/bj/staller_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[8]/C
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_controller/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    vga_controller/v_count_next[8]
    SLICE_X42Y43         FDCE                                         r  vga_controller/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y43         FDCE                                         r  vga_controller/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[5]/C
    SLICE_X45Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.101     0.242    vga_controller/h_count_next[5]
    SLICE_X46Y42         FDCE                                         r  vga_controller/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X46Y42         FDCE                                         r  vga_controller/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[6]/C
    SLICE_X45Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.102     0.243    vga_controller/h_count_next[6]
    SLICE_X46Y42         FDCE                                         r  vga_controller/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X46Y42         FDCE                                         r  vga_controller/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.349%)  route 0.117ns (47.651%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[3]/C
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_controller/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.117     0.245    vga_controller/v_count_next[3]
    SLICE_X44Y42         FDCE                                         r  vga_controller/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X44Y42         FDCE                                         r  vga_controller/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.374%)  route 0.121ns (48.626%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[2]/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_controller/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.121     0.249    vga_controller/h_count_next[2]
    SLICE_X39Y42         FDCE                                         r  vga_controller/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.831     1.958    vga_controller/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  vga_controller/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_controller/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  vga_controller/h_count_next_reg[8]/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga_controller/h_count_next[8]
    SLICE_X41Y42         FDCE                                         r  vga_controller/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.832     1.959    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  vga_controller/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[9]/C
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    vga_controller/v_count_next[9]
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[4]/C
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    vga_controller/v_count_next[4]
    SLICE_X42Y44         FDCE                                         r  vga_controller/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  vga_controller/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[0]/C
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    vga_controller/v_count_next[0]
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_controller/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_controller/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE                         0.000     0.000 r  vga_controller/v_count_next_reg[5]/C
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_controller/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    vga_controller/v_count_next[5]
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.960    vga_controller/clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  vga_controller/v_count_reg_reg[5]/C





