// Seed: 339933525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  type_5(
      1, 1, 1, 1, 1
  );
  assign id_2 = 1;
  assign id_4 = id_4;
  type_6(
      id_3, id_1
  );
  always @(posedge 1'd0 == id_4 or negedge id_4) begin
    id_2 = id_3;
  end
  logic id_4 = 1 == (id_1);
  type_8(
      1, 1
  );
endmodule
