{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599835700168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599835700169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:48:20 2020 " "Processing started: Fri Sep 11 11:48:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599835700169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599835700169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte03 -c parte03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte03 -c parte03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599835700169 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramlpm2v.qip " "Tcl Script File ramlpm2v.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramlpm2v.qip " "set_global_assignment -name QIP_FILE ramlpm2v.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1599835700313 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1599835700313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599835700524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599835700569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parte03.v 1 1 " "Using design file parte03.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 parte03 " "Found entity 1: parte03" {  } { { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte03 " "Elaborating entity \"parte03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599835700621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:ram " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:ram\"" {  } { { "parte03.v" "ram" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_init.mif " "Parameter \"init_file\" = \"ram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700660 ""}  } { { "ramlpm.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599835700660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05t1 " "Found entity 1: altsyncram_05t1" {  } { { "db/altsyncram_05t1.tdf" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/db/altsyncram_05t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599835700713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05t1 ramlpm:ram\|altsyncram:altsyncram_component\|altsyncram_05t1:auto_generated " "Elaborating entity \"altsyncram_05t1\" for hierarchy \"ramlpm:ram\|altsyncram:altsyncram_component\|altsyncram_05t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via0.v 1 1 " "Using design file via0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via0 " "Found entity 1: via0" {  } { { "via0.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via0 via0:v0 " "Elaborating entity \"via0\" for hierarchy \"via0:v0\"" {  } { { "parte03.v" "v0" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via1.v 1 1 " "Using design file via1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via1 " "Found entity 1: via1" {  } { { "via1.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via1 via1:v1 " "Elaborating entity \"via1\" for hierarchy \"via1:v1\"" {  } { { "parte03.v" "v1" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via2.v 1 1 " "Using design file via2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via2 " "Found entity 1: via2" {  } { { "via2.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via2 via2:v2 " "Elaborating entity \"via2\" for hierarchy \"via2:v2\"" {  } { { "parte03.v" "v2" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via3.v 1 1 " "Using design file via3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via3 " "Found entity 1: via3" {  } { { "via3.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via3 via3:v3 " "Elaborating entity \"via3\" for hierarchy \"via3:v3\"" {  } { { "parte03.v" "v3" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700764 ""}
{ "Warning" "WSGN_SEARCH_FILE" "validomod.v 1 1 " "Using design file validomod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 validoMod " "Found entity 1: validoMod" {  } { { "validomod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/validomod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validoMod validoMod:validoModule " "Elaborating entity \"validoMod\" for hierarchy \"validoMod:validoModule\"" {  } { { "parte03.v" "validoModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700776 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dirtymod.v 1 1 " "Using design file dirtymod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dirtyMod " "Found entity 1: dirtyMod" {  } { { "dirtymod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/dirtymod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirtyMod dirtyMod:dirtyModule " "Elaborating entity \"dirtyMod\" for hierarchy \"dirtyMod:dirtyModule\"" {  } { { "parte03.v" "dirtyModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lrumod.v 1 1 " "Using design file lrumod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LRUMod " "Found entity 1: LRUMod" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRUMod LRUMod:LRUModule " "Elaborating entity \"LRUMod\" for hierarchy \"LRUMod:LRUModule\"" {  } { { "parte03.v" "LRUModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700800 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "lrumod.v(25) " "Verilog HDL warning at lrumod.v(25): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1599835700801 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lrumod.v(25) " "Verilog HDL Case Statement warning at lrumod.v(25): incomplete case statement has no default case item" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599835700801 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lruBit lrumod.v(25) " "Verilog HDL Always Construct warning at lrumod.v(25): inferring latch(es) for variable \"lruBit\", which holds its previous value in one or more paths through the always construct" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599835700801 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "lrumod.v(48) " "Verilog HDL warning at lrumod.v(48): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 48 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1599835700801 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "lrumod.v(93) " "Verilog HDL warning at lrumod.v(93): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 93 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1599835700801 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[0\] lrumod.v(25) " "Inferred latch for \"lruBit\[0\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700801 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[1\] lrumod.v(25) " "Inferred latch for \"lruBit\[1\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700802 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[2\] lrumod.v(25) " "Inferred latch for \"lruBit\[2\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700802 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[3\] lrumod.v(25) " "Inferred latch for \"lruBit\[3\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700802 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WSGN_SEARCH_FILE" "hitmod.v 1 1 " "Using design file hitmod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hitMod " "Found entity 1: hitMod" {  } { { "hitmod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/hitmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hitMod hitMod:hitModule " "Elaborating entity \"hitMod\" for hierarchy \"hitMod:hitModule\"" {  } { { "parte03.v" "hitModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wrencachemod.v 1 1 " "Using design file wrencachemod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wrenCacheMod " "Found entity 1: wrenCacheMod" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrenCacheMod wrenCacheMod:wrenCacheModule " "Elaborating entity \"wrenCacheMod\" for hierarchy \"wrenCacheMod:wrenCacheModule\"" {  } { { "parte03.v" "wrenCacheModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700825 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrenCache wrencachemod.v(21) " "Verilog HDL Always Construct warning at wrencachemod.v(21): inferring latch(es) for variable \"wrenCache\", which holds its previous value in one or more paths through the always construct" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599835700825 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[0\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[0\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700825 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[1\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[1\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700825 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[2\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[2\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700825 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[3\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[3\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700825 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Warning" "WSGN_SEARCH_FILE" "muxescrita.v 1 1 " "Using design file muxescrita.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxEscrita " "Found entity 1: muxEscrita" {  } { { "muxescrita.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxescrita.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEscrita muxEscrita:muxEscritaModule " "Elaborating entity \"muxEscrita\" for hierarchy \"muxEscrita:muxEscritaModule\"" {  } { { "parte03.v" "muxEscritaModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxdataram.v 1 1 " "Using design file muxdataram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxDataRam " "Found entity 1: muxDataRam" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599835700848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599835700848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxDataRam muxDataRam:muxDataRamModule " "Elaborating entity \"muxDataRam\" for hierarchy \"muxDataRam:muxDataRamModule\"" {  } { { "parte03.v" "muxDataRamModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599835700850 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxdataram.v(22) " "Verilog HDL Case Statement warning at muxdataram.v(22): incomplete case statement has no default case item" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599835700851 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "muxdataram.v(22) " "Verilog HDL Case Statement information at muxdataram.v(22): all case item expressions in this case statement are onehot" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1599835700851 "|parte03|muxDataRam:muxDataRamModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrAddress muxdataram.v(22) " "Verilog HDL Always Construct warning at muxdataram.v(22): inferring latch(es) for variable \"memWrAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599835700851 "|parte03|muxDataRam:muxDataRamModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataRam muxdataram.v(22) " "Verilog HDL Always Construct warning at muxdataram.v(22): inferring latch(es) for variable \"dataRam\", which holds its previous value in one or more paths through the always construct" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599835700851 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[0\] muxdataram.v(22) " "Inferred latch for \"dataRam\[0\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[1\] muxdataram.v(22) " "Inferred latch for \"dataRam\[1\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[2\] muxdataram.v(22) " "Inferred latch for \"dataRam\[2\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[3\] muxdataram.v(22) " "Inferred latch for \"dataRam\[3\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[4\] muxdataram.v(22) " "Inferred latch for \"dataRam\[4\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[5\] muxdataram.v(22) " "Inferred latch for \"dataRam\[5\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[6\] muxdataram.v(22) " "Inferred latch for \"dataRam\[6\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[7\] muxdataram.v(22) " "Inferred latch for \"dataRam\[7\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[0\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[0\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[1\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[1\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[2\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[2\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[3\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[3\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[4\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[4\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[5\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[5\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[6\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[6\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599835700852 "|parte03|muxDataRam:muxDataRamModule"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[0\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[0\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[1\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[1\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[2\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[2\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[3\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[3\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[0\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[0\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[1\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[1\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[2\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[2\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[3\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[3\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599835701037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1599835701327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[0\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[1\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[2\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[3\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[4\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[5\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[6\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701339 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[7\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[2\] " "Latch LRUMod:LRUModule\|lruBit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU2\[1\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU2\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[3\] " "Latch LRUMod:LRUModule\|lruBit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU3\[1\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU3\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[1\] " "Latch LRUMod:LRUModule\|lruBit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU0\[0\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU0\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[0\] " "Latch LRUMod:LRUModule\|lruBit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU0\[0\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU0\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[0\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[1\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[2\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[3\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[4\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[5\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701340 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[6\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599835701341 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599835701341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599835701673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599835701673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599835702080 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599835702080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599835702080 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1599835702080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599835702080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599835702119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:48:22 2020 " "Processing ended: Fri Sep 11 11:48:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599835702119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599835702119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599835702119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599835702119 ""}
