{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427902220250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427902220281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 17:30:19 2015 " "Processing started: Wed Apr 01 17:30:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427902220281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427902220281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GSensor -c GSensor " "Command: quartus_sta GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427902220281 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1427902220406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427902220640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427902220780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427902220780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gsensor.sdc " "Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1427902221249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427902221249 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427902221265 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427902221265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427902221265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1427902221265 ""}
{ "Warning" "WSTA_SCC_LOOP" "67 " "Found combinational loop of 67 nodes" { { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|combout " "Node \"u_vga\|magn_g_y\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|datab " "Node \"u_vga\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|combout " "Node \"u_vga\|Add1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|datab " "Node \"u_vga\|magn_g_y\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|cout " "Node \"u_vga\|magn_g_y\[0\]~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|cin " "Node \"u_vga\|magn_g_y\[1\]~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|cout " "Node \"u_vga\|magn_g_y\[1\]~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|cin " "Node \"u_vga\|magn_g_y\[2\]~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|combout " "Node \"u_vga\|magn_g_y\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|dataa " "Node \"u_vga\|Add1~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|combout " "Node \"u_vga\|Add1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|datab " "Node \"u_vga\|magn_g_y\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|cout " "Node \"u_vga\|Add1~11\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|cin " "Node \"u_vga\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|cout " "Node \"u_vga\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|cin " "Node \"u_vga\|Add1~15\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|cout " "Node \"u_vga\|Add1~15\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|cin " "Node \"u_vga\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|cout " "Node \"u_vga\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|cin " "Node \"u_vga\|Add1~19\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|cout " "Node \"u_vga\|Add1~19\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~21\|cin " "Node \"u_vga\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~21\|combout " "Node \"u_vga\|Add1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[6\]~12\|dataa " "Node \"u_vga\|magn_g_y\[6\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[6\]~12\|combout " "Node \"u_vga\|magn_g_y\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|dataa " "Node \"u_vga\|Add1~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|combout " "Node \"u_vga\|Add1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|dataa " "Node \"u_vga\|magn_g_y\[5\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|combout " "Node \"u_vga\|magn_g_y\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|dataa " "Node \"u_vga\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|combout " "Node \"u_vga\|Add1~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|dataa " "Node \"u_vga\|magn_g_y\[4\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|combout " "Node \"u_vga\|magn_g_y\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|dataa " "Node \"u_vga\|Add1~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|combout " "Node \"u_vga\|Add1~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|dataa " "Node \"u_vga\|magn_g_y\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|combout " "Node \"u_vga\|magn_g_y\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|datab " "Node \"u_vga\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|combout " "Node \"u_vga\|Add1~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|datab " "Node \"u_vga\|magn_g_y\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|cout " "Node \"u_vga\|magn_g_y\[2\]~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|cin " "Node \"u_vga\|magn_g_y\[3\]~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|cout " "Node \"u_vga\|magn_g_y\[3\]~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|cin " "Node \"u_vga\|magn_g_y\[4\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|cout " "Node \"u_vga\|magn_g_y\[4\]~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|cin " "Node \"u_vga\|magn_g_y\[5\]~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|cout " "Node \"u_vga\|magn_g_y\[5\]~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[6\]~12\|cin " "Node \"u_vga\|magn_g_y\[6\]~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|datab " "Node \"u_vga\|Add1~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|dataa " "Node \"u_vga\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|datab " "Node \"u_vga\|Add1~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|datab " "Node \"u_vga\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|dataa " "Node \"u_vga\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|cout " "Node \"u_vga\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|cin " "Node \"u_vga\|Add1~11\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|combout " "Node \"u_vga\|magn_g_y\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|datab " "Node \"u_vga\|Add1~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|combout " "Node \"u_vga\|Add1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~3\|datab " "Node \"u_vga\|Add3~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~3\|cout " "Node \"u_vga\|Add3~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|cin " "Node \"u_vga\|magn_g_y\[0\]~0\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|cout " "Node \"u_vga\|Add1~7\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|cin " "Node \"u_vga\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~1\|datab " "Node \"u_vga\|Add3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~1\|cout " "Node \"u_vga\|Add3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~3\|cin " "Node \"u_vga\|Add3~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|dataa " "Node \"u_vga\|Add1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902221265 ""}  } { { "vga.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/vga.vhd" 45 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/autres/programmes/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1427902221265 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1427902230094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230094 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1427902230094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1427902230094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1427902230141 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427902230141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.315 " "Worst-case setup slack is -6.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.315             -12.272 CLOCK_50  " "   -6.315             -12.272 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.835               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.835               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902230141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_50  " "    0.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902230157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.639 " "Worst-case recovery slack is 14.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.639               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.639               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.071 " "Worst-case removal slack is 4.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.071               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.071               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902230172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.582 " "Worst-case minimum pulse width slack is 9.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.582               0.000 CLOCK_50  " "    9.582               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.742               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.742               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902230188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902230188 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1427902230391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1427902230422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1427902231217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1427902239954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427902239954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.421 " "Worst-case setup slack is -3.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421              -6.529 CLOCK_50  " "   -3.421              -6.529 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.432               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.432               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902239969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902239985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902239985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.170 " "Worst-case recovery slack is 15.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.170               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.170               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902240000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.624 " "Worst-case removal slack is 3.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.624               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.624               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.591 " "Worst-case minimum pulse width slack is 9.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 CLOCK_50  " "    9.591               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.737               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.737               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902240016 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1427902240297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.485 " "Worst-case setup slack is 5.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.485               0.000 CLOCK_50  " "    5.485               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.313               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.313               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902249204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_50  " "    0.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902249220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.764 " "Worst-case recovery slack is 16.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.764               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.764               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902249236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.270 " "Worst-case removal slack is 2.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.270               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.270               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902249251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.247 " "Worst-case minimum pulse width slack is 9.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.247               0.000 CLOCK_50  " "    9.247               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.781               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.781               0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427902249267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427902249267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427902250234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427902250234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427902250452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 17:30:50 2015 " "Processing ended: Wed Apr 01 17:30:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427902250452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427902250452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427902250452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427902250452 ""}
