#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  7 20:29:06 2017
# Process ID: 9900
# Current directory: C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.runs/synth_1
# Command line: vivado.exe -log Pong_TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pong_TopLevel.tcl
# Log file: C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.runs/synth_1/Pong_TopLevel.vds
# Journal file: C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Pong_TopLevel.tcl -notrace
Command: synth_design -top Pong_TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 313.574 ; gain = 79.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pong_TopLevel' [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:16]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/vga_sync.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/vga_sync.vhd:16]
WARNING: [Synth 8-614] signal 'box_xl' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'box_xr' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'box_yt' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'box_yb' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p1_xl' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p1_xr' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p1_yt' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p1_yb' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p2_xl' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p2_xr' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p2_yt' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
WARNING: [Synth 8-614] signal 'p2_yb' is read in the process but is not in the sensitivity list [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'Pong_TopLevel' (2#1) [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:16]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[14]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[13]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[12]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[11]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[10]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[9]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[8]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[7]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[6]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[5]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[4]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[3]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[2]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 353.652 ; gain = 119.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 353.652 ; gain = 119.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_u'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_l'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_r'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_d'. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pong_TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pong_TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 659.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:60]
INFO: [Synth 8-5544] ROM "p1_dir_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p2_dir_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p2_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p2_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dir_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pong_TopLevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element h_count_reg_reg was removed.  [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/vga_sync.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element v_count_reg_reg was removed.  [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/vga_sync.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.srcs/sources_1/new/Pong_TopLevel.vhd:60]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[14]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[13]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[12]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[11]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[10]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[9]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[8]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[7]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[6]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[5]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[4]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[3]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[2]
WARNING: [Synth 8-3331] design Pong_TopLevel has unconnected port SW[1]
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[0]' (FD) to 'p1_dir_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[1]' (FD) to 'p2_dir_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[2]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p1_dir_y_reg[0] )
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[1]' (FD) to 'p1_dir_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[2]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dir_y_reg[0] )
INFO: [Synth 8-3886] merging instance 'dir_y_reg[1]' (FDSE) to 'dir_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[2]' (FDSE) to 'dir_y_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dir_x_reg[0] )
INFO: [Synth 8-3886] merging instance 'dir_x_reg[1]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[2]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[3]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[4]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[5]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[6]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[7]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[8]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[9]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[10]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[11]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[12]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[13]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[14]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[15]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[16]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[17]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[18]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[19]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[20]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[21]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[22]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[23]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[24]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[25]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[26]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[27]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[28]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[29]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p2_dir_y_reg[30]' (FD) to 'p2_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[3]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[4]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[5]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[6]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[7]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[8]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[9]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[10]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[11]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[12]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[13]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[14]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[15]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[16]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[17]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[18]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[19]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[20]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[21]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[22]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[23]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[24]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[25]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[26]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[27]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[28]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[29]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'p1_dir_y_reg[30]' (FD) to 'p1_dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[3]' (FDSE) to 'dir_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[4]' (FDSE) to 'dir_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[5]' (FDSE) to 'dir_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[6]' (FDSE) to 'dir_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[7]' (FDSE) to 'dir_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[8]' (FDSE) to 'dir_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[9]' (FDSE) to 'dir_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[10]' (FDSE) to 'dir_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[11]' (FDSE) to 'dir_y_reg[12]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[12]' (FDSE) to 'dir_y_reg[13]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[13]' (FDSE) to 'dir_y_reg[14]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[14]' (FDSE) to 'dir_y_reg[15]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[15]' (FDSE) to 'dir_y_reg[16]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[16]' (FDSE) to 'dir_y_reg[17]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[17]' (FDSE) to 'dir_y_reg[18]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[18]' (FDSE) to 'dir_y_reg[19]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[19]' (FDSE) to 'dir_y_reg[20]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[20]' (FDSE) to 'dir_y_reg[21]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[21]' (FDSE) to 'dir_y_reg[22]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[22]' (FDSE) to 'dir_y_reg[23]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[23]' (FDSE) to 'dir_y_reg[24]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[24]' (FDSE) to 'dir_y_reg[25]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[25]' (FDSE) to 'dir_y_reg[26]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[26]' (FDSE) to 'dir_y_reg[27]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[27]' (FDSE) to 'dir_y_reg[28]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[28]' (FDSE) to 'dir_y_reg[29]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[29]' (FDSE) to 'dir_y_reg[30]'
INFO: [Synth 8-3886] merging instance 'dir_y_reg[30]' (FDSE) to 'dir_y_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[3]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[4]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[5]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[6]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[7]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[8]' (FDRE) to 'dir_x_reg[31]'
INFO: [Synth 8-3886] merging instance 'dir_x_reg[9]' (FDRE) to 'dir_x_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blue_reg_reg[3] )
WARNING: [Synth 8-3332] Sequential element (dir_x_reg[0]) is unused and will be removed from module Pong_TopLevel.
WARNING: [Synth 8-3332] Sequential element (dir_y_reg[0]) is unused and will be removed from module Pong_TopLevel.
WARNING: [Synth 8-3332] Sequential element (blue_reg_reg[3]) is unused and will be removed from module Pong_TopLevel.
WARNING: [Synth 8-3332] Sequential element (p1_dir_y_reg[0]) is unused and will be removed from module Pong_TopLevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 659.879 ; gain = 425.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   204|
|3     |LUT1   |   286|
|4     |LUT2   |   563|
|5     |LUT3   |     9|
|6     |LUT4   |   255|
|7     |LUT5   |    11|
|8     |LUT6   |    18|
|9     |FDCE   |    24|
|10    |FDRE   |   271|
|11    |FDSE   |    24|
|12    |IBUF   |     4|
|13    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |  1686|
|2     |  vga_sync_unit |vga_sync |   180|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 660.641 ; gain = 119.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 660.641 ; gain = 426.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Pong_TopLevel' is not ideal for floorplanning, since the cellview 'Pong_TopLevel' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

132 Infos, 69 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 663.051 ; gain = 436.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/mgalle19/Documents/GitHub/CS373_FinalProject/Final_Project/Final_Project.runs/synth_1/Pong_TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 663.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 20:29:37 2017...
