(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (StartBool_5 Bool) (Start_11 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (StartBool_2 Bool) (StartBool_1 Bool) (StartBool_3 Bool) (Start_6 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (StartBool_4 Bool))
  ((Start (_ BitVec 8) (#b10100101 (bvnot Start) (bvneg Start) (bvand Start_1 Start_2) (bvor Start Start_1) (bvadd Start_1 Start_3) (bvmul Start_2 Start_2) (bvudiv Start Start_3) (bvurem Start Start_2) (bvshl Start_4 Start_4) (ite StartBool_1 Start_5 Start)))
   (StartBool Bool (true false (not StartBool_3) (or StartBool_4 StartBool)))
   (StartBool_5 Bool (false true (not StartBool_4) (and StartBool_5 StartBool_4) (or StartBool_4 StartBool_3) (bvult Start_2 Start_7)))
   (Start_11 (_ BitVec 8) (#b00000000 (bvand Start_11 Start_8) (bvmul Start_1 Start_9) (bvudiv Start_3 Start_6) (bvshl Start_8 Start_5) (bvlshr Start_5 Start_3)))
   (Start_10 (_ BitVec 8) (#b00000001 (bvand Start_9 Start_7) (bvor Start_4 Start_7) (bvadd Start_11 Start_8) (bvmul Start_7 Start_6) (bvlshr Start_6 Start_8)))
   (Start_9 (_ BitVec 8) (y x #b00000000 #b10100101 (bvor Start_7 Start_4) (bvudiv Start_4 Start_3) (bvshl Start_8 Start_6) (ite StartBool_4 Start_10 Start)))
   (Start_5 (_ BitVec 8) (y (bvnot Start_5) (bvneg Start_3) (bvand Start_3 Start_1) (bvor Start_3 Start_4) (bvmul Start_1 Start_1) (bvurem Start_3 Start_2) (bvlshr Start_4 Start) (ite StartBool_2 Start_1 Start_4)))
   (StartBool_2 Bool (false true (not StartBool)))
   (StartBool_1 Bool (true (bvult Start_6 Start_1)))
   (StartBool_3 Bool (true false (and StartBool_2 StartBool_5) (or StartBool StartBool_1) (bvult Start_4 Start_8)))
   (Start_6 (_ BitVec 8) (#b00000000 #b00000001 #b10100101 (bvneg Start_4) (bvor Start_3 Start_7) (bvmul Start_6 Start_1) (bvudiv Start_4 Start_3)))
   (Start_4 (_ BitVec 8) (#b00000001 (bvand Start Start_3) (bvor Start_7 Start) (bvurem Start_6 Start_7)))
   (Start_7 (_ BitVec 8) (y #b00000001 #b10100101 #b00000000 (bvnot Start_7) (ite StartBool Start Start)))
   (Start_1 (_ BitVec 8) (#b10100101 (bvneg Start_1) (bvor Start_4 Start_7) (bvadd Start_3 Start_5) (bvmul Start_4 Start_7) (bvshl Start_7 Start_4) (bvlshr Start_3 Start_6)))
   (Start_3 (_ BitVec 8) (#b00000001 y (bvneg Start_5) (bvadd Start_6 Start_2) (bvmul Start_4 Start_4) (bvlshr Start_2 Start_5) (ite StartBool Start_3 Start_7)))
   (Start_2 (_ BitVec 8) (x (bvneg Start_3) (bvor Start Start_3) (bvadd Start_4 Start_4) (bvudiv Start Start_2) (bvshl Start_6 Start_7) (bvlshr Start_2 Start)))
   (Start_8 (_ BitVec 8) (y (bvnot Start_3) (bvneg Start_5) (bvadd Start_1 Start_2) (bvmul Start_4 Start_5) (bvurem Start_8 Start_9) (bvshl Start_7 Start_7) (bvlshr Start_1 Start_8)))
   (StartBool_4 Bool (true (not StartBool) (or StartBool_1 StartBool_4)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvurem (bvadd #b00000001 #b00000001) (bvudiv x y))))

(check-synth)
