\hypertarget{group__SPI__Peripheral__Access__Layer}{}\section{S\+PI Peripheral Access Layer}
\label{group__SPI__Peripheral__Access__Layer}\index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__SPI__Register__Accessor__Macros}{S\+P\+I -\/ Register accessor macros}
\item 
\hyperlink{group__SPI__Register__Masks}{S\+P\+I Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}~(0x4002\+C000u)
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}~((\hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$)\hyperlink{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0})\hypertarget{group__SPI__Peripheral__Access__Layer_ga851f64a97b5919c1f99a34db5918b3b4}{}\label{group__SPI__Peripheral__Access__Layer_ga851f64a97b5919c1f99a34db5918b3b4}

\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(0x4002\+D000u)
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}~((\hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$)\hyperlink{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1})\hypertarget{group__SPI__Peripheral__Access__Layer_gae28fd789e0602a32076c1c13ca39f5af}{}\label{group__SPI__Peripheral__Access__Layer_gae28fd789e0602a32076c1c13ca39f5af}

\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(0x400\+A\+C000u)
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2}~((\hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$)\hyperlink{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2})\hypertarget{group__SPI__Peripheral__Access__Layer_ga78714a4b750aa56fc56d1d223a560069}{}\label{group__SPI__Peripheral__Access__Layer_ga78714a4b750aa56fc56d1d223a560069}

\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gab542f6d657e05e21cc2c9e66ae3ceb41}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}, \hyperlink{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}, \hyperlink{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_ga3a16fecfe27c2052ab60e014be3f66f6}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}, \hyperlink{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}, \hyperlink{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2} \}
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_ga30fd955e8b934f6ea091b7476a020d59}{S\+P\+I\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}{S\+P\+I2\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}~(0x4002\+C000u)
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}~((\hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$)\hyperlink{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0})\hypertarget{group__SPI__Peripheral__Access__Layer_ga851f64a97b5919c1f99a34db5918b3b4}{}\label{group__SPI__Peripheral__Access__Layer_ga851f64a97b5919c1f99a34db5918b3b4}

\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}~(0x4002\+D000u)
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}~((\hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$)\hyperlink{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1})\hypertarget{group__SPI__Peripheral__Access__Layer_gae28fd789e0602a32076c1c13ca39f5af}{}\label{group__SPI__Peripheral__Access__Layer_gae28fd789e0602a32076c1c13ca39f5af}

\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}~(0x400\+A\+C000u)
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2}~((\hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$)\hyperlink{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2})\hypertarget{group__SPI__Peripheral__Access__Layer_ga78714a4b750aa56fc56d1d223a560069}{}\label{group__SPI__Peripheral__Access__Layer_ga78714a4b750aa56fc56d1d223a560069}

\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_gab542f6d657e05e21cc2c9e66ae3ceb41}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{S\+P\+I0\+\_\+\+B\+A\+SE}, \hyperlink{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}, \hyperlink{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_ga3a16fecfe27c2052ab60e014be3f66f6}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{S\+P\+I0}, \hyperlink{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}, \hyperlink{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2} \}
\item 
\#define \hyperlink{group__SPI__Peripheral__Access__Layer_ga30fd955e8b934f6ea091b7476a020d59}{S\+P\+I\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}{S\+P\+I2\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$ {\bfseries S\+P\+I\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__SPI__Peripheral__Access__Layer_ga100ce9a2b42972ea38f07d8d158361d6}{}\label{group__SPI__Peripheral__Access__Layer_ga100ce9a2b42972ea38f07d8d158361d6}

\item 
typedef struct \hyperlink{structSPI__Type}{S\+P\+I\+\_\+\+Type} $\ast$ {\bfseries S\+P\+I\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__SPI__Peripheral__Access__Layer_ga100ce9a2b42972ea38f07d8d158361d6}{}\label{group__SPI__Peripheral__Access__Layer_ga100ce9a2b42972ea38f07d8d158361d6}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I0@{S\+P\+I0}}
\index{S\+P\+I0@{S\+P\+I0}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I0}{SPI0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I0~(({\bf S\+P\+I\+\_\+\+Type} $\ast$){\bf S\+P\+I0\+\_\+\+B\+A\+SE})}\hypertarget{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{}\label{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}
Peripheral S\+P\+I0 base pointer \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I0@{S\+P\+I0}}
\index{S\+P\+I0@{S\+P\+I0}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I0}{SPI0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I0~(({\bf S\+P\+I\+\_\+\+Type} $\ast$){\bf S\+P\+I0\+\_\+\+B\+A\+SE})}\hypertarget{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}{}\label{group__SPI__Peripheral__Access__Layer_gaf26e39c91b262cc480085abcc450d3d5}
Peripheral S\+P\+I0 base pointer \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I0\+\_\+\+B\+A\+SE@{S\+P\+I0\+\_\+\+B\+A\+SE}}
\index{S\+P\+I0\+\_\+\+B\+A\+SE@{S\+P\+I0\+\_\+\+B\+A\+SE}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I0\+\_\+\+B\+A\+SE}{SPI0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I0\+\_\+\+B\+A\+SE~(0x4002\+C000u)}\hypertarget{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{}\label{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}
Peripheral S\+P\+I0 base address \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I0\+\_\+\+B\+A\+SE@{S\+P\+I0\+\_\+\+B\+A\+SE}}
\index{S\+P\+I0\+\_\+\+B\+A\+SE@{S\+P\+I0\+\_\+\+B\+A\+SE}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I0\+\_\+\+B\+A\+SE}{SPI0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I0\+\_\+\+B\+A\+SE~(0x4002\+C000u)}\hypertarget{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}{}\label{group__SPI__Peripheral__Access__Layer_gadeaa49ab944c7dcae2a868b0450232c8}
Peripheral S\+P\+I0 base address \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I1@{S\+P\+I1}}
\index{S\+P\+I1@{S\+P\+I1}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I1}{SPI1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1~(({\bf S\+P\+I\+\_\+\+Type} $\ast$){\bf S\+P\+I1\+\_\+\+B\+A\+SE})}\hypertarget{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{}\label{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}
Peripheral S\+P\+I1 base pointer \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I1@{S\+P\+I1}}
\index{S\+P\+I1@{S\+P\+I1}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I1}{SPI1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1~(({\bf S\+P\+I\+\_\+\+Type} $\ast$){\bf S\+P\+I1\+\_\+\+B\+A\+SE})}\hypertarget{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}{}\label{group__SPI__Peripheral__Access__Layer_gad483be344a28ac800be8f03654a9612f}
Peripheral S\+P\+I1 base pointer \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~(0x4002\+D000u)}\hypertarget{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}
Peripheral S\+P\+I1 base address \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}}
\index{S\+P\+I1\+\_\+\+B\+A\+SE@{S\+P\+I1\+\_\+\+B\+A\+SE}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I1\+\_\+\+B\+A\+SE}{SPI1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+SE~(0x4002\+D000u)}\hypertarget{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}{}\label{group__SPI__Peripheral__Access__Layer_ga50cd8b47929f18b05efbd0f41253bf8d}
Peripheral S\+P\+I1 base address \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I2@{S\+P\+I2}}
\index{S\+P\+I2@{S\+P\+I2}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I2}{SPI2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2~(({\bf S\+P\+I\+\_\+\+Type} $\ast$){\bf S\+P\+I2\+\_\+\+B\+A\+SE})}\hypertarget{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{}\label{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}
Peripheral S\+P\+I2 base pointer \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I2@{S\+P\+I2}}
\index{S\+P\+I2@{S\+P\+I2}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I2}{SPI2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2~(({\bf S\+P\+I\+\_\+\+Type} $\ast$){\bf S\+P\+I2\+\_\+\+B\+A\+SE})}\hypertarget{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}{}\label{group__SPI__Peripheral__Access__Layer_gaf2c3d8ce359dcfbb2261e07ed42af72b}
Peripheral S\+P\+I2 base pointer \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~(0x400\+A\+C000u)}\hypertarget{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}
Peripheral S\+P\+I2 base address \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}}
\index{S\+P\+I2\+\_\+\+B\+A\+SE@{S\+P\+I2\+\_\+\+B\+A\+SE}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I2\+\_\+\+B\+A\+SE}{SPI2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+SE~(0x400\+A\+C000u)}\hypertarget{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}{}\label{group__SPI__Peripheral__Access__Layer_gac3e357b4c25106ed375fb1affab6bb86}
Peripheral S\+P\+I2 base address \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{SPI_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf S\+P\+I0\+\_\+\+B\+A\+SE}, {\bf S\+P\+I1\+\_\+\+B\+A\+SE}, {\bf S\+P\+I2\+\_\+\+B\+A\+SE} \}}\hypertarget{group__SPI__Peripheral__Access__Layer_gab542f6d657e05e21cc2c9e66ae3ceb41}{}\label{group__SPI__Peripheral__Access__Layer_gab542f6d657e05e21cc2c9e66ae3ceb41}
Array initializer of S\+PI peripheral base addresses \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{SPI_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf S\+P\+I0\+\_\+\+B\+A\+SE}, {\bf S\+P\+I1\+\_\+\+B\+A\+SE}, {\bf S\+P\+I2\+\_\+\+B\+A\+SE} \}}\hypertarget{group__SPI__Peripheral__Access__Layer_gab542f6d657e05e21cc2c9e66ae3ceb41}{}\label{group__SPI__Peripheral__Access__Layer_gab542f6d657e05e21cc2c9e66ae3ceb41}
Array initializer of S\+PI peripheral base addresses \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{SPI_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf S\+P\+I0}, {\bf S\+P\+I1}, {\bf S\+P\+I2} \}}\hypertarget{group__SPI__Peripheral__Access__Layer_ga3a16fecfe27c2052ab60e014be3f66f6}{}\label{group__SPI__Peripheral__Access__Layer_ga3a16fecfe27c2052ab60e014be3f66f6}
Array initializer of S\+PI peripheral base pointers \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{SPI_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf S\+P\+I0}, {\bf S\+P\+I1}, {\bf S\+P\+I2} \}}\hypertarget{group__SPI__Peripheral__Access__Layer_ga3a16fecfe27c2052ab60e014be3f66f6}{}\label{group__SPI__Peripheral__Access__Layer_ga3a16fecfe27c2052ab60e014be3f66f6}
Array initializer of S\+PI peripheral base pointers \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I\+\_\+\+I\+R\+QS@{S\+P\+I\+\_\+\+I\+R\+QS}}
\index{S\+P\+I\+\_\+\+I\+R\+QS@{S\+P\+I\+\_\+\+I\+R\+QS}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I\+R\+QS}{SPI_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I\+R\+QS~\{ {\bf S\+P\+I0\+\_\+\+I\+R\+Qn}, {\bf S\+P\+I1\+\_\+\+I\+R\+Qn}, {\bf S\+P\+I2\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__SPI__Peripheral__Access__Layer_ga30fd955e8b934f6ea091b7476a020d59}{}\label{group__SPI__Peripheral__Access__Layer_ga30fd955e8b934f6ea091b7476a020d59}
Interrupt vectors for the S\+PI peripheral type \index{S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}!S\+P\+I\+\_\+\+I\+R\+QS@{S\+P\+I\+\_\+\+I\+R\+QS}}
\index{S\+P\+I\+\_\+\+I\+R\+QS@{S\+P\+I\+\_\+\+I\+R\+QS}!S\+P\+I Peripheral Access Layer@{S\+P\+I Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+P\+I\+\_\+\+I\+R\+QS}{SPI_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+I\+R\+QS~\{ {\bf S\+P\+I0\+\_\+\+I\+R\+Qn}, {\bf S\+P\+I1\+\_\+\+I\+R\+Qn}, {\bf S\+P\+I2\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__SPI__Peripheral__Access__Layer_ga30fd955e8b934f6ea091b7476a020d59}{}\label{group__SPI__Peripheral__Access__Layer_ga30fd955e8b934f6ea091b7476a020d59}
Interrupt vectors for the S\+PI peripheral type 