// Seed: 2125784785
module module_0;
  assign id_1 = id_1;
  module_2();
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  reg id_2;
  assign id_1 = id_2;
  initial id_1 <= id_2;
  reg id_3 = id_3;
  always begin
    $display;
  end
  reg id_4 = id_2 == 1, id_5 = id_2;
  always if (id_5) id_1 <= id_3;
  logic [7:0][1] id_6 (
      id_4,
      id_3,
      id_3);
  module_0();
endmodule
module module_2;
  assign id_1 = 1'h0;
endmodule
