//! Representations of Falcon instruction operands.

use std::fmt;

use num_traits::{PrimInt, Signed, Unsigned};

fn display_signed_hex<I>(immediate: &I, f: &mut fmt::Formatter<'_>) -> fmt::Result
where
    I: fmt::LowerHex + PrimInt + Signed,
{
    let sign = if immediate.is_negative() { "-" } else { "" };
    write!(f, "{}{:#x}", sign, immediate.abs())
}

fn display_unsigned_hex<I>(immediate: &I, f: &mut fmt::Formatter<'_>) -> fmt::Result
where
    I: fmt::LowerHex + PrimInt + Unsigned,
{
    write!(f, "{:#x}", immediate)
}

/// A Falcon CPU register.
///
/// The Falcon utilizes separate register files for 16 general-purpose registers
/// and another 16 special-purpose registers. This structure stores information
/// on the type of register and the register index itself.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub struct Register(pub RegisterKind, pub usize);

impl fmt::Display for Register {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self.0 {
            RegisterKind::Gpr => write!(f, "$r{}", self.1),
            RegisterKind::Spr => write!(f, "${}", get_spr_name(self.1)),
        }
    }
}

/// Types of CPU registers supported by the Falcon.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RegisterKind {
    /// A general-purpose CPU register.
    Gpr,
    /// A special-purpose CPU register.
    Spr,
}

/// Gets the qualified name of a special-purpose register based on the given
/// register index.
#[rustfmt::skip]
pub fn get_spr_name(value: usize) -> &'static str {
    [
        /* 0x0 */ "iv0",
        /* 0x1 */ "iv1",
        /* 0x2 */ "iv2",
        /* 0x3 */ "ev",
        /* 0x4 */ "sp",
        /* 0x5 */ "pc",
        /* 0x6 */ "imb",
        /* 0x7 */ "dmb",
        /* 0x8 */ "csw",
        /* 0x9 */ "ccr",
        /* 0xA */ "sec",
        /* 0xB */ "ctx",
        /* 0xC */ "exci",
        /* 0xD */ "sec1",
        /* 0xE */ "imb1",
        /* 0xF */ "dmb1",
    ][value]
}

/// Gets the qualified name of a flag bit in the `$flags` register based on the
/// given bit index.
#[rustfmt::skip]
pub fn get_flag_name(value: usize) -> Option<&'static str> {
    [
        /* 0x00 */ Some("p0"),
        /* 0x01 */ Some("p1"),
        /* 0x02 */ Some("p2"),
        /* 0x03 */ Some("p3"),
        /* 0x04 */ Some("p4"),
        /* 0x05 */ Some("p5"),
        /* 0x06 */ Some("p6"),
        /* 0x07 */ Some("p7"),
        /* 0x08 */ Some("c"),
        /* 0x09 */ Some("o"),
        /* 0x0A */ Some("s"),
        /* 0x0B */ Some("z"),
        /* 0x0C */ None,
        /* 0x0D */ None,
        /* 0x0E */ None,
        /* 0x0F */ None,
        /* 0x10 */ Some("ie0"),
        /* 0x11 */ Some("ie1"),
        /* 0x12 */ Some("ie2"),
        /* 0x13 */ None,
        /* 0x14 */ Some("is0"),
        /* 0x15 */ Some("is1"),
        /* 0x16 */ Some("is2"),
        /* 0x17 */ None,
        /* 0x18 */ Some("ea"),
        /* 0x19 */ None,
        /* 0x1A */ None,
        /* 0x1B */ None,
        /* 0x1C */ None,
        /* 0x1D */ None,
        /* 0x1E */ None,
        /* 0x1F */ None,
    ][value]
}

/// The used Falcon memory spaces in SRAM.
///
/// Falcon follows the Harvard computer model by utilizing separate memory spaces
/// for code and data. The *IMEM (instruction memory)* utilizes primitive paging
/// and contains the code that is executed. The *DMEM (data memory)* on the other
/// hand stores local variables and the stack. Unaligned access to it leads to
/// data corruption.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MemorySpace {
    /// The IMEM segment.
    IMem,
    /// The DMEM segment.
    DMem,
}

impl fmt::Display for MemorySpace {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        let fmt = match self {
            MemorySpace::IMem => "I",
            MemorySpace::DMem => "D",
        };

        write!(f, "{}", fmt)
    }
}

/// A direct memory access to an address in a [`MemorySpace`].
///
/// Some instructions directly access an address in a specific memory space. An
/// address can be described in the following formats:
///
/// - Access through a single register holding the address: `[$reg]`
/// - Access through two registers for base address and scaled offset: `[$reg1 + $reg2 * scale]`
/// - Access through a register for base address and an immediate for offset: `[$reg + imm]`
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MemoryAccess {
    /// A form where the memory address is derived from a single register: `[$reg]`
    Reg {
        /// The memory space which should be accessed.
        space: MemorySpace,
        /// The register which holds the address to access.
        base: Register,
    },
    /// A form where the memory address is derived from two registers: `[$reg1 + $reg2 * scale]`
    RegReg {
        /// The memory space which should be accessed.
        space: MemorySpace,
        /// The register which holds the memory base address.
        base: Register,
        /// The register that holds the offset to the base address.
        offset: Register,
        /// A constant scale for the offset value. Determined by the instruction
        /// form.
        scale: u8,
    },
    /// A form where the memory address is derived from a register and an immediate: `[$reg + imm]`
    RegImm {
        /// The memory space which should be accessed.
        space: MemorySpace,
        /// The register which holds the memory base address.
        base: Register,
        /// An offset of the base address stored in an immediate.
        offset: u32,
    },
}

impl fmt::Display for MemoryAccess {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            MemoryAccess::Reg { space, base } => write!(f, "{}[{}]", space, base),
            MemoryAccess::RegReg {
                space,
                base,
                offset,
                scale,
            } => {
                let offset_fmt = match scale {
                    0 => "".to_string(),
                    1 => format!(" + {}", offset),
                    _ => format!(" + {} * {}", offset, scale),
                };

                write!(f, "{}[{}{}]", space, base, offset_fmt)
            }
            MemoryAccess::RegImm {
                space,
                base,
                offset,
            } => {
                let offset_fmt = match offset {
                    0 => "".to_string(),
                    _ => format!(" + {:#02x}", offset),
                };

                write!(f, "{}[{}{}]", space, base, offset_fmt)
            }
        }
    }
}

// TODO: Fix this terribly broken enum some day.

/// An operand of a Falcon assembly [`crate::Instruction`].
///
/// Operands usually denote CPU registers, immediates, and memory addressing for
/// the instruction to operate on. A `Vec` of instruction operands can be obtained
/// for every instruction individually through [`crate::Instruction::operands`]. It is
/// at the user's responsibility to correctly interpret and process the operands.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Operand {
    /// A Falcon CPU register operand.
    Register(Register),
    /// An immediate operand that represents a specific bit of the `$csw` register.
    Flag(u8),
    /// A signed immediate.
    Imm(i32),
    /// An unsigned immediate.
    UImm(u32),
    /// An immediate operand that denotes a bitfield starting from the lower bit index
    /// and covering a specific amount of bits.
    Bitfield(u32, u32),
    /// A direct access to a memory space at a given address.
    Memory(MemoryAccess),
}

impl fmt::Display for Operand {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Operand::Register(reg) => write!(f, "{}", reg),
            Operand::Flag(flag) => write!(f, "${}", get_flag_name(*flag as usize).unwrap_or("unk")),

            Operand::Imm(val) => display_signed_hex(val, f),
            Operand::UImm(val) => display_unsigned_hex(val, f),

            Operand::Bitfield(i, n) => write!(f, "{}:{}", i, i + n),

            Operand::Memory(mem) => write!(f, "{}", mem),
        }
    }
}
