Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 10 18:22:38 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_design_control_sets_placed.rpt
| Design       : top_design
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              65 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------+------------------------+------------------+----------------+--------------+
|         Clock Signal         |          Enable Signal         |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------+------------------------+------------------+----------------+--------------+
|  U4/price_reg[1]/G0          |                                |                        |                1 |              1 |         1.00 |
|  U1/clk_500khz               |                                |                        |                1 |              1 |         1.00 |
|  U1/key_value_reg[3]_i_2_n_0 |                                |                        |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG           |                                | U1/load                |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG           | U3/num[3]_inv_i_1_n_0          |                        |                2 |              4 |         2.00 |
|  sys_clk_IBUF_BUFG           | U5/led_reg[3]_0                |                        |                1 |              4 |         4.00 |
|  U1/clk_500khz               | U1/FSM_onehot_state[5]_i_1_n_0 |                        |                2 |              6 |         3.00 |
|  sys_clk_IBUF_BUFG           | U3/num_reg[3]                  |                        |                3 |              7 |         2.33 |
| ~key_valid_BUFG              |                                |                        |                4 |              7 |         1.75 |
| ~key_valid_BUFG              | U1/E[0]                        |                        |                3 |              7 |         2.33 |
| ~key_valid_BUFG              | U1/segdisp_state_reg[0][0]     |                        |                1 |              7 |         7.00 |
| ~key_valid_BUFG              | U2/end_station[6]_i_1_n_0      |                        |                3 |              7 |         2.33 |
| ~key_valid_BUFG              | U2/start_station[6]_i_1_n_0    |                        |                1 |              7 |         7.00 |
|  U1/clk_500khz               | U1/col[3]_i_1_n_0              |                        |                2 |              8 |         4.00 |
|  U1/clk_500khz               | U1/key_flag                    |                        |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG           |                                | U3/counter[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG           |                                |                        |                7 |             20 |         2.86 |
+------------------------------+--------------------------------+------------------------+------------------+----------------+--------------+


