{"vcs1":{"timestamp_begin":1678944092.855527079, "rt":0.48, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1678944093.391154019, "rt":0.41, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1678944093.843563313, "rt":0.20, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678944092.565822400}
{"VCS_COMP_START_TIME": 1678944092.565822400}
{"VCS_COMP_END_TIME": 1678944094.107185754}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv top.sv datapath.sv"}
{"vcs1": {"peak_mem": 339032}}
{"stitch_vcselab": {"peak_mem": 238960}}
