;redcode
;assert 1
	SPL 0, <-52
	MOV 100, @802
	MOV 100, @802
	MOV -507, <-27
	CMP -1, 2
	ADD 211, 60
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-792
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMP <-432, <64
	ADD 10, -6
	DAT #0, <-652
	JMZ -9, @-20
	DJN -1, -20
	DJN -1, @-20
	SPL <121, 103
	SPL <121, 103
	SUB 10, -6
	SUB 0, <2
	SPL 200
	SPL 10, -80
	MOV -7, 4
	JMZ 7, 106
	JMZ 7, 106
	JMZ 7, 106
	SUB @0, @0
	ADD #130, 9
	ADD 10, -6
	JMP 300, 90
	SUB #130, 9
	SUB @121, 103
	JMP 300, 90
	DJN 300, 90
	MOV 100, @802
	DJN 300, 90
	MOV 100, @802
	MOV 100, @802
	CMP 100, 90
	CMP 100, 90
	DJN -1, @-20
	SPL 0, <-52
	SPL 0, <-52
	MOV 100, @802
	SPL 0, <-52
	SPL 0, <-52
	SPL 0, <-52
	SPL 0, <-52
	SUB #0, -5
	SUB #0, -5
	CMP -1, 2
