# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../AND_T.v" \
"../../../../../FA_str.v" \
"../../../../../OR_T.v" \
"../../../../../fourbit_FA_str.v" \
"../../../../../fourbit_verification.v" \
"../../../../../sixteen_bit_adder.v" \
"../../../../Lab3.srcs/sim_1/new/sixteen_bit_adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
