// Seed: 1325480366
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    output wor   id_0
    , id_7,
    output wire  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  wand  id_4,
    input  wire  id_5
);
  logic [7:0] id_8;
  assign id_0 = 1;
  assign id_1 = 1;
  wire id_9;
  id_10(
      .id_0(1), .id_1(1)
  );
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_9 = id_8[1'b0*1'b0 : 1'b0];
endmodule
