// Seed: 1666626540
module module_0;
  assign id_1[1] = 1'd0;
  assign module_1.type_0 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1
);
  assign id_0 = 1;
  assign id_0 = id_1;
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input supply0 id_1,
    output tri1 id_2
);
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    id_0 <= 1;
  end
endmodule
module module_3 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input supply1 id_4
    , id_7,
    output wire id_5
);
  wire id_8;
  xnor primCall (id_1, id_2, id_3, id_4, id_7, id_8, id_9);
  wor id_9 = 1 & 1;
  module_0 modCall_1 ();
  id_10(
      .id_0(1),
      .id_1(id_1),
      .id_2(),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_7),
      .id_6(1),
      .id_7(1 == id_7),
      .id_8(1 != {id_9, id_5}),
      .id_9(1),
      .id_10(id_5),
      .id_11(id_2)
  );
  wire id_11;
endmodule
