#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  2 23:37:03 2024
# Process ID: 158980
# Current directory: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_clkdiv_0_0_synth_1
# Command line: vivado.exe -log design_2_clkdiv_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_clkdiv_0_0.tcl
# Log file: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_clkdiv_0_0_synth_1/design_2_clkdiv_0_0.vds
# Journal file: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_clkdiv_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_clkdiv_0_0.tcl -notrace
Command: synth_design -top design_2_clkdiv_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_clkdiv_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 172024 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 573.773 ; gain = 176.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_clkdiv_0_0' [c:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_2/ip/design_2_clkdiv_0_0/synth/design_2_clkdiv_0_0.vhd:65]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/project_vga/project_vga.srcs/sources_1/new/clk_div.vhd:5' bound to instance 'U0' of component 'clkdiv' [c:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_2/ip/design_2_clkdiv_0_0/synth/design_2_clkdiv_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/project_vga/project_vga.srcs/sources_1/new/clk_div.vhd:14]
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/project_vga/project_vga.srcs/sources_1/new/clk_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/project_vga/project_vga.srcs/sources_1/new/clk_div.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'design_2_clkdiv_0_0' (2#1) [c:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_2/ip/design_2_clkdiv_0_0/synth/design_2_clkdiv_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 637.617 ; gain = 240.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 637.617 ; gain = 240.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 637.617 ; gain = 240.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 637.617 ; gain = 240.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[0]' (FDE) to 'U0/max_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[2]' (FDE) to 'U0/max_count_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[3]' (FDE) to 'U0/max_count_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[4]' (FDE) to 'U0/max_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[5]' (FDE) to 'U0/max_count_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[6]' (FDE) to 'U0/max_count_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[7]' (FDE) to 'U0/max_count_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[8]' (FDE) to 'U0/max_count_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[9]' (FDE) to 'U0/max_count_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[10]' (FDE) to 'U0/max_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[11]' (FDE) to 'U0/max_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[12]' (FDE) to 'U0/max_count_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[13]' (FDE) to 'U0/max_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[14]' (FDE) to 'U0/max_count_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[15]' (FDE) to 'U0/max_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[16]' (FDE) to 'U0/max_count_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[17]' (FDE) to 'U0/max_count_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[18]' (FDE) to 'U0/max_count_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[19]' (FDE) to 'U0/max_count_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[20]' (FDE) to 'U0/max_count_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[21]' (FDE) to 'U0/max_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[22]' (FDE) to 'U0/max_count_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[23]' (FDE) to 'U0/max_count_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[24]' (FDE) to 'U0/max_count_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[25]' (FDE) to 'U0/max_count_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[26]' (FDE) to 'U0/max_count_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[27]' (FDE) to 'U0/max_count_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[28]' (FDE) to 'U0/max_count_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[29]' (FDE) to 'U0/max_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/max_count_reg[30]' (FDE) to 'U0/max_count_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/max_count_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT2   |    64|
|3     |LUT3   |     3|
|4     |LUT5   |     1|
|5     |FDCE   |    32|
|6     |FDPE   |     1|
|7     |FDRE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   108|
|2     |  U0     |clkdiv |   108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.059 ; gain = 1219.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1617.059 ; gain = 1219.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_clkdiv_0_0_synth_1/design_2_clkdiv_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1825.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_clkdiv_0_0_synth_1/design_2_clkdiv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_clkdiv_0_0_utilization_synth.rpt -pb design_2_clkdiv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 23:37:31 2024...
