module counter(clk,number);

input clk;
output number;
reg number;

initial number=10'd0;

always@(posedge clk) begin 
	if(number==1023) begin 
			number<=0;
	end
	number<=number+1;
end


endmodule	