<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="TopPL" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="dataIn" src_type="ap_uint&lt;128&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="8192">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem0" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="U" src_type="ap_uint&lt;128&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="8192">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem1" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="S" src_type="ap_uint&lt;32&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8192">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem2" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="512" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="ConvArray" src_type="ap_uint&lt;32&gt;*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8192">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem3" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="ITER" src_type="int const " src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="sweep_tx0_0" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="sweep_tx0_0" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="sweep_rx0_0" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="sweep_rx0_0" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="7" access_type="w" src_name="sweep_tx0_1" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="sweep_tx0_1" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="sweep_rx0_1" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="sweep_rx0_1" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="9" access_type="w" src_name="norm_tx0" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="norm_tx0" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="norm_rx0" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, &apos;8&apos;, false&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="norm_rx0" hw_bitwidth="128" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
