{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 19:30:12 2019 " "Info: Processing started: Sat Nov 30 19:30:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_IR -c zjw_IR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_IR -c zjw_IR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "d\[0\] " "Warning: Node \"d\[0\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[1\] " "Warning: Node \"d\[1\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[2\] " "Warning: Node \"d\[2\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[3\] " "Warning: Node \"d\[3\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[4\] " "Warning: Node \"d\[4\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[5\] " "Warning: Node \"d\[5\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[6\] " "Warning: Node \"d\[6\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[7\] " "Warning: Node \"d\[7\]\" is a latch" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LD_IR " "Info: Assuming node \"LD_IR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "d\[7\] data_in\[7\] LD_IR 7.912 ns register " "Info: tsu for register \"d\[7\]\" (data pin = \"data_in\[7\]\", clock pin = \"LD_IR\") is 7.912 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.661 ns + Longest pin register " "Info: + Longest pin to register delay is 9.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns data_in\[7\] 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'data_in\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.602 ns) + CELL(0.590 ns) 9.661 ns d\[7\] 2 REG LC_X24_Y3_N3 1 " "Info: 2: + IC(7.602 ns) + CELL(0.590 ns) = 9.661 ns; Loc. = LC_X24_Y3_N3; Fanout = 1; REG Node = 'd\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.192 ns" { data_in[7] d[7] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 21.31 % ) " "Info: Total cell delay = 2.059 ns ( 21.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.602 ns ( 78.69 % ) " "Info: Total interconnect delay = 7.602 ns ( 78.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { data_in[7] d[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.661 ns" { data_in[7] {} data_in[7]~out0 {} d[7] {} } { 0.000ns 0.000ns 7.602ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.954 ns + " "Info: + Micro setup delay of destination is 0.954 ns" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LD_IR destination 2.703 ns - Shortest register " "Info: - Shortest clock path from clock \"LD_IR\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LD_IR 1 CLK PIN_17 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 16; CLK Node = 'LD_IR'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.114 ns) 2.703 ns d\[7\] 2 REG LC_X24_Y3_N3 1 " "Info: 2: + IC(1.120 ns) + CELL(0.114 ns) = 2.703 ns; Loc. = LC_X24_Y3_N3; Fanout = 1; REG Node = 'd\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { LD_IR d[7] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 58.56 % ) " "Info: Total cell delay = 1.583 ns ( 58.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 41.44 % ) " "Info: Total interconnect delay = 1.120 ns ( 41.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { LD_IR d[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { LD_IR {} LD_IR~out0 {} d[7] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { data_in[7] d[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.661 ns" { data_in[7] {} data_in[7]~out0 {} d[7] {} } { 0.000ns 0.000ns 7.602ns } { 0.000ns 1.469ns 0.590ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { LD_IR d[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { LD_IR {} LD_IR~out0 {} d[7] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "LD_IR data_out\[0\] d\[0\] 7.861 ns register " "Info: tco from clock \"LD_IR\" to destination pin \"data_out\[0\]\" through register \"d\[0\]\" is 7.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LD_IR source 2.660 ns + Longest register " "Info: + Longest clock path from clock \"LD_IR\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LD_IR 1 CLK PIN_17 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 16; CLK Node = 'LD_IR'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.114 ns) 2.660 ns d\[0\] 2 REG LC_X2_Y3_N2 1 " "Info: 2: + IC(1.077 ns) + CELL(0.114 ns) = 2.660 ns; Loc. = LC_X2_Y3_N2; Fanout = 1; REG Node = 'd\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.191 ns" { LD_IR d[0] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 59.51 % ) " "Info: Total cell delay = 1.583 ns ( 59.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 40.49 % ) " "Info: Total interconnect delay = 1.077 ns ( 40.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { LD_IR d[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { LD_IR {} LD_IR~out0 {} d[0] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.201 ns + Longest register pin " "Info: + Longest register to pin delay is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[0\] 1 REG LC_X2_Y3_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 1; REG Node = 'd\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(2.108 ns) 5.201 ns data_out\[0\] 2 PIN PIN_62 0 " "Info: 2: + IC(3.093 ns) + CELL(2.108 ns) = 5.201 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'data_out\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { d[0] data_out[0] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.53 % ) " "Info: Total cell delay = 2.108 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.093 ns ( 59.47 % ) " "Info: Total interconnect delay = 3.093 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { d[0] data_out[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { d[0] {} data_out[0] {} } { 0.000ns 3.093ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { LD_IR d[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { LD_IR {} LD_IR~out0 {} d[0] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 1.469ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { d[0] data_out[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { d[0] {} data_out[0] {} } { 0.000ns 3.093ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LD_IR data_out\[4\] 5.156 ns Longest " "Info: Longest tpd from source pin \"LD_IR\" to destination pin \"data_out\[4\]\" is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LD_IR 1 CLK PIN_17 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 16; CLK Node = 'LD_IR'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(2.074 ns) 5.156 ns data_out\[4\] 2 PIN PIN_94 0 " "Info: 2: + IC(1.613 ns) + CELL(2.074 ns) = 5.156 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'data_out\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { LD_IR data_out[4] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.543 ns ( 68.72 % ) " "Info: Total cell delay = 3.543 ns ( 68.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 31.28 % ) " "Info: Total interconnect delay = 1.613 ns ( 31.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { LD_IR data_out[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { LD_IR {} LD_IR~out0 {} data_out[4] {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 1.469ns 2.074ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "d\[4\] data_in\[4\] LD_IR -1.857 ns register " "Info: th for register \"d\[4\]\" (data pin = \"data_in\[4\]\", clock pin = \"LD_IR\") is -1.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LD_IR destination 2.733 ns + Longest register " "Info: + Longest clock path from clock \"LD_IR\" to destination register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns LD_IR 1 CLK PIN_17 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 16; CLK Node = 'LD_IR'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.114 ns) 2.733 ns d\[4\] 2 REG LC_X26_Y8_N2 1 " "Info: 2: + IC(1.150 ns) + CELL(0.114 ns) = 2.733 ns; Loc. = LC_X26_Y8_N2; Fanout = 1; REG Node = 'd\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { LD_IR d[4] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 57.92 % ) " "Info: Total cell delay = 1.583 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { LD_IR d[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { LD_IR {} LD_IR~out0 {} d[4] {} } { 0.000ns 0.000ns 1.150ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.590 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns data_in\[4\] 1 PIN PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 1; PIN Node = 'data_in\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.442 ns) 4.590 ns d\[4\] 2 REG LC_X26_Y8_N2 1 " "Info: 2: + IC(2.679 ns) + CELL(0.442 ns) = 4.590 ns; Loc. = LC_X26_Y8_N2; Fanout = 1; REG Node = 'd\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { data_in[4] d[4] } "NODE_NAME" } } { "zjw_IR.vhd" "" { Text "C:/Users/apple/Desktop/数电实验五/zjw_IR/zjw_IR.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 41.63 % ) " "Info: Total cell delay = 1.911 ns ( 41.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.679 ns ( 58.37 % ) " "Info: Total interconnect delay = 2.679 ns ( 58.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.590 ns" { data_in[4] d[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.590 ns" { data_in[4] {} data_in[4]~out0 {} d[4] {} } { 0.000ns 0.000ns 2.679ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { LD_IR d[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { LD_IR {} LD_IR~out0 {} d[4] {} } { 0.000ns 0.000ns 1.150ns } { 0.000ns 1.469ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.590 ns" { data_in[4] d[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.590 ns" { data_in[4] {} data_in[4]~out0 {} d[4] {} } { 0.000ns 0.000ns 2.679ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 19:30:13 2019 " "Info: Processing ended: Sat Nov 30 19:30:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
