0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_project/fpu_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_project/fpu_project.srcs/sim_1/new/tb_adder.v,1716733843,verilog,,,,tb_adder,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult_correct.v,1716715928,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/rca_4b.v,,mult_correct,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/FMUL.v,1716779687,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/adder.v,,FMUL,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/adder.v,1716740292,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/adder_correct.v,,adder,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/adder_correct.v,1716773642,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/csa_16b.v,,adder_correct,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/csa_16b.v,1716740479,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/csa_32b.v,,csa_16b,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/csa_32b.v,1716740554,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/csa_8b.v,,csa_32b,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/csa_8b.v,1716740490,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/fulladder.v,,csa_8b,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/fulladder.v,1716733912,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/halfadder.v,,fa,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/halfadder.v,1716717573,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/mult.v,,ha,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/mult.v,1716861653,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult_correct.v,,mult,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/rca_4b.v,1716735721,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,,rca_4b,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,1716731832,verilog,,,,tb,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb_mult.v,1716722886,verilog,,,,tb_mult,,,,,,,,
