/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_pau_3.H $        */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_pau_3_H_
#define __p10_scom_pau_3_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace pau
{
#endif


static const uint64_t AME_ATL_MISC_ECC_CONFIG = 0x10010bf2ull;

static const uint32_t AME_ATL_MISC_ECC_CONFIG_AUXTBL_COREN = 0;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_LISBUF_COREN = 1;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_RSPTBL_COREN = 2;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_UCTBL_COREN = 3;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_SMF_COREN = 4;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_LPTBL_COREN = 5;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_CFH_COREN = 6;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_DO_COREN = 7;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_IJB_COREN = 8;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_WBO_COREN = 9;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_PCT_COREN = 10;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_AUXTBL_ERRINJ = 11;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_AUXTBL_ERRINJ_LEN = 2;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_LISBUF_ERRINJ = 13;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_LISBUF_ERRINJ_LEN = 2;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_RSPTBL_ERRINJ = 15;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_RSPTBL_ERRINJ_LEN = 2;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_UCTBL_ERRINJ = 17;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_UCTBL_ERRINJ_LEN = 4;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_SMF_ERRINJ = 21;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_SMF_ERRINJ_LEN = 2;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_LPTBL_ERRINJ = 23;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_LPTBL_ERRINJ_LEN = 2;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_CFH_ERRINJ = 25;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_CFH_ERRINJ_LEN = 4;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_DTI_SUEEN = 29;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_IJB_SUEEN = 30;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_DTO_SUEEN = 31;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_ECC_SPARE = 32;
static const uint32_t AME_ATL_MISC_ECC_CONFIG_ECC_SPARE_LEN = 16;
// pau/reg00003.H

static const uint64_t CS_CTL_MISC_CERR_FIRST0 = 0x1001099bull;

static const uint32_t CS_CTL_MISC_CERR_FIRST0_NCF_0 = 0;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NCF_1 = 1;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NCF_2 = 2;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NCF_3 = 3;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_0 = 4;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_1 = 5;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_2 = 6;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_3 = 7;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_4 = 8;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_5 = 9;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_6 = 10;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_7 = 11;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_8 = 12;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_9 = 13;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_10 = 14;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_11 = 15;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_12 = 16;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_13 = 17;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_14 = 18;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_15 = 19;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_16 = 20;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_17 = 21;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_18 = 22;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_19 = 23;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_20 = 24;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_21 = 25;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_22 = 26;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_NVF_23 = 27;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_0 = 28;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_1 = 29;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_2 = 30;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_3 = 31;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_4 = 32;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_5 = 33;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_6 = 34;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_7 = 35;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_8 = 36;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_9 = 37;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_10 = 38;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_OCR_11 = 39;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_0 = 40;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_1 = 41;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_2 = 42;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_3 = 43;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_4 = 44;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_5 = 45;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_6 = 46;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_ASBE_7 = 47;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_PBR_0 = 48;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_PBR_1 = 49;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_PBR_2 = 50;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_PBR_3 = 51;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_REG_0 = 52;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_REG_1 = 53;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_REG_2 = 54;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_REG_3 = 55;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_DUE_0 = 56;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_DUE_1 = 57;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_DUE_2 = 58;
static const uint32_t CS_CTL_MISC_CERR_FIRST0_DUE_3 = 59;
// pau/reg00003.H

static const uint64_t CS_CTL_MISC_SCOPE_PREDICT2 = 0x100109adull;

static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_LN_FAIL_THRESH = 0;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_LN_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_NN_FAIL_THRESH = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_NN_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_RN_FAIL_THRESH = 6;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_RN_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_G_FAIL_THRESH = 9;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_G_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_LN_INTV_THRESH = 12;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_LN_INTV_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_G_INTV_THRESH = 15;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_G_INTV_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2RD_VG_ENABLE = 18;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_2_RESERVED1 = 19;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_LN_FAIL_THRESH = 20;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_LN_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_NN_FAIL_THRESH = 23;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_NN_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_RN_FAIL_THRESH = 26;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_RN_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_G_FAIL_THRESH = 29;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_G_FAIL_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_LN_INTV_THRESH = 32;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_LN_INTV_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_G_INTV_THRESH = 35;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_G_INTV_THRESH_LEN = 3;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_B2WR_VG_ENABLE = 38;
static const uint32_t CS_CTL_MISC_SCOPE_PREDICT2_2_RESERVED2 = 39;
// pau/reg00003.H

static const uint64_t CS_SM0_MCP_MISC_CERR_HOLD1 = 0x10010816ull;

static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_NLGX_0 = 0;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_NLGX_1 = 1;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_NLGX_2 = 2;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_NLGX_3 = 3;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_FWD_0 = 4;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_FWD_1 = 5;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_FWD_2 = 6;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_FWD_3 = 7;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_0 = 8;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_1 = 9;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_2 = 10;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_3 = 11;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_4 = 12;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_5 = 13;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_6 = 14;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_AUE_7 = 15;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_0 = 16;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_1 = 17;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_2 = 18;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_3 = 19;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_4 = 20;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_5 = 21;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_6 = 22;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_7 = 23;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_8 = 24;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_9 = 25;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_10 = 26;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_PBF_11 = 27;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_LDA_0 = 28;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_LDA_1 = 29;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_LDA_2 = 30;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_LDA_3 = 31;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_STA_0 = 32;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_STA_1 = 33;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_STA_2 = 34;
static const uint32_t CS_SM0_MCP_MISC_CERR_HOLD1_STA_3 = 35;
// pau/reg00003.H

static const uint64_t CS_SM0_MCP_MISC_CERR_MESSAGE3 = 0x10010809ull;

static const uint32_t CS_SM0_MCP_MISC_CERR_MESSAGE3_CERR_MESSAGE_BITS3 = 0;
static const uint32_t CS_SM0_MCP_MISC_CERR_MESSAGE3_CERR_MESSAGE_BITS3_LEN = 64;
// pau/reg00003.H

static const uint64_t CS_SM0_SNP_MISC_CERR_MASK0 = 0x10010854ull;

static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_0 = 0;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_1 = 1;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_2 = 2;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_3 = 3;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_4 = 4;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_5 = 5;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_6 = 6;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NCF_7 = 7;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_0 = 8;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_1 = 9;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_2 = 10;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_3 = 11;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_4 = 12;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_5 = 13;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_6 = 14;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBR_7 = 15;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_0 = 16;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_1 = 17;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_2 = 18;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_3 = 19;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_4 = 20;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_5 = 21;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_6 = 22;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBP_7 = 23;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_0 = 24;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_1 = 25;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_2 = 26;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_3 = 27;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_4 = 28;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_5 = 29;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_6 = 30;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_7 = 31;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_8 = 32;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_9 = 33;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_10 = 34;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBC_11 = 35;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_0 = 36;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_1 = 37;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_2 = 38;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_3 = 39;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_4 = 40;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_5 = 41;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_6 = 42;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_7 = 43;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_8 = 44;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_9 = 45;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_10 = 46;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_11 = 47;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_12 = 48;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_13 = 49;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_14 = 50;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_15 = 51;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_16 = 52;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_17 = 53;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_18 = 54;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_19 = 55;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_20 = 56;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_21 = 57;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_22 = 58;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_NLG_23 = 59;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBF_0 = 60;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBF_1 = 61;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBF_2 = 62;
static const uint32_t CS_SM0_SNP_MISC_CERR_MASK0_PBF_3 = 63;
// pau/reg00003.H

static const uint64_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4 = 0x1001084aull;

static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_AND = 11;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_OR = 12;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1 = 29;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1_LEN = 3;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_WRENA = 32;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_RDENA = 33;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_AWENA = 34;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_ARENA = 35;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_WRENA = 36;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_RDENA = 37;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_AWENA = 38;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_ARENA = 39;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_WRENA = 40;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_RDENA = 41;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_AWENA = 42;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_ARENA = 43;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_WRENA = 44;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_RDENA = 45;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_AWENA = 46;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_ARENA = 47;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_WRENA = 48;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_RDENA = 49;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_AWENA = 50;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_ARENA = 51;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_WRENA = 52;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_RDENA = 53;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_AWENA = 54;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_ARENA = 55;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_WRENA = 56;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_RDENA = 57;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_AWENA = 58;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_ARENA = 59;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_WRENA = 60;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_RDENA = 61;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_AWENA = 62;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_ARENA = 63;
// pau/reg00003.H

static const uint64_t CS_SM0_SNP_MISC_DEBUG0_CONFIG = 0x10010859ull;

static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD0 = 0;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD0_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD1 = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD1_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD2 = 10;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD2_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD3 = 15;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD3_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD4 = 20;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD4_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD5 = 25;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD5_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD6 = 30;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD6_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD7 = 35;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD7_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD8 = 40;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD8_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD9 = 45;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD9_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD10 = 50;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_POD10_LEN = 5;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_RESERVED1 = 55;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_RESERVED1_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_DEBUG0_CONFIG_ACT = 63;
// pau/reg00003.H

static const uint64_t CS_SM1_MCP_MISC_CONFIG2 = 0x1001087eull;

static const uint32_t CS_SM1_MCP_MISC_CONFIG2_MCP_FIR_TO_INHIBIT_MASK = 0;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_MCP_FIR_TO_INHIBIT_MASK_LEN = 12;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK0_FENCE_TO_INHIBIT_MASK = 12;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK1_FENCE_TO_INHIBIT_MASK = 13;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK2_FENCE_TO_INHIBIT_MASK = 14;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK3_FENCE_TO_INHIBIT_MASK = 15;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK4_FENCE_TO_INHIBIT_MASK = 16;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_ENABLE_PHASE1_DCBF = 17;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_ENABLE_PHASE1_CLEAN = 18;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_ENABLE_PHASE1_AMO = 19;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_DCARM_TIMER = 20;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_DCARM_TIMER_LEN = 12;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK0_EXT_MEM_TAGS = 32;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK0_EXT_MEM_TAGS_LEN = 2;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK1_EXT_MEM_TAGS = 34;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK1_EXT_MEM_TAGS_LEN = 2;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK2_EXT_MEM_TAGS = 36;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK2_EXT_MEM_TAGS_LEN = 2;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK3_EXT_MEM_TAGS = 38;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK3_EXT_MEM_TAGS_LEN = 2;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK4_EXT_MEM_TAGS = 40;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_BRK4_EXT_MEM_TAGS_LEN = 2;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_2_RESERVED = 42;
static const uint32_t CS_SM1_MCP_MISC_CONFIG2_2_RESERVED_LEN = 22;
// pau/reg00003.H

static const uint64_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG = 0x10010879ull;

static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_RESERVED2 = 0;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_RESERVED2_LEN = 24;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_CRESP = 24;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_CRESP_LEN = 5;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_SCOPE = 29;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_SCOPE_LEN = 3;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_MCMD = 32;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_MCMD_LEN = 10;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_RESERVED1 = 42;
static const uint32_t CS_SM1_MCP_MISC_PERF_MASK_CONFIG_RESERVED1_LEN = 2;
// pau/reg00003.H

static const uint64_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7 = 0x100108a5ull;

static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_TAG = 0;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_TAG_LEN = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK_LEN = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PAU = 28;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PCIE = 29;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_L2L3 = 30;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_RESERVED1 = 31;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART = 32;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND = 40;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART = 48;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_WREND = 56;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC7_WREND_LEN = 8;
// pau/reg00003.H

static const uint64_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1 = 0x100108bdull;

static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_ABLE_8_15 = 0;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_ABLE_8_15_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY8 = 8;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY8_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY9 = 12;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY9_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY10 = 16;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY10_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY11 = 20;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY11_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY12 = 24;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY12_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY13 = 28;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY13_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY14 = 32;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY14_LEN = 4;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY15 = 36;
static const uint32_t CS_SM1_SNP_MISC_TOPOLOGY_TABLE1_TRY15_LEN = 4;
// pau/reg00003.H

static const uint64_t CS_SM2_DIR_MISC_SCOM_L2_DATA = 0x100108ecull;

static const uint32_t CS_SM2_DIR_MISC_SCOM_L2_DATA_L2_SCOM_READ_DATA = 0;
static const uint32_t CS_SM2_DIR_MISC_SCOM_L2_DATA_L2_SCOM_READ_DATA_LEN = 64;
// pau/reg00003.H

static const uint64_t CS_SM2_MCP_MISC_CERR_MESSAGE6 = 0x100108ccull;

static const uint32_t CS_SM2_MCP_MISC_CERR_MESSAGE6_CERR_MESSAGE_BITS6 = 0;
static const uint32_t CS_SM2_MCP_MISC_CERR_MESSAGE6_CERR_MESSAGE_BITS6_LEN = 64;
// pau/reg00003.H

static const uint64_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4 = 0x1001090aull;

static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_AND = 11;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_OR = 12;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1 = 29;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_RESERVED1_LEN = 3;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_WRENA = 32;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_RDENA = 33;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_AWENA = 34;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE0_ARENA = 35;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_WRENA = 36;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_RDENA = 37;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_AWENA = 38;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE1_ARENA = 39;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_WRENA = 40;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_RDENA = 41;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_AWENA = 42;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE2_ARENA = 43;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_WRENA = 44;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_RDENA = 45;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_AWENA = 46;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE3_ARENA = 47;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_WRENA = 48;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_RDENA = 49;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_AWENA = 50;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE4_ARENA = 51;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_WRENA = 52;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_RDENA = 53;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_AWENA = 54;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE5_ARENA = 55;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_WRENA = 56;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_RDENA = 57;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_AWENA = 58;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE6_ARENA = 59;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_WRENA = 60;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_RDENA = 61;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_AWENA = 62;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK4_SOURCE7_ARENA = 63;
// pau/reg00003.H

static const uint64_t CS_SM2_SNP_MISC_SCOM_L2_ADDR = 0x1001091bull;

static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_VALID = 0;
static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_ADDR_RESERVED1 = 1;
static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_ADDR_RESERVED1_LEN = 3;
static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_CCI = 4;
static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_CCI_LEN = 10;
static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_WAY = 14;
static const uint32_t CS_SM2_SNP_MISC_SCOM_L2_ADDR_WAY_LEN = 2;
// pau/reg00003.H

static const uint64_t CS_SM3_MCP_MISC_DEBUG4_CONFIG = 0x1001093dull;

static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE9 = 0;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE9_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE10 = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE10_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE11 = 14;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE11_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE12 = 21;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE12_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE13 = 28;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE13_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE14 = 35;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE14_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE15 = 42;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_BYTE15_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_RESERVED1 = 49;
static const uint32_t CS_SM3_MCP_MISC_DEBUG4_CONFIG_RESERVED1_LEN = 3;
// pau/reg00003.H

static const uint64_t CS_SM3_MCP_MISC_XTIMER_CONFIG = 0x10010923ull;

static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE1 = 0;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE1_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE2 = 2;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_LONG_RATE2_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE2 = 8;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE2_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_FWD_PROG_RATE2 = 14;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_FWD_PROG_RATE2_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_XTIMER_RESERVED1 = 20;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_XTIMER_RESERVED1_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_INH0_TICK = 26;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_INH0_TICK_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_INH1_TICK = 32;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_INH1_TICK_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE1 = 38;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE1_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE2 = 40;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_NV_RESP_RATE2_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE1 = 46;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_POCKET_SHORT_RATE1_LEN = 2;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_SCAN_WAIT_RATE = 48;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_SCAN_WAIT_RATE_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_EPOCH_RATE = 54;
static const uint32_t CS_SM3_MCP_MISC_XTIMER_CONFIG_EPOCH_RATE_LEN = 6;
// pau/reg00003.H

static const uint64_t CS_SM3_SNP_MISC_CERR_MESSAGE0 = 0x10010970ull;

static const uint32_t CS_SM3_SNP_MISC_CERR_MESSAGE0_CERR_MESSAGE_BITS0 = 0;
static const uint32_t CS_SM3_SNP_MISC_CERR_MESSAGE0_CERR_MESSAGE_BITS0_LEN = 64;
// pau/reg00003.H

static const uint64_t CS_SM3_SNP_MISC_CONFIG1 = 0x10010951ull;

static const uint32_t CS_SM3_SNP_MISC_CONFIG1_SCALE_RPT_HANG_POLL = 0;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_SCALE_RPT_HANG_POLL_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_SCALE_RPT_HANG_DATA = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_SCALE_RPT_HANG_DATA_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_HOST_TAG_SIZE = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_HOST_TAG_SIZE_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_ARB_NONCRR_SAFETY = 12;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_ARB_NONCRR_SAFETY_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_REPLAY_IP_LIMIT = 16;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_REPLAY_IP_LIMIT_LEN = 3;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_1_RESERVED1 = 19;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_BLOCK_FOR_REPLAY_TIME = 20;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_BLOCK_FOR_REPLAY_TIME_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_BLOCK_FOR_DIRSCAN_TIME = 24;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_BLOCK_FOR_DIRSCAN_TIME_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_THROT_ADDR_HASH = 28;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_THROT_ADDR_HASH_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_1_RESERVED2 = 30;
static const uint32_t CS_SM3_SNP_MISC_CONFIG1_1_RESERVED2_LEN = 34;
// pau/reg00003.H

static const uint64_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7 = 0x10010965ull;

static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_TAG = 0;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_TAG_LEN = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_TAGMASK_LEN = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PAU = 28;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_PCIE = 29;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_MASK_L2L3 = 30;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_RESERVED1 = 31;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART = 32;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_RDSTART_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND = 40;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_RDEND_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART = 48;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_WRSTART_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_WREND = 56;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC7_WREND_LEN = 8;
// pau/reg00003.H

static const uint64_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG = 0x10010976ull;

static const uint32_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG_SIZE_ADDR = 0;
static const uint32_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG_SIZE_ADDR_LEN = 6;
static const uint32_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG_MATCH_ADDR = 6;
static const uint32_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG_MATCH_ADDR_LEN = 36;
static const uint32_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG_ADDR_RESERVED1 = 42;
static const uint32_t CS_SM3_SNP_MISC_PERF_ADDR_CONFIG_ADDR_RESERVED1_LEN = 2;
// pau/reg00003.H

static const uint64_t DAT_MISC_DEBUG0_CONFIG = 0x100109d0ull;

static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD0 = 0;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD0_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD1 = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD1_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD2 = 10;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD2_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD3 = 15;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD3_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD4 = 20;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD4_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD5 = 25;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD5_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD6 = 30;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD6_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD7 = 35;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD7_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD8 = 40;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD8_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD9 = 45;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD9_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD10 = 50;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_POD10_LEN = 5;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_RESERVED1 = 55;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_RESERVED1_LEN = 8;
static const uint32_t DAT_MISC_DEBUG0_CONFIG_ACT = 63;
// pau/reg00003.H

static const uint64_t FIR_REG_2_RW = 0x10010c80ull;
static const uint64_t FIR_REG_2_WO_AND = 0x10010c81ull;
static const uint64_t FIR_REG_2_WO_OR = 0x10010c82ull;

static const uint32_t FIR_REG_2_OTL_BRK2_XLAT_FAULT = 0;
static const uint32_t FIR_REG_2_OTL_BRK3_XLAT_FAULT = 1;
static const uint32_t FIR_REG_2_OTL_BRK4_XLAT_FAULT = 2;
static const uint32_t FIR_REG_2_OTL_BRK5_XLAT_FAULT = 3;
static const uint32_t FIR_REG_2_OTL_TL_CRD_OVF = 4;
static const uint32_t FIR_REG_2_OTL_RXI_ACTAG_IDX = 5;
static const uint32_t FIR_REG_2_OTL_RXI_ACTAG_INV = 6;
static const uint32_t FIR_REG_2_OTL_RXI_OPC_RSVD = 7;
static const uint32_t FIR_REG_2_OTL_RXI_RTC_POS = 8;
static const uint32_t FIR_REG_2_OTL_RXI_TMPL = 9;
static const uint32_t FIR_REG_2_OTL_RXI_TMPL_UNS = 10;
static const uint32_t FIR_REG_2_OTL_RXI_TMPL_X00 = 11;
static const uint32_t FIR_REG_2_OTL_RXI_CTLFLIT_OVERRUN = 12;
static const uint32_t FIR_REG_2_OTL_RXI_UNEXPECTED_DATA_FLIT = 13;
static const uint32_t FIR_REG_2_OTL_RXI_LINK_DOWN = 14;
static const uint32_t FIR_REG_2_OTL_RXI_BAD_DATA_RECEIVED_CMD = 15;
static const uint32_t FIR_REG_2_OTL_RXI_BAD_DATA_RECEIVED_RESP = 16;
static const uint32_t FIR_REG_2_OTL_RXI_RESPONSE_NOT_ALLOWED = 17;
static const uint32_t FIR_REG_2_OTL_PERR = 18;
static const uint32_t FIR_REG_2_OTL_CE = 19;
static const uint32_t FIR_REG_2_OTL_UE = 20;
static const uint32_t FIR_REG_2_OTL_RXO_OP_ERRORS = 21;
static const uint32_t FIR_REG_2_OTL_RXO_INTERNAL_ERRORS = 22;
static const uint32_t FIR_REG_2_OTL_RXI_FIFO_OVERRUN = 23;
static const uint32_t FIR_REG_2_OTL_RXI_CNTL_FLIT_DATA_RUN_LENGTH_INV = 24;
static const uint32_t FIR_REG_2_OTL_RXI_OPCODE_UTIL_DL_EQ_ZERO = 25;
static const uint32_t FIR_REG_2_OTL_RXI_BAD_DATA_RECEIVED_VC2 = 26;
static const uint32_t FIR_REG_2_OTL_RXI_DCP2FIFO_OVERRUN = 27;
static const uint32_t FIR_REG_2_OTL_RXI_VC1FIFO_OVERRUN = 28;
static const uint32_t FIR_REG_2_OTL_RXI_VC2FIFO_OVERRUN = 29;
static const uint32_t FIR_REG_2_OTL_DATA_LENGTH_UNSUPPORTED = 30;
static const uint32_t FIR_REG_2_TXI_OPCODE_ERROR = 31;
static const uint32_t FIR_REG_2_RXI_MALFORMED_PACKET_TYPE4 = 32;
static const uint32_t FIR_REG_2_HAPPI_NO_BAR_MATCH = 33;
static const uint32_t FIR_REG_2_OTL_RSVD_30 = 34;
static const uint32_t FIR_REG_2_OTL_RSVD_31 = 35;
static const uint32_t FIR_REG_2_XSL_MMIO_INVALIDATE_REQ_WHILE_1_INPROG = 36;
static const uint32_t FIR_REG_2_XSL_UNEXPECTED_ITAG_PORT_0 = 37;
static const uint32_t FIR_REG_2_XSL_UNEXPECTED_ITAG_PORT_1 = 38;
static const uint32_t FIR_REG_2_XSL_UNEXPECTED_RD_PEE_COMPLETION = 39;
static const uint32_t FIR_REG_2_XSL_UNEXPECTED_CO_RESP = 40;
static const uint32_t FIR_REG_2_XSL_XLAT_REQ_WHILE_SPAP_INVALID = 41;
static const uint32_t FIR_REG_2_XSL_INVALID_PEE = 42;
static const uint32_t FIR_REG_2_XSL_BLOOM_FILTER_PROTECT_ERR = 43;
static const uint32_t FIR_REG_2_XSL_NEW_ITAG_MATCHING_ACTIVE_ECOE = 44;
static const uint32_t FIR_REG_2_XSL_TA_XLAT_REQ_TO_AN_INVALID = 45;
static const uint32_t FIR_REG_2_XSL_CE = 46;
static const uint32_t FIR_REG_2_XSL_UE = 47;
static const uint32_t FIR_REG_2_XSL_SLBI_TLBI_BUFF_OVERFLOW = 48;
static const uint32_t FIR_REG_2_XSL_SBE_CORR_ERR_PB_CHKOUT_RSP_DATA = 49;
static const uint32_t FIR_REG_2_XSL_UE_PB_CHKOUT_RSP_DATA = 50;
static const uint32_t FIR_REG_2_XSL_SUE_PB_CHKOUT_RSP_DATA = 51;
static const uint32_t FIR_REG_2_XSL_NONZERO_BAR_MODE_PA_MEM_HIT = 52;
static const uint32_t FIR_REG_2_XSL_RSVD_17 = 53;
static const uint32_t FIR_REG_2_OTL_BRK0_XLAT_FAULT = 54;
static const uint32_t FIR_REG_2_OTL_BRK1_XLAT_FAULT = 55;
static const uint32_t FIR_REG_2_AME_RSVD_3 = 56;
static const uint32_t FIR_REG_2_AME_RSVD_4 = 57;
static const uint32_t FIR_REG_2_AME_RSVD_5 = 58;
static const uint32_t FIR_REG_2_AME_RSVD_6 = 59;
static const uint32_t FIR_REG_2_AME_RSVD_7 = 60;
static const uint32_t FIR_REG_2_AME_RSVD_8 = 61;
static const uint32_t FIR_REG_2_FIR2_RSVD_62 = 62;
static const uint32_t FIR_REG_2_FIR2_RSVD_63 = 63;
// pau/reg00003.H

static const uint64_t MISC_REGS_BDF2PE_11_CONFIG = 0x10010b5bull;

static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_ENABLE = 0;
static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_RESERVED = 1;
static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_RESERVED_LEN = 3;
static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_PE = 4;
static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_PE_LEN = 4;
static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_BDF = 8;
static const uint32_t MISC_REGS_BDF2PE_11_CONFIG_BDF_LEN = 16;
// pau/reg00003.H

static const uint64_t MISC_REGS_INT_2_CONFIG = 0x10010bb1ull;

static const uint32_t MISC_REGS_INT_2_CONFIG_CONFIG_INT_2 = 0;
static const uint32_t MISC_REGS_INT_2_CONFIG_CONFIG_INT_2_LEN = 64;
// pau/reg00003.H

static const uint64_t MISC_REGS_INT_LOG_0_PE4 = 0x10010b94ull;

static const uint32_t MISC_REGS_INT_LOG_0_PE4_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_0_PE4_LVL = 1;
static const uint32_t MISC_REGS_INT_LOG_0_PE4_LVL_LEN = 60;
static const uint32_t MISC_REGS_INT_LOG_0_PE4_RSVD0 = 61;
static const uint32_t MISC_REGS_INT_LOG_0_PE4_RSVD0_LEN = 3;
// pau/reg00003.H

static const uint64_t MISC_REGS_INT_LOG_1_PE10 = 0x10010baaull;

static const uint32_t MISC_REGS_INT_LOG_1_PE10_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_1_PE10_DETAIL = 1;
static const uint32_t MISC_REGS_INT_LOG_1_PE10_DETAIL_LEN = 32;
static const uint32_t MISC_REGS_INT_LOG_1_PE10_CQ = 33;
static const uint32_t MISC_REGS_INT_LOG_1_PE10_CQ_LEN = 24;
static const uint32_t MISC_REGS_INT_LOG_1_PE10_RSVD0 = 57;
static const uint32_t MISC_REGS_INT_LOG_1_PE10_RSVD0_LEN = 7;
// pau/reg00003.H

static const uint64_t MISC_REGS_INT_LOG_1_PE4 = 0x10010ba4ull;

static const uint32_t MISC_REGS_INT_LOG_1_PE4_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_1_PE4_DETAIL = 1;
static const uint32_t MISC_REGS_INT_LOG_1_PE4_DETAIL_LEN = 32;
static const uint32_t MISC_REGS_INT_LOG_1_PE4_CQ = 33;
static const uint32_t MISC_REGS_INT_LOG_1_PE4_CQ_LEN = 24;
static const uint32_t MISC_REGS_INT_LOG_1_PE4_RSVD0 = 57;
static const uint32_t MISC_REGS_INT_LOG_1_PE4_RSVD0_LEN = 7;
// pau/reg00003.H

static const uint64_t MISC_REGS_PESTB_ADDR_PE11 = 0x10010b8bull;

static const uint32_t MISC_REGS_PESTB_ADDR_PE11_DMA_STOPPED_STATE_ADDR_PE11 = 0;
static const uint32_t MISC_REGS_PESTB_ADDR_PE11_DMA_STOPPED_STATE_ADDR_PE11_LEN = 37;
// pau/reg00003.H

static const uint64_t MISC_REGS_PESTB_ADDR_PE4 = 0x10010b84ull;

static const uint32_t MISC_REGS_PESTB_ADDR_PE4_DMA_STOPPED_STATE_ADDR_PE4 = 0;
static const uint32_t MISC_REGS_PESTB_ADDR_PE4_DMA_STOPPED_STATE_ADDR_PE4_LEN = 37;
// pau/reg00003.H

static const uint64_t MISC_REGS_PESTB_DATA_PE11 = 0x10010b7bull;

static const uint32_t MISC_REGS_PESTB_DATA_PE11_DMA_STOPPED_STATE_PE11 = 0;
// pau/reg00003.H

static const uint64_t MISC_REGS_PESTB_DATA_PE7 = 0x10010b77ull;

static const uint32_t MISC_REGS_PESTB_DATA_PE7_DMA_STOPPED_STATE_PE7 = 0;
// pau/reg00003.H

static const uint64_t OTL0_MISC_CONFIG_ERAT_HASH = 0x10010a39ull;

static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_0 = 0;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_0_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_1 = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_1_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_2 = 12;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_2_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_3 = 18;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_3_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_4 = 24;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_4_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_5 = 30;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_5_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_6 = 36;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_6_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_7 = 42;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_7_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_8 = 48;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_8_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_9 = 54;
static const uint32_t OTL0_MISC_CONFIG_ERAT_HASH_9_LEN = 6;
// pau/reg00003.H

static const uint64_t OTL0_MISC_CONFIG_TX = 0x10010a2bull;

static const uint32_t OTL0_MISC_CONFIG_TX_SPARE0 = 0;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP1_EN = 1;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP2_EN = 2;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP3_EN = 3;
static const uint32_t OTL0_MISC_CONFIG_TX_SPARE1 = 4;
static const uint32_t OTL0_MISC_CONFIG_TX_DRDY_WAIT = 5;
static const uint32_t OTL0_MISC_CONFIG_TX_DRDY_WAIT_LEN = 3;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP0_RATE = 8;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP0_RATE_LEN = 4;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP1_RATE = 12;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP1_RATE_LEN = 4;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP2_RATE = 16;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP2_RATE_LEN = 4;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP3_RATE = 20;
static const uint32_t OTL0_MISC_CONFIG_TX_TEMP3_RATE_LEN = 4;
static const uint32_t OTL0_MISC_CONFIG_TX_SPARE2 = 24;
static const uint32_t OTL0_MISC_CONFIG_TX_SPARE2_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TX_CRET_FREQ = 32;
static const uint32_t OTL0_MISC_CONFIG_TX_CRET_FREQ_LEN = 3;
static const uint32_t OTL0_MISC_CONFIG_TX_AGE_FREQ = 35;
static const uint32_t OTL0_MISC_CONFIG_TX_AGE_FREQ_LEN = 5;
static const uint32_t OTL0_MISC_CONFIG_TX_RS2_HPWAIT = 40;
static const uint32_t OTL0_MISC_CONFIG_TX_RS2_HPWAIT_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_TX_RQ4_HPWAIT = 46;
static const uint32_t OTL0_MISC_CONFIG_TX_RQ4_HPWAIT_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_TX_RQ6_HPWAIT = 52;
static const uint32_t OTL0_MISC_CONFIG_TX_RQ6_HPWAIT_LEN = 6;
static const uint32_t OTL0_MISC_CONFIG_TX_CBUF_ECC_DIS = 58;
static const uint32_t OTL0_MISC_CONFIG_TX_EVENT = 59;
static const uint32_t OTL0_MISC_CONFIG_TX_STOP_ON_UE = 60;
static const uint32_t OTL0_MISC_CONFIG_TX_T0_MASK_CRTN0 = 61;
static const uint32_t OTL0_MISC_CONFIG_TX_T123_MASK_CRTN0 = 62;
static const uint32_t OTL0_MISC_CONFIG_TX_SPARE3 = 63;
// pau/reg00003.H

static const uint64_t SMF_CONFIG_REG_0 = 0x10010c0aull;

static const uint32_t SMF_CONFIG_REG_0_SMF_CONFIG0 = 0;
static const uint32_t SMF_CONFIG_REG_0_SMF_CONFIG0_LEN = 2;
// pau/reg00003.H

static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_CCINV = 0x10010a8eull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_CCINV_REMOVE_DIAL = 15;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_CCINV_PENDING_DIAL = 16;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_CCINV_LINK_DIAL = 47;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_CCINV_LINK_DIAL_LEN = 17;
// pau/reg00003.H

static const uint64_t XTS_ATSD_HYP14 = 0x10010b1eull;

static const uint32_t XTS_ATSD_HYP14_MSRHV = 51;
static const uint32_t XTS_ATSD_HYP14_LPARID = 52;
static const uint32_t XTS_ATSD_HYP14_LPARID_LEN = 12;
// pau/reg00003.H

static const uint64_t XTS_REG_ERR_MASK = 0x10010af2ull;

static const uint32_t XTS_REG_ERR_MASK_ERR_MASK_BITS = 0;
static const uint32_t XTS_REG_ERR_MASK_ERR_MASK_BITS_LEN = 64;
// pau/reg00003.H

static const uint64_t XTS_REG_ATRMISSCLR = 0x10010afbull;

static const uint32_t XTS_REG_ATRMISSCLR_ADDR = 15;
static const uint32_t XTS_REG_ATRMISSCLR_ADDR_LEN = 37;
static const uint32_t XTS_REG_ATRMISSCLR_FLAG_OTHER = 54;
static const uint32_t XTS_REG_ATRMISSCLR_FLAG_PREF = 55;
static const uint32_t XTS_REG_ATRMISSCLR_FLAG_DMD = 56;
static const uint32_t XTS_REG_ATRMISSCLR_FLAG_MAP = 57;
static const uint32_t XTS_REG_ATRMISSCLR_FLAG_FENCE = 58;
static const uint32_t XTS_REG_ATRMISSCLR_RETIRE = 59;
static const uint32_t XTS_REG_ATRMISSCLR_IRQENA = 60;
static const uint32_t XTS_REG_ATRMISSCLR_SECOND = 61;
static const uint32_t XTS_REG_ATRMISSCLR_TRIGGERED = 62;
static const uint32_t XTS_REG_ATRMISSCLR_ENA = 63;
// pau/reg00003.H

#ifndef __PPE_HCODE__
}
}
#include "pau/reg00003.H"
#endif
#endif
