{1} A. Itoh, "A fault-tolerant switching network for B-ISDN," IEEE J. Select. Areas Commun., vol. 9, pp. 1218-1226, Oct. 1991.
{2} A. K. Somani and T. Zhang, "DIRSMIN: A fault-tolerant switch for B-ISDN applications using dilated reduced-stage MIN," IEEE Trans. Reliabil., vol. 47, pp. 19-29, Mar. 1998.
{3} H. J. Chao and J.-S. Park, "Centralized contention resolution schemes for a large-capacity optical ATMswitch," in Proc. IEEE ATM Workshop, Fairfax, VA, May 1998, pp. 11-16.
Nick McKeown , Martin Izzard , Adisak Mekkittikul , William Ellersick , Mark Horowitz, Tiny Tera: A Packet Switch Core, IEEE Micro, v.17 n.1, p.26-33, January 1997[doi>10.1109/40.566194]
{5} M. Karol and M. Hluchyj, "Queueing in high-performance packet-switching," IEEE J. Select. Areas Commun., vol. SAC-6, pp. 1587-1597, Dec. 1988.
Thomas E. Anderson , Susan S. Owicki , James B. Saxe , Charles P. Thacker, High-speed switch scheduling for local-area networks, ACM Transactions on Computer Systems (TOCS), v.11 n.4, p.319-352, Nov. 1993[doi>10.1145/161541.161736]
{7} N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," IEEE Trans. Commun., vol. 47, pp. 1260-1267, Aug. 1999.
Nick McKeown , Venkat Anantharam , Jean Walrand, Achieving 100% throughput in an input-queued switch, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
Nick McKeown, The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking (TON), v.7 n.2, p.188-201, April 1999[doi>10.1109/90.769767]
J. Chao, Saturn: a terabit packet switch using dual round robin, IEEE Communications Magazine, v.38 n.12, p.78-84, December 2000[doi>10.1109/35.888261]
P. Krishna , N. S. Patel , A. Charny , R. J. Simcoe, On the speedup required for work-conserving crossbar switches, IEEE Journal on Selected Areas in Communications, v.17 n.6, p.1057-1066, September 2006[doi>10.1109/49.772435]
Ge Nong , Jogesh K. Muppala , Mounir Hamdi, Analysis of nonblocking ATM switches with multiple input queues, IEEE/ACM Transactions on Networking (TON), v.7 n.1, p.60-74, Feb. 1999[doi>10.1109/90.759320]
{13} G. Nong, M. Hamdi, and J. K. Muppala, "Performance evaluation of multiple input-queued ATM switches with PIM scheduling under bursty traffic," IEEE Trans. Commun., vol. 49, pp. 1329-1333, Aug. 2001.
Nick McKeown , Venkat Anantharam , Jean Walrand, Achieving 100% throughput in an input-queued switch, Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications, March 24-28, 1996, San Francisco, California
{15} (1999) 12016 multigigabit switch router. Cisco Systems, San Jose, CA. {Online}. Available: http://www.cisco.com
Yoon-Hwa Choi , Pong-Gyou Lee, Concurrent Error Detection and Fault Location in a Fast ATM Switch, Proceedings of the 5th Asian Test Symposium, p.113, November 20-22, 1996
Tsern-Huei Lee , Jin-Jye Chou, Fault tolerance of banyan using multiple-pass, Proceedings of the eleventh annual joint conference of the IEEE computer and communications societies on One world through communications (Vol. 2), p.867-875, May 1992, Florence, Italy
{18} S.-C. Yang and J. A. Silvester, "A fault tolerant reconfigurable ATM switch fabric," in Proc. IEEE INFOCOM, Apr. 1991, pp. 1237-1244.
{19} V. P. Kumar, J. G. Kneuer, D. Pal, and B. Brunner, "PHOENIX: A building block for fault tolerant broadband packet switches," in Proc. IEEE GLOBECOM, 1991, pp. 228-233.
Yoon-Hwa Choi, Concurrent Error Detection In Priority Queue Managers For ATM Networks, Proceedings of the 1997 Pacific Rim International Symposium on Fault-Tolerant Systems, p.59, December 15-16, 1997
Balakrishnan Iyer , Ramesh Karri , Israel Koren, Phantom redundancy: a high-level synthesis approach for manufacturability, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.658-661, November 05-09, 1995, San Jose, California, USA
Muhammad Anan , Mohsen Guizani, Modeling and Simulation of a Fault Tolerant ATM Switching Architecture, Proceedings of the 33rd Annual Simulation Symposium, p.42, April 16-22, 2000
{23} P. U. Tagle and N. K. Sharma, "Performance of fault tolerant ATM switches," Proc. Inst. Electr. Eng.--Commun., vol. 143, no. 5, pp. 317-324, Oct. 1996.
Anujan Varma , Suresh Chalasani, Fault-Tolerance Analysis of One-Sided Crosspoint Switching Networks, IEEE Transactions on Computers, v.41 n.2, p.143-158, February 1992[doi>10.1109/12.123392]
{25} J. Ghosh and N. Krishnamurthy, "Fault-tolerant arbitration in multichip crossbar switches," in IEEE Proc. 6th Int. Conf. VLSI Design, Jan. 1993, pp. 351-356.
F. Lombardi , C. Feng , W.-K. Huang, Detection and Location of Multiple Faults in Baseline Interconnection Networks, IEEE Transactions on Computers, v.41 n.10, p.1340-1344, October 1992[doi>10.1109/12.166613]
Krishnan Padmanabhan, An efficient architecture for fault-tolerant ATM switches, IEEE/ACM Transactions on Networking (TON), v.3 n.5, p.527-537, Oct. 1995[doi>10.1109/90.469953]
{28} M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design. Piscataway, NJ: IEEE Press, 1990.
