{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 15:09:07 2023 " "Info: Processing started: Thu Jun 08 15:09:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off accumulator_computer -c accumulator_computer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off accumulator_computer -c accumulator_computer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register CPU:inst\|MBR\[15\]~_Duplicate_1 register CPU:inst\|AC\[2\] 15.39 MHz 64.99 ns Internal " "Info: Clock \"clock\" has Internal fmax of 15.39 MHz between source register \"CPU:inst\|MBR\[15\]~_Duplicate_1\" and destination register \"CPU:inst\|AC\[2\]\" (period= 64.99 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "64.722 ns + Longest register register " "Info: + Longest register to register delay is 64.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst\|MBR\[15\]~_Duplicate_1 1 REG LCFF_X23_Y13_N25 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N25; Fanout = 40; REG Node = 'CPU:inst\|MBR\[15\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|MBR[15]~_Duplicate_1 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.621 ns) 1.153 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~30 2 COMB LCCOMB_X23_Y13_N0 2 " "Info: 2: + IC(0.532 ns) + CELL(0.621 ns) = 1.153 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { CPU:inst|MBR[15]~_Duplicate_1 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~30 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.239 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~32 3 COMB LCCOMB_X23_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.239 ns; Loc. = LCCOMB_X23_Y13_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~30 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.325 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~34 4 COMB LCCOMB_X23_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.325 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.411 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~36 5 COMB LCCOMB_X23_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.411 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.497 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~38 6 COMB LCCOMB_X23_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.497 ns; Loc. = LCCOMB_X23_Y13_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.583 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~40 7 COMB LCCOMB_X23_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.583 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.669 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~42 8 COMB LCCOMB_X23_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.669 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.859 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~44 9 COMB LCCOMB_X23_Y13_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.859 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.945 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~46 10 COMB LCCOMB_X23_Y13_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.945 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.031 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~48 11 COMB LCCOMB_X23_Y13_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.031 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.117 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~50 12 COMB LCCOMB_X23_Y13_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.117 ns; Loc. = LCCOMB_X23_Y13_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.623 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~51 13 COMB LCCOMB_X23_Y13_N22 12 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 2.623 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 12; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_den\|cs1a\[1\]~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.624 ns) 3.935 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[136\]~0 14 COMB LCCOMB_X24_Y13_N16 1 " "Info: 14: + IC(0.688 ns) + CELL(0.624 ns) = 3.935 ns; Loc. = LCCOMB_X24_Y13_N16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[136\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 114 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.319 ns) 4.643 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[136\] 15 COMB LCCOMB_X24_Y13_N26 15 " "Info: 15: + IC(0.389 ns) + CELL(0.319 ns) = 4.643 ns; Loc. = LCCOMB_X24_Y13_N26; Fanout = 15; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[136\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136] } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 114 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 5.227 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[85\] 16 COMB LCCOMB_X24_Y13_N12 12 " "Info: 16: + IC(0.378 ns) + CELL(0.206 ns) = 5.227 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 12; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[85\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85] } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 114 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 5.830 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[34\] 17 COMB LCCOMB_X24_Y13_N30 8 " "Info: 17: + IC(0.397 ns) + CELL(0.206 ns) = 5.830 ns; Loc. = LCCOMB_X24_Y13_N30; Fanout = 8; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34] } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 114 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 6.430 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[1\] 18 COMB LCCOMB_X24_Y13_N24 6 " "Info: 18: + IC(0.394 ns) + CELL(0.206 ns) = 6.430 ns; Loc. = LCCOMB_X24_Y13_N24; Fanout = 6; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|sel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 114 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.370 ns) 7.207 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[0\]~512 19 COMB LCCOMB_X24_Y13_N10 2 " "Info: 19: + IC(0.407 ns) + CELL(0.370 ns) = 7.207 ns; Loc. = LCCOMB_X24_Y13_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[0\]~512'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 7.800 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 20 COMB LCCOMB_X24_Y13_N22 4 " "Info: 20: + IC(0.387 ns) + CELL(0.206 ns) = 7.800 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 4; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 8.375 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[16\]~514 21 COMB LCCOMB_X24_Y13_N8 3 " "Info: 21: + IC(0.369 ns) + CELL(0.206 ns) = 8.375 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[16\]~514'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 9.345 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_2_result_int\[1\]~3 22 COMB LCCOMB_X24_Y13_N2 2 " "Info: 22: + IC(0.374 ns) + CELL(0.596 ns) = 9.345 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.431 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_2_result_int\[2\]~5 23 COMB LCCOMB_X24_Y13_N4 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 9.431 ns; Loc. = LCCOMB_X24_Y13_N4; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.937 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_2_result_int\[3\]~6 24 COMB LCCOMB_X24_Y13_N6 6 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 9.937 ns; Loc. = LCCOMB_X24_Y13_N6; Fanout = 6; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 10.539 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[32\]~517 25 COMB LCCOMB_X24_Y13_N14 3 " "Info: 25: + IC(0.396 ns) + CELL(0.206 ns) = 10.539 ns; Loc. = LCCOMB_X24_Y13_N14; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[32\]~517'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 12.287 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_3_result_int\[1\]~3 26 COMB LCCOMB_X25_Y14_N6 2 " "Info: 26: + IC(1.127 ns) + CELL(0.621 ns) = 12.287 ns; Loc. = LCCOMB_X25_Y14_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.373 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_3_result_int\[2\]~5 27 COMB LCCOMB_X25_Y14_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 12.373 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.879 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_3_result_int\[3\]~6 28 COMB LCCOMB_X25_Y14_N10 1 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 12.879 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_3_result_int\[3\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.651 ns) 13.936 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[51\]~518 29 COMB LCCOMB_X25_Y14_N0 3 " "Info: 29: + IC(0.406 ns) + CELL(0.651 ns) = 13.936 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[51\]~518'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~6 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[51]~518 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.596 ns) 14.903 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_4_result_int\[4\]~9 30 COMB LCCOMB_X25_Y14_N28 1 " "Info: 30: + IC(0.371 ns) + CELL(0.596 ns) = 14.903 ns; Loc. = LCCOMB_X25_Y14_N28; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[51]~518 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.409 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_4_result_int\[5\]~10 31 COMB LCCOMB_X25_Y14_N30 8 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 15.409 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 8; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.370 ns) 16.461 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[65\]~525 32 COMB LCCOMB_X26_Y14_N20 3 " "Info: 32: + IC(0.682 ns) + CELL(0.370 ns) = 16.461 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[65\]~525'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[65]~525 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.621 ns) 17.488 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[2\]~5 33 COMB LCCOMB_X26_Y14_N4 2 " "Info: 33: + IC(0.406 ns) + CELL(0.621 ns) = 17.488 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[65]~525 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.574 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[3\]~7 34 COMB LCCOMB_X26_Y14_N6 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 17.574 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.660 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[4\]~9 35 COMB LCCOMB_X26_Y14_N8 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 17.660 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.746 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[5\]~11 36 COMB LCCOMB_X26_Y14_N10 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 17.746 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.252 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[6\]~12 37 COMB LCCOMB_X26_Y14_N12 9 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 18.252 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 9; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.206 ns) 18.861 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[80\]~532 38 COMB LCCOMB_X26_Y14_N30 3 " "Info: 38: + IC(0.403 ns) + CELL(0.206 ns) = 18.861 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[80\]~532'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[80]~532 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.621 ns) 20.152 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[1\]~3 39 COMB LCCOMB_X27_Y14_N2 2 " "Info: 39: + IC(0.670 ns) + CELL(0.621 ns) = 20.152 ns; Loc. = LCCOMB_X27_Y14_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[80]~532 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.238 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[2\]~5 40 COMB LCCOMB_X27_Y14_N4 2 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 20.238 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.324 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[3\]~7 41 COMB LCCOMB_X27_Y14_N6 2 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 20.324 ns; Loc. = LCCOMB_X27_Y14_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.410 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[4\]~9 42 COMB LCCOMB_X27_Y14_N8 2 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 20.410 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.496 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[5\]~11 43 COMB LCCOMB_X27_Y14_N10 2 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 20.496 ns; Loc. = LCCOMB_X27_Y14_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 20.582 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[6\]~13 44 COMB LCCOMB_X27_Y14_N12 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 20.582 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.088 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[7\]~14 45 COMB LCCOMB_X27_Y14_N14 10 " "Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 21.088 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 10; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.370 ns) 21.878 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[96\]~539 46 COMB LCCOMB_X27_Y14_N22 3 " "Info: 46: + IC(0.420 ns) + CELL(0.370 ns) = 21.878 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[96\]~539'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.596 ns) 23.527 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[1\]~3 47 COMB LCCOMB_X31_Y14_N4 2 " "Info: 47: + IC(1.053 ns) + CELL(0.596 ns) = 23.527 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.613 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[2\]~5 48 COMB LCCOMB_X31_Y14_N6 2 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 23.613 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.699 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[3\]~7 49 COMB LCCOMB_X31_Y14_N8 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 23.699 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.785 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[4\]~9 50 COMB LCCOMB_X31_Y14_N10 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 23.785 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.871 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[5\]~11 51 COMB LCCOMB_X31_Y14_N12 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 23.871 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 24.061 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[6\]~13 52 COMB LCCOMB_X31_Y14_N14 2 " "Info: 52: + IC(0.000 ns) + CELL(0.190 ns) = 24.061 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.147 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[7\]~15 53 COMB LCCOMB_X31_Y14_N16 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 24.147 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.653 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[8\]~16 54 COMB LCCOMB_X31_Y14_N18 11 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 24.653 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 11; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.206 ns) 25.287 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[112\]~547 55 COMB LCCOMB_X31_Y14_N22 3 " "Info: 55: + IC(0.428 ns) + CELL(0.206 ns) = 25.287 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[112\]~547'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[112]~547 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.735 ns) 27.168 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[1\]~3 56 COMB LCCOMB_X32_Y10_N14 2 " "Info: 56: + IC(1.146 ns) + CELL(0.735 ns) = 27.168 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[112]~547 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.254 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[2\]~5 57 COMB LCCOMB_X32_Y10_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 27.254 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.340 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[3\]~7 58 COMB LCCOMB_X32_Y10_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 27.340 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.426 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[4\]~9 59 COMB LCCOMB_X32_Y10_N20 2 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 27.426 ns; Loc. = LCCOMB_X32_Y10_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.512 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[5\]~11 60 COMB LCCOMB_X32_Y10_N22 2 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 27.512 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.598 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[6\]~13 61 COMB LCCOMB_X32_Y10_N24 2 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 27.598 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.684 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[7\]~15 62 COMB LCCOMB_X32_Y10_N26 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 27.684 ns; Loc. = LCCOMB_X32_Y10_N26; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 27.770 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[8\]~17 63 COMB LCCOMB_X32_Y10_N28 1 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 27.770 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 28.276 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[9\]~18 64 COMB LCCOMB_X32_Y10_N30 12 " "Info: 64: + IC(0.000 ns) + CELL(0.506 ns) = 28.276 ns; Loc. = LCCOMB_X32_Y10_N30; Fanout = 12; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.206 ns) 28.891 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[128\]~556 65 COMB LCCOMB_X32_Y10_N10 3 " "Info: 65: + IC(0.409 ns) + CELL(0.206 ns) = 28.891 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[128\]~556'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.621 ns) 30.221 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[1\]~3 66 COMB LCCOMB_X33_Y10_N4 2 " "Info: 66: + IC(0.709 ns) + CELL(0.621 ns) = 30.221 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.307 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[2\]~5 67 COMB LCCOMB_X33_Y10_N6 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 30.307 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.393 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[3\]~7 68 COMB LCCOMB_X33_Y10_N8 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 30.393 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.479 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~9 69 COMB LCCOMB_X33_Y10_N10 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 30.479 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.565 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~11 70 COMB LCCOMB_X33_Y10_N12 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 30.565 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 30.755 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~13 71 COMB LCCOMB_X33_Y10_N14 2 " "Info: 71: + IC(0.000 ns) + CELL(0.190 ns) = 30.755 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.841 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~15 72 COMB LCCOMB_X33_Y10_N16 2 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 30.841 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.927 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~17 73 COMB LCCOMB_X33_Y10_N18 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 30.927 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 31.013 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~19 74 COMB LCCOMB_X33_Y10_N20 1 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 31.013 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 31.519 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~20 75 COMB LCCOMB_X33_Y10_N22 13 " "Info: 75: + IC(0.000 ns) + CELL(0.506 ns) = 31.519 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 13; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.206 ns) 32.487 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[147\]~563 76 COMB LCCOMB_X34_Y10_N10 3 " "Info: 76: + IC(0.762 ns) + CELL(0.206 ns) = 32.487 ns; Loc. = LCCOMB_X34_Y10_N10; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[147\]~563'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[147]~563 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.706 ns) 34.231 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~9 77 COMB LCCOMB_X31_Y10_N14 2 " "Info: 77: + IC(1.038 ns) + CELL(0.706 ns) = 34.231 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[147]~563 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.317 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~11 78 COMB LCCOMB_X31_Y10_N16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 34.317 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.403 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~13 79 COMB LCCOMB_X31_Y10_N18 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 34.403 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.489 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~15 80 COMB LCCOMB_X31_Y10_N20 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 34.489 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.575 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~17 81 COMB LCCOMB_X31_Y10_N22 2 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 34.575 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.661 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~19 82 COMB LCCOMB_X31_Y10_N24 2 " "Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 34.661 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 34.747 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~21 83 COMB LCCOMB_X31_Y10_N26 1 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 34.747 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.253 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~22 84 COMB LCCOMB_X31_Y10_N28 14 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 35.253 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 14; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.206 ns) 36.227 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[160\]~577 85 COMB LCCOMB_X30_Y10_N30 3 " "Info: 85: + IC(0.768 ns) + CELL(0.206 ns) = 36.227 ns; Loc. = LCCOMB_X30_Y10_N30; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[160\]~577'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.596 ns) 37.426 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[1\]~3 86 COMB LCCOMB_X29_Y10_N2 2 " "Info: 86: + IC(0.603 ns) + CELL(0.596 ns) = 37.426 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.512 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[2\]~5 87 COMB LCCOMB_X29_Y10_N4 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 37.512 ns; Loc. = LCCOMB_X29_Y10_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.598 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~7 88 COMB LCCOMB_X29_Y10_N6 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 37.598 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.684 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~9 89 COMB LCCOMB_X29_Y10_N8 2 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 37.684 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.770 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~11 90 COMB LCCOMB_X29_Y10_N10 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 37.770 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 37.856 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~13 91 COMB LCCOMB_X29_Y10_N12 2 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 37.856 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 38.046 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~15 92 COMB LCCOMB_X29_Y10_N14 2 " "Info: 92: + IC(0.000 ns) + CELL(0.190 ns) = 38.046 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.132 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~17 93 COMB LCCOMB_X29_Y10_N16 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 38.132 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.218 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~19 94 COMB LCCOMB_X29_Y10_N18 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 38.218 ns; Loc. = LCCOMB_X29_Y10_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.304 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~21 95 COMB LCCOMB_X29_Y10_N20 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 38.304 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.390 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~23 96 COMB LCCOMB_X29_Y10_N22 1 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 38.390 ns; Loc. = LCCOMB_X29_Y10_N22; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.896 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~24 97 COMB LCCOMB_X29_Y10_N24 15 " "Info: 97: + IC(0.000 ns) + CELL(0.506 ns) = 38.896 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 15; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.206 ns) 40.604 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[176\]~589 98 COMB LCCOMB_X25_Y13_N0 3 " "Info: 98: + IC(1.502 ns) + CELL(0.206 ns) = 40.604 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[176\]~589'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.596 ns) 42.467 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[1\]~3 99 COMB LCCOMB_X26_Y10_N2 2 " "Info: 99: + IC(1.267 ns) + CELL(0.596 ns) = 42.467 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.553 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[2\]~5 100 COMB LCCOMB_X26_Y10_N4 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 42.553 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.639 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[3\]~7 101 COMB LCCOMB_X26_Y10_N6 2 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 42.639 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.725 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~9 102 COMB LCCOMB_X26_Y10_N8 2 " "Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 42.725 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.811 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~11 103 COMB LCCOMB_X26_Y10_N10 2 " "Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 42.811 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 42.897 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~13 104 COMB LCCOMB_X26_Y10_N12 2 " "Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 42.897 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 43.087 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~15 105 COMB LCCOMB_X26_Y10_N14 2 " "Info: 105: + IC(0.000 ns) + CELL(0.190 ns) = 43.087 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.173 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~17 106 COMB LCCOMB_X26_Y10_N16 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 43.173 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.259 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~19 107 COMB LCCOMB_X26_Y10_N18 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 43.259 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.345 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~21 108 COMB LCCOMB_X26_Y10_N20 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 43.345 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.431 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~23 109 COMB LCCOMB_X26_Y10_N22 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 43.431 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.517 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~25 110 COMB LCCOMB_X26_Y10_N24 1 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 43.517 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.023 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~26 111 COMB LCCOMB_X26_Y10_N26 16 " "Info: 111: + IC(0.000 ns) + CELL(0.506 ns) = 44.023 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 16; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.206 ns) 45.760 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[192\]~602 112 COMB LCCOMB_X25_Y12_N20 3 " "Info: 112: + IC(1.531 ns) + CELL(0.206 ns) = 45.760 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[192\]~602'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.596 ns) 47.593 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[1\]~3 113 COMB LCCOMB_X26_Y11_N2 2 " "Info: 113: + IC(1.237 ns) + CELL(0.596 ns) = 47.593 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.679 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[2\]~5 114 COMB LCCOMB_X26_Y11_N4 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 47.679 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.765 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[3\]~7 115 COMB LCCOMB_X26_Y11_N6 2 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 47.765 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.851 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~9 116 COMB LCCOMB_X26_Y11_N8 2 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 47.851 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.937 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~11 117 COMB LCCOMB_X26_Y11_N10 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 47.937 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.023 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~13 118 COMB LCCOMB_X26_Y11_N12 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 48.023 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 48.213 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~15 119 COMB LCCOMB_X26_Y11_N14 2 " "Info: 119: + IC(0.000 ns) + CELL(0.190 ns) = 48.213 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.299 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~17 120 COMB LCCOMB_X26_Y11_N16 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 48.299 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.385 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~19 121 COMB LCCOMB_X26_Y11_N18 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 48.385 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.471 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~21 122 COMB LCCOMB_X26_Y11_N20 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 48.471 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.557 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~23 123 COMB LCCOMB_X26_Y11_N22 2 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 48.557 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.643 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~25 124 COMB LCCOMB_X26_Y11_N24 2 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 48.643 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.729 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~27 125 COMB LCCOMB_X26_Y11_N26 1 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 48.729 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.235 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~28 126 COMB LCCOMB_X26_Y11_N28 17 " "Info: 126: + IC(0.000 ns) + CELL(0.506 ns) = 49.235 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 17; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.206 ns) 50.947 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[209\]~615 127 COMB LCCOMB_X25_Y12_N24 3 " "Info: 127: + IC(1.506 ns) + CELL(0.206 ns) = 50.947 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[209\]~615'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~615 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.596 ns) 52.658 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[2\]~5 128 COMB LCCOMB_X24_Y11_N4 2 " "Info: 128: + IC(1.115 ns) + CELL(0.596 ns) = 52.658 ns; Loc. = LCCOMB_X24_Y11_N4; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~615 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.744 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~7 129 COMB LCCOMB_X24_Y11_N6 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 52.744 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.830 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~9 130 COMB LCCOMB_X24_Y11_N8 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 52.830 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.916 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~11 131 COMB LCCOMB_X24_Y11_N10 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 52.916 ns; Loc. = LCCOMB_X24_Y11_N10; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.002 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~13 132 COMB LCCOMB_X24_Y11_N12 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 53.002 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 53.192 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~15 133 COMB LCCOMB_X24_Y11_N14 2 " "Info: 133: + IC(0.000 ns) + CELL(0.190 ns) = 53.192 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.278 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~17 134 COMB LCCOMB_X24_Y11_N16 2 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 53.278 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.364 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~19 135 COMB LCCOMB_X24_Y11_N18 2 " "Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 53.364 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.450 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~21 136 COMB LCCOMB_X24_Y11_N20 2 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 53.450 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.536 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~23 137 COMB LCCOMB_X24_Y11_N22 2 " "Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 53.536 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.622 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~25 138 COMB LCCOMB_X24_Y11_N24 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 53.622 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.708 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~27 139 COMB LCCOMB_X24_Y11_N26 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 53.708 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 53.794 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~29 140 COMB LCCOMB_X24_Y11_N28 1 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 53.794 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 54.300 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~30 141 COMB LCCOMB_X24_Y11_N30 18 " "Info: 141: + IC(0.000 ns) + CELL(0.506 ns) = 54.300 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 18; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.366 ns) 55.828 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[225\]~630 142 COMB LCCOMB_X25_Y10_N24 1 " "Info: 142: + IC(1.162 ns) + CELL(0.366 ns) = 55.828 ns; Loc. = LCCOMB_X25_Y10_N24; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[225\]~630'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[225]~630 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.596 ns) 57.555 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[2\]~5 143 COMB LCCOMB_X25_Y13_N20 1 " "Info: 143: + IC(1.131 ns) + CELL(0.596 ns) = 57.555 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[2\]~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[225]~630 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.641 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~7 144 COMB LCCOMB_X25_Y13_N22 1 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 57.641 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[3\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.727 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~9 145 COMB LCCOMB_X25_Y13_N24 1 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 57.727 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.813 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~11 146 COMB LCCOMB_X25_Y13_N26 1 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 57.813 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.899 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~13 147 COMB LCCOMB_X25_Y13_N28 1 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 57.899 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 58.074 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~15 148 COMB LCCOMB_X25_Y13_N30 1 " "Info: 148: + IC(0.000 ns) + CELL(0.175 ns) = 58.074 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.160 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~17 149 COMB LCCOMB_X25_Y12_N0 1 " "Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 58.160 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.246 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~19 150 COMB LCCOMB_X25_Y12_N2 1 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 58.246 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.332 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~21 151 COMB LCCOMB_X25_Y12_N4 1 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 58.332 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.418 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~23 152 COMB LCCOMB_X25_Y12_N6 1 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 58.418 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.504 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~25 153 COMB LCCOMB_X25_Y12_N8 1 " "Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 58.504 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.590 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~27 154 COMB LCCOMB_X25_Y12_N10 1 " "Info: 154: + IC(0.000 ns) + CELL(0.086 ns) = 58.590 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 58.676 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~29 155 COMB LCCOMB_X25_Y12_N12 1 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 58.676 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 58.866 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~31 156 COMB LCCOMB_X25_Y12_N14 1 " "Info: 156: + IC(0.000 ns) + CELL(0.190 ns) = 58.866 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 59.372 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~32 157 COMB LCCOMB_X25_Y12_N16 3 " "Info: 157: + IC(0.000 ns) + CELL(0.506 ns) = 59.372 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 3; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.596 ns) 60.668 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|op_1~46 158 COMB LCCOMB_X26_Y12_N0 2 " "Info: 158: + IC(0.700 ns) + CELL(0.596 ns) = 60.668 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|op_1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.754 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|op_1~48 159 COMB LCCOMB_X26_Y12_N2 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 60.754 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 2; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|op_1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 61.260 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|op_1~49 160 COMB LCCOMB_X26_Y12_N4 1 " "Info: 160: + IC(0.000 ns) + CELL(0.506 ns) = 61.260 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|op_1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.370 ns) 62.907 ns CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|quotient\[2\]~19 161 COMB LCCOMB_X25_Y10_N22 1 " "Info: 161: + IC(1.277 ns) + CELL(0.370 ns) = 62.907 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 1; COMB Node = 'CPU:inst\|lpm_divide:Div0\|lpm_divide_rto:auto_generated\|abs_divider_8dg:divider\|quotient\[2\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~49 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[2]~19 } "NODE_NAME" } } { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/db/abs_divider_8dg.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.206 ns) 64.614 ns CPU:inst\|AC\[2\]~162 162 COMB LCCOMB_X27_Y13_N26 1 " "Info: 162: + IC(1.501 ns) + CELL(0.206 ns) = 64.614 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'CPU:inst\|AC\[2\]~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[2]~19 CPU:inst|AC[2]~162 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 64.722 ns CPU:inst\|AC\[2\] 163 REG LCFF_X27_Y13_N27 71 " "Info: 163: + IC(0.000 ns) + CELL(0.108 ns) = 64.722 ns; Loc. = LCFF_X27_Y13_N27; Fanout = 71; REG Node = 'CPU:inst\|AC\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CPU:inst|AC[2]~162 CPU:inst|AC[2] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.681 ns ( 53.58 % ) " "Info: Total cell delay = 34.681 ns ( 53.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "30.041 ns ( 46.42 % ) " "Info: Total interconnect delay = 30.041 ns ( 46.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "64.722 ns" { CPU:inst|MBR[15]~_Duplicate_1 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~30 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~6 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[51]~518 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[65]~525 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[80]~532 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[112]~547 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[147]~563 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~615 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[225]~630 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~49 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[2]~19 CPU:inst|AC[2]~162 CPU:inst|AC[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "64.722 ns" { CPU:inst|MBR[15]~_Duplicate_1 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~30 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~6 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[51]~518 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[65]~525 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[80]~532 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[112]~547 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[147]~563 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~615 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[225]~630 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~49 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[2]~19 {} CPU:inst|AC[2]~162 {} CPU:inst|AC[2] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.688ns 0.389ns 0.378ns 0.397ns 0.394ns 0.407ns 0.387ns 0.369ns 0.374ns 0.000ns 0.000ns 0.396ns 1.127ns 0.000ns 0.000ns 0.406ns 0.371ns 0.000ns 0.682ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.403ns 0.670ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.420ns 1.053ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.428ns 1.146ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.409ns 0.709ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.762ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.603ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.502ns 1.267ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.531ns 1.237ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.506ns 1.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.162ns 1.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.700ns 0.000ns 0.000ns 1.277ns 1.501ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.319ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.651ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.596ns 0.086ns 0.506ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.097 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.666 ns) 3.097 ns CPU:inst\|AC\[2\] 3 REG LCFF_X27_Y13_N27 71 " "Info: 3: + IC(1.074 ns) + CELL(0.666 ns) = 3.097 ns; Loc. = LCFF_X27_Y13_N27; Fanout = 71; REG Node = 'CPU:inst\|AC\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { clock~clkctrl CPU:inst|AC[2] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 57.02 % ) " "Info: Total cell delay = 1.766 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.331 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { clock clock~clkctrl CPU:inst|AC[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|AC[2] {} } { 0.000ns 0.000ns 0.257ns 1.074ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.101 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.666 ns) 3.101 ns CPU:inst\|MBR\[15\]~_Duplicate_1 3 REG LCFF_X23_Y13_N25 40 " "Info: 3: + IC(1.078 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = LCFF_X23_Y13_N25; Fanout = 40; REG Node = 'CPU:inst\|MBR\[15\]~_Duplicate_1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clock~clkctrl CPU:inst|MBR[15]~_Duplicate_1 } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 56.95 % ) " "Info: Total cell delay = 1.766 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.335 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { clock clock~clkctrl CPU:inst|MBR[15]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|MBR[15]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.257ns 1.078ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { clock clock~clkctrl CPU:inst|AC[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|AC[2] {} } { 0.000ns 0.000ns 0.257ns 1.074ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { clock clock~clkctrl CPU:inst|MBR[15]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|MBR[15]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.257ns 1.078ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "64.722 ns" { CPU:inst|MBR[15]~_Duplicate_1 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~30 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1] CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~6 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[51]~518 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[65]~525 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[80]~532 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[112]~547 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[147]~563 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~615 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[225]~630 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~49 CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[2]~19 CPU:inst|AC[2]~162 CPU:inst|AC[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "64.722 ns" { CPU:inst|MBR[15]~_Duplicate_1 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~30 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~32 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~34 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~36 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~38 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~40 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~42 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~44 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~46 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~48 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~50 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den|cs1a[1]~51 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136]~0 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[136] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[85] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[34] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|sel[1] {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[0]~512 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[16]~514 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[32]~517 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~6 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[51]~518 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[65]~525 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[80]~532 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[96]~539 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[112]~547 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[128]~556 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[147]~563 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[160]~577 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[176]~589 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~602 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~3 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~615 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[225]~630 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[2]~5 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~7 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~9 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~11 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~13 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~15 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~46 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~48 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|op_1~49 {} CPU:inst|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|quotient[2]~19 {} CPU:inst|AC[2]~162 {} CPU:inst|AC[2] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.688ns 0.389ns 0.378ns 0.397ns 0.394ns 0.407ns 0.387ns 0.369ns 0.374ns 0.000ns 0.000ns 0.396ns 1.127ns 0.000ns 0.000ns 0.406ns 0.371ns 0.000ns 0.682ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.403ns 0.670ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.420ns 1.053ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.428ns 1.146ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.409ns 0.709ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.762ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.603ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.502ns 1.267ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.531ns 1.237ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.506ns 1.115ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.162ns 1.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.700ns 0.000ns 0.000ns 1.277ns 1.501ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.319ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.506ns 0.651ns 0.596ns 0.506ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.596ns 0.086ns 0.506ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.097 ns" { clock clock~clkctrl CPU:inst|AC[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.097 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|AC[2] {} } { 0.000ns 0.000ns 0.257ns 1.074ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { clock clock~clkctrl CPU:inst|MBR[15]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|MBR[15]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.257ns 1.078ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock fN CPU:inst\|fN 8.879 ns register " "Info: tco from clock \"clock\" to destination pin \"fN\" through register \"CPU:inst\|fN\" is 8.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.099 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.357 ns clock~clkctrl 2 COMB CLKCTRL_G3 230 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.357 ns; Loc. = CLKCTRL_G3; Fanout = 230; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clock clock~clkctrl } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 312 -120 48 328 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 3.099 ns CPU:inst\|fN 3 REG LCFF_X29_Y12_N29 2 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 3.099 ns; Loc. = LCFF_X29_Y12_N29; Fanout = 2; REG Node = 'CPU:inst\|fN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clock~clkctrl CPU:inst|fN } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 56.99 % ) " "Info: Total cell delay = 1.766 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.333 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { clock clock~clkctrl CPU:inst|fN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|fN {} } { 0.000ns 0.000ns 0.257ns 1.076ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Longest register pin " "Info: + Longest register to pin delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst\|fN 1 REG LCFF_X29_Y12_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N29; Fanout = 2; REG Node = 'CPU:inst\|fN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|fN } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/CPU.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(3.196 ns) 5.476 ns fN 2 PIN PIN_B14 0 " "Info: 2: + IC(2.280 ns) + CELL(3.196 ns) = 5.476 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'fN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { CPU:inst|fN fN } "NODE_NAME" } } { "accumulator_computer.bdf" "" { Schematic "C:/Users/Asus/OneDrive/Desktop/University/ENCS2380 - Computer Organisation and Microprocessor/Project/Verilog/accumulator_computer.bdf" { { 344 480 496 520 "fN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 58.36 % ) " "Info: Total cell delay = 3.196 ns ( 58.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 41.64 % ) " "Info: Total interconnect delay = 2.280 ns ( 41.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { CPU:inst|fN fN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { CPU:inst|fN {} fN {} } { 0.000ns 2.280ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { clock clock~clkctrl CPU:inst|fN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { clock {} clock~combout {} clock~clkctrl {} CPU:inst|fN {} } { 0.000ns 0.000ns 0.257ns 1.076ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { CPU:inst|fN fN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { CPU:inst|fN {} fN {} } { 0.000ns 2.280ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 15:09:07 2023 " "Info: Processing ended: Thu Jun 08 15:09:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
