// Seed: 1593313914
module module_0 ();
  wire id_1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output logic id_0,
    inout tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8
    , id_20,
    output tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    output wand id_15,
    output tri1 id_16,
    input supply1 id_17,
    output wand id_18
);
  wire id_21;
  always begin : LABEL_0
    id_0 <= ^id_5;
  end
  assign id_9 = 1'b0;
  module_0 modCall_1 ();
endmodule
