<p><style>[data-colorid=j753vzbgc2]{color:#36b37e} html[data-color-mode=dark] [data-colorid=j753vzbgc2]{color:#4cc994}</style>Week ending <time datetime="2023-02-24" class="date-past">24 Feb 2023</time> </p><ul><li><p>Off on Holiday &amp; PTO on Monday and Friday of this week. </p></li><li><p /></li><li><p>RTL updates: </p><ul><li><p /></li><li><p /></li></ul></li></ul><p>Week ending <time datetime="2023-02-17" class="date-past">17 Feb 2023</time> </p><ul><li><p /></li><li><p>RTL updates: </p><ul><li><p /></li></ul></li></ul><p>Week ending <time datetime="2023-02-10" class="date-past">10 Feb 2023</time> </p><ul><li><p>Attended weekly status and sync up meetings with engineering team. </p></li><li><p>Discussed with Troy on Cadence Joule power tool. Slides and presentation can be done soon, will create meeting soon. </p></li><li><p>Met with Mark Woods in discussing Trace Capture/Ncore, and helping point to appropriate designers on implementation questions to assist. </p></li><li><p>Met with Marc Cote on discussing latest FUSA/ASIL issues that we will need to work on/towards in achieving certification. Not only for 3.4 but begining the flow for 3.6.</p></li><li><p>Continued working on completing DMI code coverage on config6 &amp; config7_snps0. </p><ul><li><p>Latest config7_snps0 has lower than expected coverage, investigating. </p></li></ul></li><li><p>Began shifting work/priorities to begin tasks of closing on design tasks. </p><ul><li><p>NCOR-199: Following through with checkin to provide release to ME by Eric H. </p></li><li><p>NCOR-200: bubble in multicache access model runs, Santhosh needs to run with CSR bit to ensure issue no longer seen. </p></li><li><p>Awaiting timing results from ME. </p></li></ul></li><li><p>DMI timing results from Troy. Making progress with layout, working on various experiements to continue to address issues being seen. LAtest reslults are: <span data-colorid="j753vzbgc2">dmi_a (-68 f2f, -116 f2m)</span></p></li><li><p>Continued closing Tachl and Code Coverage. </p><ul><li><p>Tachl is almost complete. Need two files to close on function coverage to meet design goals. </p></li><li><p>Code coverage continues to make progress. IOAIU, CHIAIU, LEGATO need most work at the moment. </p></li></ul></li><li><p>RTL updates: </p><ul><li><p>CONC-10887 debug: DV issue determined with bad stimulus. </p></li><li><p>CONC-11356: implementing logic change needed to gate off debug APB port with debug/bist enable PIN. Logic in place and ready to check in. Need co-ordination with MAES-5745 to complete task.</p></li><li><p>CONC-9571: engineering register update follow up. Provided info requested and need to update spec with details. Will file architecture jira. </p></li></ul></li></ul><p><time datetime="2023-02-01" class="date-past">01 Feb 2023</time> </p><ul><li><p>Attended weekly design status sync up with team. </p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Slowly adjusting and determining scope of what work remains after Akarsh left. </p></li><li><p>Received top-level code coverage report spreadsheet from Saad from 3.2 and applied latest results to reflect ncore 3.4 latest numbers. Updating as updates are being made to ncore units running code coverage. </p></li><li><p>Working on DMI code coverage databases to obtain shortest runtimes to obtain appropriate code coverage numbers. config1 can use i=5, however others still need i=10 and label=all because of error tests. </p></li><li><p>RTL updates: </p><ul><li><p>CONC-7016:old Jira to address atomic error issue. currently added logic to detect this type of error, thats all this push updated. Debugged/verified visually with testcase. </p></li><li><p>CONC-11372: Filed to architects to update error micro-arch with details for 7016. </p></li></ul></li></ul><p><time datetime="2023-01-25" class="date-past">25 Jan 2023</time> </p><ul><li><p>Attended Siemens discussion and lunch to go over latest developments of tool and express concerns of any outstanding issues. Also their Formal tool discussion and slides. </p></li><li><p>Attended weekly design status sync up with team. </p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Sat down with DV to discuss DMI r/w AXI transaction flows with Vikram. Hoping to get a better understanding to be able to add appropriate checks for fsys scoreboard. </p></li><li><p>Created script inspired by Benjamin to work on updating proper code coverage details for DMI.</p></li><li><p>Updated code coverage parameter details with latest params and added mobile eye config as well. </p></li><li><p>RTL updates: </p><ul><li><p>Pushed update to add DtwDbg request/response pipestage for timing within DMI. Enabled by default. </p></li><li><p>CONC-11304: debugged and determined was a stimulus issue, however determined there was an old assert that is no longer applicable. Removed it, but then decided to place it back to hopefully be able to catch any bad stimulus that may occur. ncore3 no longer has requirements of byte enables at DMI</p></li><li><p>CONC-11318: filed to DV for code coverage hole.</p></li><li><p>CONC-11319: filed to tools for running runsim and hard coded seeds. If running multiple iterations, runsim must ignore seed and use random instead of running same test with same seed. </p></li><li><p>CONC-11016: discussion topic Jira on possible adding a dependency of DTW and RBR requests. Just a discussion Jira to understand perhaps RBR is no longer needed. No current plan to change anything there. </p></li><li><p>CONC-11356: Jira used to track gating of debug apb port with FUSA enable Pin. </p></li></ul></li></ul><p><time datetime="2023-01-18" class="date-past">18 Jan 2023</time> </p><ul><li><p>Out sick on Friday 1/13. Worked few days from home to recover. </p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended weekly Design team sync up meetings.</p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Finished running code coverage on 1/5 database for remaining configurations, updating confluence page with appropriate details over the weekend. All results now use proper VOPT command and 1/5/23 RTL database. </p><ul><li><p>Continue working through remaining configurations to close out on coverage. </p></li></ul></li><li><p>RTL updates: </p><ul><li><p>CONC-11230: pushed fix that returns proper exokay status for error resp=2&rsquo;b11 (DECERR) case. </p></li><li><p>CONC-11263: pushed timing fix for RTT lookup. Do it upon read data fifo push instead pop. </p></li></ul></li></ul><p><time datetime="2023-01-11" class="date-past">11 Jan 2023</time> </p><ul><li><p>Attended company meeting to annonuce recent company acquisition.</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Met with Benjamin to discuss latest 3.4 architecture. Updating with recent updates for QoS, read data buffer, skid buffer, etc. Made updates to Document and will continue effort and update action items from dicsussions. </p></li><li><p>Held syncup with Troy on latest config10 timing results. Trying to understand why latest runs are now so much worse after making some great improvements from 12/5 timing runs. What changed? No logic! </p></li><li><p>Running code coverage to get the latest results I ran into an issue. </p><ul><li><p>Recent jenkins issues and delays have caused code coverage runs to take over 2 days to run config5/6 regressions! This is forcing me to try running them locally for now to avoid these unacceptable runtimes. </p></li></ul></li><li><p>RTL updates: </p><ul><li><p>Reviewed config5 code coverage results and pushed updates to get numbers back to meeting design goals. Issue was due to recent changes in params for meeting tachl coverage &amp; new +acc=n VOPT param being passed.</p></li><li><p>Pushed recent issue that was observed in FUSA debug/bist enable pin. The pin was being synchronized using 2 flip flops and not the dffr_sync macro. </p></li></ul></li></ul><p><time datetime="2023-01-04" class="date-past">04 Jan 2023</time> </p><ul><li><p>Out of the office on Christmas PTO Wed(28)-Mon(2)</p></li><li><p>Caught up with HR tasks &amp; emails. </p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Examined NXP timing reports only to feel something is wrong with layout/run. Do not believe it is something real at the moment. </p></li><li><p>RTL updates: </p><ul><li><p>CONC-10161: debugged a bit and determined tool issue with simulator in how forces are not captured by flops. </p></li></ul></li></ul><p><time datetime="2022-12-28" class="date-past">28 Dec 2022</time> </p><ul><li><p>Out of the office entire week on Christmas PTO Wed(22)-Tues(27)</p></li></ul><p><time datetime="2022-12-21" class="date-past">21 Dec 2022</time>  </p><ul><li><p>Out of the office on Christmas PTO Mon(19)-Wed(21)</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended DMI performance sync up for quick update of QoS features/changes for Ncore3+</p></li><li><p>Attended CCP interface knowledge transfer presentation by Boon to the design/verification team. </p></li><li><p>Began some DMI diagram conversions from DrawIO to Visio. </p><ul><li><p>Created DMI RTT timing fix diagram for documenting.</p></li></ul></li><li><p>Worked/debugged scratch pad test fail with DV to provide fix to help scoreboard. </p></li><li><p>RTL updates: </p><ul><li><p>n/a</p></li></ul></li></ul><p><time datetime="2022-12-14" class="date-past">14 Dec 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended DMI timing sync-ups with Troy and team on reviewing results, suggesting timing fixes, etc. </p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Began working with Benjamin on syncing up with DMI 3.4 micro-arch. Will begin updating to include latest enhancements into one document. </p><ul><li><p>Merging QoS, read buffer addition, Trace capture changes, etc.</p></li></ul></li><li><p>Worked with Dell on handling issues with broken monitor received, debugged and put in request to get replacement. </p></li><li><p>Made RTL change to help RTT lookup timing paths that have been seen after making WTT allocation changes. This should really help timing for DMI and is fairly safe. Only 1 cycle latency added for all MISS reads requests. </p><ul><li><p>Change made and provided to Troy for analysis. </p></li><li><p>Regression and simulations have been run multiple iterations. Change is low-risk</p></li></ul></li><li><p>RTL updates: </p><ul><li><p>Pushed in DV update to accept coveropt VOPT in js scripts.</p></li><li><p>Updated code coverage json files to update/add any new waivers after getting new coverage numbers from simulations. Will update confluence page soon with results. </p><ul><li><p>config7_snps0 is all that remains to be completed. </p></li></ul></li></ul></li></ul><p><time datetime="2022-12-07" class="date-past">07 Dec 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Attended 401k money presentation by HR. </p></li><li><p>Attended final library element review by team. </p></li><li><p>In Tachl coverage updates, ensure latest document DMI parameter limits are in sync. </p></li><li><p>Had design team visitors this week in the office. Various discussions regarding latest DMI timing and possible solutions. </p><ol start="1"><li><p>One solution to address CCP to WTT idtracker is to pipe id tracker update, implemented and proven to work. Awaiting more simulations before feeling confident.</p></li><li><p>Disabled bypass path of read_data_fifo for read_data_fifo to RTT lookup path. Awaiting results. </p></li><li><p>3rd safer fix to alleviate latest flop2flop paths is to move the RTT lookup before the read_data_fifo &amp; pipe the results of the lookup. </p><ul><li><p>Awaiting results of first 2</p></li></ul></li><li><p>Add pipe stage in dmi_resource_control for rd MISS path, to help that path. </p></li></ol></li><li><p>Attended APB debug port dicsussion with team to understand latest concern and possible solution moving forward for issue. Awaiting action items after some discussions from JP/Bernard. </p></li><li><p>Worked with IT on setting up SMTP server for new Austin Printer. </p></li><li><p>RTL updates: </p><ul><li><p>Pushed final Tachl coverage updates, now DMI is at 100% Tachl coverage. </p></li><li><p>Pushed in DV updates to support tie off of FUSA DebugBistEn pin. </p></li></ul></li></ul><p><time datetime="2022-11-30" class="date-past">30 Nov 2022</time> </p><ul><li><p>Short week. Out on holiday 2 days: Thur &amp; Fri of this week. </p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DV weekly sync up with team. </p></li><li><p>Discussed few DMI issues that have come up with working on some timing issues &amp; checking nightly regression failures with Benjamin. </p><ul><li><p>Sparked discussions on evictions/misses and how they make their way down the dmi cache pipe. Possible issue seen of a scratch miss entering the pipe while a Correctable Error is seen is not an issue by visual inspection (protected by ce_nack signal). </p></li><li><p>Discussed timing fix and will get a timing run experiment on his &lsquo;eviction&rsquo; correction. </p></li><li><p>Still need to see if our fix for the DMI cache pipe is plausible. Definitely not for RC. Will work on beginning a possible branch for these updates. </p></li></ul></li><li><p>Setup new employees with equipment and logistics as well as IT support for some security requests from Dan &amp; Bhavin. </p></li><li><p>RTL updates: </p><ul><li><p>Pushed initial changes for Tachl coverage. Added ncore_3p4 tag to relevant waivers for 3.4. </p><ul><li><p>May need to update configs to hit final two areas needed, width of mpf1 &amp; 128/256 nDmiRbCredits config. </p></li></ul></li></ul></li></ul><p><time datetime="2022-11-23" class="date-past">23 Nov 2022</time> </p><ul><li><p>Out a day with Flu, was working from home other days recovering. </p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended company Thanksgiving Holiday lunch. </p></li><li><p>Attended LEgato block review of rate adapters.</p></li><li><p>Continued a bit more investigation on DMI timing path. Continues to be dangerous and risky change that has not proven to resolve timing completely. There is another path originating from evictions that will also come into play, Benjamin has been examining but still has issues/fails. </p><ul><li><p>High risk</p></li></ul></li><li><p>Continued working on code coverage issue with tool. Unable to get clear performance enhancements however two valid workarounds exist. Both of the following VOPT additions will remove the optimized lines of code, which means that on average &lsquo;expression&rsquo; coverage numbers have decreased!! </p><ul><li><p>&ldquo;+acc=n&rdquo; </p></li><li><p>&ldquo;-coveropt 1&rdquo;</p></li></ul></li></ul><p><time datetime="2022-11-16" class="date-past">16 Nov 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended IOAIU testplan by DV team. </p></li><li><p>Attended DMI timing analysis meetings discussing latest timing issues being seen. Proposed solutions. </p></li><li><p>Attended DMI readiness for RC release. </p></li><li><p>Attended Company Meeting. </p></li><li><p>Attended symphony and library element review. </p></li><li><p>Began working with Siemens team on code coverage issues. </p><ul><li><p>Existing issue with csr and branch conditions</p></li><li><p>Optimization issue discovered by Benjamin which may be a more serious issue, working with team to have a workaround. Some lines have no coverage information available due to some tool optimzations. </p></li></ul></li><li><p>Determined inital fix to resolve WTT id allocation timing paths is no longer possible and not feasible. </p></li><li><p>Debugged some Jira issues regarding atomics/exclusives only to determine they are DV issues. No new RTL issues seen. </p></li></ul><p><time datetime="2022-11-09" class="date-past">09 Nov 2022</time> </p><ul><li><p>Out on PTO 3 days this week, Friday/Monday/Tuesday.</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Continuing work on Tachl Coverge, accumulating missing configurations needed. </p><ul><li><p>Added rd buffer memory instantiation, various new waivers, need memory instance with no protection. </p></li></ul></li><li><p>Identified some key DMI timing paths and working on possible solutions. Currently leaving me with an issue with how transactions are gated off by CE/UCE errors from cache to WTT id allocation.</p></li></ul><p><time datetime="2022-11-02" class="date-past">02 Nov 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Part 2 of DMI 3.4 legacy testplan review.</p></li><li><p>Attended FSYS test plan review with team, 2 parts.</p></li><li><p>Attended gem5 talk and demonstation by Gabriel. </p></li><li><p>Discussed adaptive exclusion integration in questa for code coverage. </p><ul><li><p>Seems that addition of tool and integration would benefit some aspects of code coverage. Would require some updates to tool flow first. </p></li><li><p>Setup follow up discussion just with Suman and had to postpone due to other tasks. Will setup something next week. Need to determine impact of running with new vopts and how to utilize coverage reports/dofiles. </p></li></ul></li><li><p>Visited prospecting new office building with Austin team &amp; lunch to get a feel for the new space and building. </p></li><li><p>Will send out updates for Tachl/Code coverage confluence page in order to begin for all Ncore units. Will use DMI as model since we have been already begun making numerous changes. </p></li><li><p>Debugged some jiras for DV and determined that issue was scoreboard and with how expects were generated in the DTR request when CHIAIU sends addresses that are mis-aligned. </p></li><li><p>RTL updates:</p><ul><li><p>Found issue with runsim script and how it runs Tachl coverage. It was not properly picking up the Unit ignore.json file as expected. Will work with Kavish on making changes to ensure this is resolved. </p></li><li><p>Pushed RTL updates for latest Tachl coverage waivers needed for 3.4. </p></li><li><p>Pushed changes for CONC-10696: requires duplicating clock gater cells for indivual DMI sub-modules. </p></li></ul></li></ul><p><time datetime="2022-10-26" class="date-past">26 Oct 2022</time> </p><ul><li><p>Took Friday Oct 21 off on PTO. </p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended design team talk with Laurent &amp; team visit/lunch with Campbell team visitors.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Part 1 of DMI 3.4 legacy testplan review. </p></li><li><p>Began latest analysis of 3.4 TACHL coverage results for DMI with team. Need to have proper confluence page updates. Went through changes needed to remove find_pat warnings observed. </p></li><li><p>RTL updates:</p><ul><li><p>CONC-10232: Worked with Dan on testing and pushing relevant changes needed for updating ncore CPR files for support of the new en_debug_bist PIN. </p></li><li><p>Began working on CONC-10696: requires duplicating clock gater cells for indivual DMI sub-modules. </p><ul><li><p>Setup environment to run LEC. Finding issues I made &amp; running into debug sessions within the tool</p></li></ul></li></ul></li></ul><p><time datetime="2022-10-19" class="date-past">19 Oct 2022</time> </p><ul><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DMI sync up with team to discuss latest issues seen. Mostly typo fixes on my part. </p></li><li><p>Began working and examining code coverage on new DMI mobile eye configuration. </p><ul><li><p>Pushed new code coverage waiver json file to meet code coverage goals. </p></li></ul></li><li><p>Ran TACHL coverage on latest 3.4 database. Will work through waivers individually to achieve proper coverage including mobile eye. </p></li><li><p>RTL updates:</p><ul><li><p>Pushed minor update to fifo_bundle.tachl to bring out use_Fastread parameter.</p></li><li><p>Pushed update to dmi_tt.tachl to fix typo with assert pragma statements when Qos was NOT enabled. </p></li><li><p>CONC-10667: Ensuring NRU update occurs properly and as specified. Confirmed and walked through with Benjamin to ensure. </p></li></ul></li></ul><p><time datetime="2022-10-12" class="date-past">12 Oct 2022</time> </p><ul><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DMI performance team sync up to discuss latest Qos results and data. </p></li><li><p>Attended DMI 3.4 testplan review for mobile eye features with team. </p></li><li><p>Attended second part of library elements walk-through by John and team. </p></li><li><p>Austin office issues: </p><ul><li><p>Continued coordinating new Printer installation and awaiting new brackets for the WAP installation.</p></li></ul></li><li><p>Held discussions and meeting with Perf team on how partial writes are implemented within DMI. Perf team has to update model to take model how secondary/primary DTWs are sent to DMI for these transactions. </p></li><li><p>RTL updates:</p><ul><li><p>Made updates to DMI micro-arch to clarify how arbitration is done with mergeMrd transactions in a no-cache system. </p></li><li><p>CONC-10607: debugged atomic issue to verify it was SB and not RTL. Passed back to DV to update SB and how it clears entries from the RTT. </p></li></ul></li></ul><p><time datetime="2022-10-05" class="date-past">05 Oct 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DMI floorplan discussion with Troy and team. </p></li><li><p>Attended first part of library elements walk-through by John and team. </p></li><li><p>Austin office issues: </p><ul><li><p>Helped co-ordinate WAP installation of office. New WAPs did NOT come with mounting brackets and therefore technician did not hang them properly. He installed them and placed them in the right locations, however he just placed them above the ceiling tiles for now. Worked with IT to get proper mounts ordered and will await another day to have them come and install properly. </p></li></ul></li><li><p>Held discussions with Benjamin discussing possible optimization of buffer entries of mrd resp mux. Understanding how transactions flow through protocol module and if we can make optimizations to help clean up some linting issues he discovered. </p></li><li><p>Worked with Darshan on providing information needed for resolving some DMI perf mon issues. allocation of RTT/WTT needed proper qualification with valid to avoid false counts. </p></li><li><p>RTL updates:</p><ul><li><p>CONC-10232: working with Dan on getting maestro cleaned up to test newly added PIN. </p></li><li><p>CONC-5672: continued working on implementation only to determine that feature is actually non-trivial and should be post poned. Change would require changing dmi no cache implementation to a pipe stage, thus causing possibility for bugs to arrise. </p></li></ul></li></ul><p><time datetime="2022-09-28" class="date-past">28 Sep 2022</time> </p><ul><li><p>Attended All Hands Austin Meeting &amp; lunch with Charlie during his Austin visit. </p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Austin office issues: </p><ul><li><p>Fire inspection showed that we have violations in how we use extension cords. They are no longer allowed under new chief. Thus we have to only plus in power strips/surge protectors into any outlet within our building. Checked inventory and order appropriate sized cords for office. </p></li><li><p>Worked with Daniel and Bhavin on setting up new WAP devices for the office. Hooking things up, testing connections, configurations, etc. Will have them installed next week. </p></li></ul></li><li><p>Created initial 3.4 TACHL confluence page that will soon be updated with appropriate links.</p></li><li><p>RTL updates:</p><ul><li><p>CONC-10506: Resolved Lint issues being seen with perf master trigger update. Updates needed on DMI, DII, DCE. Boon updated fix for CHIAIU &amp; DVE. </p></li><li><p>CONC-10516: Debugged fsys DMI related fail. Did initial analysis and determined it was an existing issue with sharer promotion. Sent back to Naveen to track as fix in IOAIU gets implemented. </p></li><li><p>CONC-5672: Few updates made in response to if will implement fix. Awaiting 3.4 review. </p></li></ul></li></ul><p><time datetime="2022-09-21" class="date-past">21 Sep 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Held follow up status on tag/data pipe CCP slow sram timing fixes with Benjamin and Xiaojue. Benjamin has created CONC-10486/10487 to track and included branch to help checkin changes/modifications, etc. </p><ul><li><p>Replay conditions and pipe changes see some minimal changes being necessary. 3 week effort possible here. </p></li></ul></li><li><p>Documented possible solution for HOL blocking issue being seen in non-Cache DMI systems. </p></li><li><p>RTL updates:</p><ul><li><p>CONC-5672: updated/created solution and document with details on proposal.</p></li><li><p>CONC-7016: Created documentation/PPT detailing changes being made, pushed another update with a typo cleanup. </p></li></ul></li></ul><p><time datetime="2022-09-14" class="date-past">14 Sep 2022</time> </p><ul><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Company status meeting discussing latest partnership with Arm.</p></li><li><p>Attended Weekly U-Arch design team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended DMI performance team sync up. </p></li><li><p>Held DMI slow sram discussion with Benjamin and Xiaojue on possible changes needed in the DMI cache pipe for this change. Discussed her latest status and possible changes needed. </p></li><li><p>Added confluence DMI 3.4 micro-arch document initial version. It is based on latest 3.2.x updates along with various action item updates from the 3.2 micro arch review. </p></li><li><p>RTL updates:</p><ul><li><p>Reverted previous changes regarding changes to DMI configs and AxID widths. Related to maes-5126 change. </p></li><li><p>No Jira filed but pushed Linting fix needed with new changes for debug/bist enable logic added. </p></li><li><p>Created CONC-10430: U-arch updated needed to address change to how exclusive transactions pass LPID/FunitID through the axID field. </p></li><li><p>CONC-7016: Sent request on how to proceed with implementation change. Logic updates have been already made on a side model and await checkin. Worked on logic changes needed, with documentation on how it was implemented. </p></li></ul></li></ul><p><time datetime="2022-09-07" class="date-past">07 Sep 2022</time> </p><ul><li><p>Off Monday for Labor Day</p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by team. </p></li><li><p>Began some interaction with HQ and helping by being point of contact for Austin site related enhancements/changes. </p></li><li><p>Held DMI 3.2 micro-arch presentation. Went over high level implementation details of DMI by going over micro-architecture document with updated diagrams and descriptions. </p><ul><li><p>Few action items from review. </p><ul><li><p>Update table with fifo depths</p></li><li><p>Clean up CPR section &amp; Error section with proper references</p></li><li><p>Clarification details on SMI networks/SRAMS</p></li></ul></li></ul></li><li><p>RTL updates:</p><ul><li><p>CONC-10295: New issue to resolve LPID/FunitID passing for exclusive transactions within DMI. In progress, need to confirm change and before implementing. </p></li><li><p>CONC-7016: need to await decision from DV to decide which way to implement.</p></li></ul></li></ul><p><time datetime="2022-08-31" class="date-past">31 Aug 2022</time> </p><ul><li><p>Attended Siemens Verification Seminar off site on Thur</p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Software credit management &amp;  skid buffer verification review.</p></li><li><p>Attended DV test plan review for beta 3.0 features. </p></li><li><p>Attended virtual coffee with Architects session to discuss the latest roadmap proposals for ncore. </p></li><li><p>Attended combined performance counter testplan review by team. </p></li><li><p>Attended Lunch and presentation by Paul Alpern to discuss various items regarding the Austin office or legal concerns. </p></li><li><p>Held discussions with team on determining CHI/SMC/CHI latency numbers for various reports. </p></li><li><p>Received questions regarding how DMI packs the axi ID regarding exclusive transactions. It was found that the DMI has an issue truncating the wrong field when the AxID width is smaller that AIU axID. MAES-5126 is related to issue. Need to make changes in RTL to resolve issues, Jira will be filed. </p></li><li><p>Received VISIO license and began to explore diagrams. Not as easy to use but will begin to convert existing diagrams when we are given the ok to do so. </p></li><li><p>RTL updates:</p><ul><li><p>Pushed in updates to resolve linting issues with the read data buffer logic. Was missing reporting the sram error signals to the CSR &amp; fault checker. </p></li><li><p>Continued CONC-10232 regarding FUSA update that requires a new pin to gate BIST and Debug/Trace from software accidental updates. </p><ul><li><p>Added timing characteristics of pin (making is asynchronous). Added synchronization flops to logic.</p></li><li><p>Added assert to check while enable==0&hellip; we never see any CSR enable asserted. Ensuring gating occurs properly. </p></li></ul></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-08-24" class="date-past">24 Aug 2022</time> </p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Engineering hands on meeting to learn of Roger leaving next week. </p></li><li><p>Attended 3.4 timing meeting to go over a few latest results from DMI timing (Troys runs) Still have paths hoovering around the -130 paths. </p></li><li><p>Attended ncore emulation presentation.</p></li><li><p>Attended latency feature code review by Ronak/Darshan.</p></li><li><p>Debugged with DV/Hardy on latest nightly fails. Shown to be non-RTL however helping in understanding behavior </p></li><li><p>Began migrating latest DMI figures to DMI micro-arch because updates I made are lost! </p></li><li><p>RTL updates:</p><ul><li><p>Pushed update to resolve git push problem where a timing clock gating sram update was lost. </p></li><li><p>Created CONC-10232 to track change needed for FUSA update that requires a new pin to gate BIST and Debug/Trace from software accidental updates. </p><ul><li><p>Makes changes to DMI, DII, IOAIU, ChIAIU &amp; FSC</p></li><li><p>Created and uploaded document for FUSA micro arch change.</p></li></ul></li><li><p>CONC-9858: updated DMI to report timeout error to fault checker. </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-08-17" class="date-past">17 Aug 2022</time> </p><ul><li><p>Out on PTO Monday. </p></li><li><p>Attended Arteris Company Meeting. </p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended DMI Performance sync up with team to dicsuss outstanding performance related topics. </p></li><li><p>Attended Software credit management u-arch discussion and meeting. </p></li><li><p>CONC-7016 work: Debugged what behavior and generated testcase to cause an Atomic Error and defined current behavior while discussing how to resolve the issue. Test new error with scratch Pad enabled as well. Proposed 2 options that need to be decided on to implement.</p></li><li><p>Discovered issue where DMI micro-arch is stating we capture address for wrong target ID error, however we do not. After further investigation it was noted that we do NOT capture ADDR on purpose and just needed to update the DMI micro-arch. Error micro-arch already is updated properly. </p></li><li><p>Began working on 3.4 DMI micro-arch document for read data buffer implementation. </p></li><li><p>RTL updates:</p><ul><li><p>MAES-5083: created new maestro Jira to add new feature needed to be implemented. </p></li><li><p>Pushed syntax fix for read data buffer memory issues seen during synthesis elaboration. </p></li><li><p>Pushed updates to 3.4 database to enabled read data interleaving on configurations: config1, config6, config8. Chosen to pick configurations with various relevant params. (RTT entry, data bus size, cache/nocache) </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-08-10" class="date-past">10 Aug 2022</time> </p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Advanced Git Training course presented by Michael.</p></li><li><p>Created various DMI 3.4 databases to kick off various synthesis results. Built 6 different RTL envs to run synthesis on. Shivakumar is running NXP configs and Troy is running CFG10LITE configs. Waiting results.</p><ul><li><p>NXP Config: Base</p></li><li><p>NXP Config: Remove CMDReq,MRDReq,DTRReq concerto mux pipe stages. </p></li><li><p>NXP Config: Instantiate Read Data Buffer. </p></li><li><p>HW_CFG_10_LITE: Base</p></li><li><p>HW_CFG_10_LITE: Remove CMDReq,MRDReq,DTRReq concerto mux pipe stages. </p></li><li><p>HW_CFG_10_LITE: Instantiate Read Data Buffer. </p></li></ul></li><li><p>Examining a few nightly regression FAILS being seen on 3.4 related to DMI. Ensure no new issues are being observed.</p></li><li><p>Investigated and reviewed functional safety addition of &ldquo;safe_mode&rdquo; pin that needs to be added to ncore units to control Trace Capture logic &amp; BIST logic. Need to understand how we control and use BIST logic since it is mostly controlled by the customer. </p></li><li><p>RTL updates:</p><ul><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-08-03" class="date-past">03 Aug 2022</time> </p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended DMI 4.0 scoping discussion with DMI team. Initial discussions on existing 4.0 architecture and how much can be leveraged. Appears to be that it will mostly be a re-write of the DMI, with reuse of key components or building blocks, but overall much different than 3.x. Need to read through 4.0 documents </p></li><li><p>Held DMI 3.4 read data interleaving dicusssion with Naveen/Hardy on what needs to be verified and scope. Reviewed change and how to approach verification of feature. </p></li><li><p>Attended code review of CHI-AIU software credit management updates for 3.4 by Darshan. </p></li><li><p>Created new DMI 3.4 Configuration Parameter confluence since some new params or existing params have changed for dmi 3.4. </p></li><li><p>RTL updates:</p><ul><li><p>Reviewed some DMI 3.4 RTL jiras that need direction/update to move forward. Old and stale that need attention to resolve.  </p><ul><li><p>CONC-7016: atomic error dropping causing issue with SB</p></li><li><p>CONC-7616: closed, no RTL issue needed, must have LookupEn==1 for maint ops. </p></li></ul></li><li><p>CONC-9985: Had to re-open and provide a proper solution of issue. Coherent and non-coherent traffic can collide and knob was included to handle SB issues. </p></li><li><p>CONC-10133: Assert firing in synopsys testing. Debugged to an issue where there are X&rsquo;s being driven on the r valid field, which is not  correct. </p></li><li><p>CONC-10121: Helped Eric debug issue to determine where hang was occurring, not within DMI but within an CHI AIU. </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-07-27" class="date-past">27 Jul 2022</time> </p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Ncore 4.0 scoping meetings/discussions with team. </p></li><li><p>Worked on running zero wire load synthesis on DMI 3.4 latest for hw_config10_lite. Spent time setting up env only to have issues. Not high priority but needs to be addressed to help in reviewing various timing paths being reported in Troys reports. </p></li><li><p>RTL updates:</p><ul><li><p>CONC-7016: old PMA issue for DMI 3.4 where Q-channel is being asserted but atomic occurs with LookupEn==0. Message is dropped but TB thinks it still remains in the Transaction Trackers. </p></li><li><p>CONC-9191: Debugged issue to see why assertions firing. Issue was due to DV error testing in error injection. Worked with Hardy on providing possible solutions. </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-07-20" class="date-past">20 Jul 2022</time> </p><ul><li><p>Attended quarterly team luncheon. </p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Spent some time examining potential changes/enhancements for post 3.4 changes. </p><ul><li><p>Trace/Debug aligning to new changes. </p></li><li><p>FSC support possibly needed in asserting interrupts? Need to examine further. </p></li></ul></li><li><p>RTL updates:</p><ul><li><p>Checked in changes into 3.4 database for DV support for the usage of the DMI read data buffer addition and support. Changes to CPR &amp; Top level. </p></li><li><p>CONC-5672: HOL blocking in no-cache DMI when transactions collide with WTT/RTT. Examining possible fixes to determine if fix will be included in beta3 release. </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-07-13" class="date-past">13 Jul 2022</time> </p><ul><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Watched 2 part GIT training videos that happened during my vacation. </p></li><li><p>Attended ncore 3.2.1 DMI/DII release sync up for outstanding issues holding up release. </p></li><li><p>Sync up with Benjamin on discussing latest DMI 3.4 changes regarding skid buffers and how they deal with thresholds or ordering. Considering changes that would separate rd/wr types to not have one block the other when starvation is activated. </p></li><li><p>Looking at a few other ME fsys tests that have some DMI sb fails. </p></li><li><p>RTL updates:</p><ul><li><p>CONC-9985: Debugged a multi-port fsys DMI sb fail. Determined an issue with address range being programmed as both coherent and non-coherent. </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-07-06" class="date-past">06 Jul 2022</time> </p><ul><li><p>Off Mon 4th of July on Holiday.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Held discussions with DV on latest DMI coverage reports/numbers. Determined one of the reports was incorrect. Did an analysis on config5 to determine if 3.2.1 logic is being covered. </p></li><li><p>Attended various sync ups to discuss latest 3.2.1 issues that need to addressed, closed. </p></li><li><p>RTL updates:</p><ul><li><p>MAES-4884: Confirmed issue was resolved, CLOSED jira. </p></li><li><p>MAES-4885: Confirmed feature was added, CLOSED jira.  </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-06-29" class="date-past">29 Jun 2022</time> </p><ul><li><p>Out off office on vacation Wed-Fri, then out Mon-Tues on sick day. </p></li></ul><p><time datetime="2022-06-22" class="date-past">22 Jun 2022</time> </p><ul><li><p>Out off office Mon - Wed</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended 2 day presentations for Questa Formal verification tool suite. </p></li><li><p>Held more discussions with Xiaojue and Benjamin on tagMem slow memory fix. Need to get results of Benjamin&rsquo;s latest experiment first before moving on. </p></li><li><p>RTL updates:</p><ul><li><p>MAES-4884: Filed new issue for use of existing &ldquo;useMemRspIntrlv&rdquo; </p></li><li><p>MAES-4885: Filed new issue to support addition of new rdDataMem memory object needed for read data buffer implementation. </p></li><li><p>CON-9847: possible wrap issue with 128bit IOAIU to 256bit DMI. Currently not able to replicate and existing fsdb waves do not show an issue. Need more feedback from Mohan and customer. </p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-06-15" class="date-past">15 Jun 2022</time> </p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Held discussion with Xiaojue and Benjamin going through some flow of DMI transactions as they move through the DMI. Understanding how ordering is checked, collisions, etc. </p></li><li><p>Began reading and examining ARMs coresight architecture and documentation. Request was to analyze effort to become Coresight compliant, however change request was denied for Ncore3.4beta3.0 so this will not be implemented currently.</p></li><li><p>RTL updates:</p><ul><li><p>Made change to IOAIU, CHIAIU &amp; DII CPR files to enable a pipe stage for DtwDbg Response concerto message within the concerto mux. There was timing issues showing up on 3.4 reports. Pushed update to both ncore3.2.x &amp; ncore3.4 repositories.</p></li><li><p>CONC-9815: Discovered during analysis of how NC traffic uses NS bit as part of address to determine cache hit. Seems real issue but just means we are extra secure on case where NS=0 is stored in cache. Under more investigation and may require errata.</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-06-08" class="date-past">08 Jun 2022</time>&nbsp;</p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended software credit management arch review.&nbsp;</p></li><li><p>Attended APB async adapter code review by John.&nbsp;</p></li><li><p>Attended SMI async adapter code review by John.&nbsp;</p></li><li><p>Attended NXP slow SRAM discussion by Hunglin discussing possibilty of a ncore3.3 release needed, adding a new pipe stage in SRAM logic. NEed to evaluate scope of work.&nbsp;</p></li><li><p>Reviewed possible timing fix/change for 3.2.x on DMI for tagmem. Testing and BEnjamin has checked in.&nbsp;</p></li><li><p>Held arch &amp; code review for ncore3.4 beta3 enhancement of adding read data buffer logic.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Continued reviewing latest waves from Junie to document/identify latency through latest 3.2 DMI.&nbsp;</p></li><li><p>Worked with Arth/Rajat in debugging/examining performance test in descrepancies over bandwidth. Ended up debugging it to and just an issue with stimulus, CHI AIUs were producing cacheable instructions.&nbsp;</p></li><li><p>Migrated ICG clock regen enable timing fix for DMI from 3.2.x database into 3.4 database.&nbsp;</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-06-01" class="date-past">01 Jun 2022</time>&nbsp;</p><ul><li><p>Off Monday on Holiday.&nbsp;</p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended NXP CTS timing results meeting/review.&nbsp;</p><ul><li><p>Identified CCP tag to tag mem path we need to examine.&nbsp;</p></li></ul></li><li><p>Attended nRate_Adapter code review by John.&nbsp;</p></li><li><p>Updated and created small PPT to provide details of read data buffer implementation.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Identified ICG clock change regarding clock gen enable/mem enable made on 3.2.x are not migrated to 3.4.&nbsp;&nbsp;</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-05-25" class="date-past">25 May 2022</time>&nbsp;</p><ul><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Holding daily DMI u-arch discussions with Benjamin going through micro-arch &amp; determining areas to improve/enhance.&nbsp;</p></li><li><p>Attended TechTalk about Arteris safety certification update.&nbsp;</p></li><li><p>Attended IOAIU ordering rule testplan review by Hema.&nbsp;</p></li><li><p>Reviewed read buffer implementation with rest of DMI team for initial feedback.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Checked in initial version of read buffer logic into Ncore 3.4 database. Only instantiated if 'useMemRspIntrlv' parameter is set.&nbsp;</p><ul><li><p>Filed CONC-9687: DV task to resolve issue where AXI is not properly implementing read data interleaving. Using hack version to test logic.</p></li></ul></li><li><p>CONC-9676: debugged fsys fail from 3.2 regressions, ended up being DV issue with how the way partitioning setup sequence was being done.&nbsp;</p></li><li><p>CONC-9684: spyglass lint error cleanup caused from read buffer changes checked in for Ncore 3.4 database.&nbsp;</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-05-18" class="date-past">18 May 2022</time>&nbsp;</p><ul><li><p>Off Wed on PTO.</p></li><li><p>Attended Arteris Company meeting.&nbsp;</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Ran current regr regression on config8 and config1 on latest 3.2.x and 3.4 to determine current state of PASS/FAIL tests.</p></li><li><p>RTL updates:</p><ul><li><p>Read data buffer logic has been implemented to the 3.4 DMI database, along with asserts (NOT CHECKED IN). Will check in soon.</p><ul><li><p>Currently having issues actually getting the ncore environment to enable read data interleaving, will work with DV for assistance.&nbsp;</p></li></ul></li><li><p>Pushed updates to 3.2.x and 3.4 databases for some cleanup of verilator linting errors that were present.&nbsp;</p></li><li><p>CONC-9628: RTT num_active fix pushed to both 3.2.x and 3.4 databases.&nbsp;</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-05-11" class="date-past">11 May 2022</time>&nbsp;</p><ul><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended ncore u-arch and deep dive discussing DII component.&nbsp;</p></li><li><p>Attended DMI testplan review with team.&nbsp;</p></li><li><p>Attended company informational meeting and Q&amp;A follow up presentations on stocks,etc.</p></li><li><p>RTL updates:</p><ul><li><p>I have implemented the addition of the read data buffer to the 3.4 DMI database, along with asserts (NOT CHECKED IN). Currently still running them against the current test environment &amp; will then run it with the AXI parameter read_data_interleaving==true.</p><ul><li><p>No new features are needed from DV at this time, eventually will need to update their environment to replicate mobile-eye scenario where downstream AXI share write/read response channels.&nbsp;</p></li></ul></li><li><p>Pushed latest timing fix on DMI: tie off Mem Enable pin to memories to 1'b1 &amp; send actual mem_en signal to drive the enable of a clock gater. Then feed that clock to the clk pin of the memory. This aligns with IOAIU and DCE changes to help in timing.&nbsp;</p><ul><li><p>Updates made on both 3.2.x &amp; 3.4 databases.</p></li></ul></li><li><p>CONC-9628: permon issue with counting of RTT entries. Identified issue and implemented fix &amp; added various assertions to both RTT/WTTs. Testing now.</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-05-04" class="date-past">04 May 2022</time>&nbsp;</p><ul><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended skid buffer implementation change with DMI design team.&nbsp;</p></li><li><p>Attended money management presentation.&nbsp;</p></li><li><p>Attended DVE test plan with team.&nbsp;</p></li><li><p>Attended IOAIU multi port test plan with team.&nbsp;</p></li><li><p>Have made significant progress with the addition of the read data buffer to the DMI for 3.4 database. Implementing logic changes and working on debugging bringup.</p></li><li><p>Debugged through a few 3.2.x regression DMI fails and ensured first they were not failing on 3.2 Rc11. DV team will then re-run them on 3.4 and file jiras if they still fail.</p></li><li><p>RTL updates:</p><ul><li><p>Migrated and pushed final timing fix: eviction &amp; recycle path 3.2.x fixes to the 3.4 database.&nbsp;</p></li><li><p>CONC-9565: unexpected number of DTR beats bug came about and was failing on 3.2, however was debugged and worked through to be DV issue.</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-04-27" class="date-past">27 Apr 2022</time>&nbsp;</p><ul><li><p>Off Friday on PTO.</p></li><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended DMI QoS 3.4 updates discussion with team.&nbsp;</p></li><li><p>Began reviewing issues with DMI deadlock and the need for a read buffer. Researching CONC-7692.&nbsp;</p></li><li><p>Began running verilator on DMI 3.2.x to clean up some warnings that are not being flagged on spyglass &amp; linting checks.</p></li><li><p>RTL updates:</p><ul><li><p>Pushed DMI eviction fix from Boon &amp; my recycle valid fix for timing on 3.2.x, added assertion.&nbsp;</p></li><li><p>Pushed DMI timing changes on certain IO port paths, axi/smi valid/ready signals are now being piped before generating perf events.&nbsp;</p></li><li><p>Pushed all 3.2.x timing related fixes into the ncore 3.4 database.&nbsp;</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-04-20" class="date-past">20 Apr 2022</time>&nbsp;</p><ul><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended ncore u-arch and deep dive discussing legato components.&nbsp;</p></li><li><p>Attended DMI deadlock discussion with team on issue propsed double DCE credit fix. After review of code, not applicable and needed. Needs verification first.&nbsp;</p></li><li><p>Continued running verification tests/scenarios on causing recycle cases on config8. This is proving harder to do when cache is alot bigger.&nbsp;</p></li><li><p>Have begun working with Naveen &amp; Hardy on DMI tests, environment, etc since ownership has been transferred due to Krishna leaving the company.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Pushed in changes on 3.2.x for ICG dmi busy updates.&nbsp;</p></li><li><p>Awaiting to push DMI eviction fix from Boon &amp; my recycle valid fix for timing on 3.2.x, added assertion.&nbsp;</p></li><li><p>CONC-9497: 3.4 branch, fixed assertions that werent guarded with assertOn param.</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-04-13" class="date-past">13 Apr 2022</time>&nbsp;</p><ul><li><p>Attended Daily Design team sync up meetings.</p></li><li><p>Attended Weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended Weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended Weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended multiple DMI-CCP timing path anlysis meetings/discusssions.&nbsp;</p></li><li><p>Held NXP timing analysis meeting with team to discuss top paths.</p></li><li><p>Held 3.2.x timing analysis meeting and other meetings with team to discuss top paths. DMI specific with ICG &amp; CCP.&nbsp;</p></li><li><p>Continued having discussions and working through updates by Benjamin on the NC write buffer.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Worked on DMI ICG path fixes where un-clean active/valid signals are being sent to the EN pin of the clock gater logic. Waiting to push in changes once finally clean from David's FC results.</p></li><li><p>Worked on DMI &quot;recycle&quot; timing fix and ran various tests to ensure it looked clean. Ran a few tests and discovered DV update required. Worked with Krishna to receive updates and regressing changes now. Reviewed update with design team.&nbsp;</p></li><li><p>CONC-4793: (Task) coverpoints needs to be added still PENDING (have already visually seen these combinations hit)</p></li></ul></li></ul><p><time datetime="2022-04-06" class="date-past">06 Apr 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended multiple DMI-CCP timing path anlysis meetings/discusssions.&nbsp;</p></li><li><p>Attended PMON u-arch review.&nbsp;</p></li><li><p>Gathered old emails/discussions on trace capture for Functional Safety meetings.&nbsp;</p></li><li><p>Cleaned up 3.2 DMI and Trace&amp;Debug micro-arch documents to ensure they did not include trace capture 3.2.x duplication removal change.&nbsp;</p></li><li><p>Began working on updates required for DMI deadlock issue CONC-9018. analysis of changes and environment, however recent details from Benjamin have proved that these updates are most likely not needed.&nbsp;</p></li><li><p>Attended multiple DMI-CCP timing path anlysis meetings/discusssions. Analysis of top paths and fixes have been proposed and are being tested and examined.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>Checked in trace capture changes into 3.4 database among all units, DII/DMI/IOAIU/CHIAIU</p></li><li><p>Checked in changes for clock gating timing fix within DMI.&nbsp;</p></li><li><p>CONC-9382: issue on 3.2.x IOAIU connectivity caused by trace capture changes for duplication. Fixed.&nbsp;</p></li><li><p>CONC-4793: coverpoints needs to be added still PENDING</p></li></ul></li></ul><p><time datetime="2022-03-30" class="date-past">30 Mar 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended 1on1 with Roger.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Ncore 3.4 connectivity review by Boon.</p></li><li><p>Attended Ncore design deep-dive, today focusing on CHIAIU block by Boon.</p></li><li><p>Made updates to DMI and TraceDebug micro-arch docs to align with latest changes or bug fixes. Aligning to latest 3.2 enhancements/features.&nbsp;&nbsp;</p></li><li><p>Began work on analyzing DMI latency measurements from Krishna/Junie waveforms. Creating document/table identifying current latency numbers.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>Began working on Trace Capture movement on IOAIU of 3.4 database. Updates passes regression and needs to be checked in.&nbsp;</p></li><li><p>Analyzed DMI clock gating timing issues and determined solution for removing CCP dependencies &amp; added enhancements.&nbsp;</p></li><li><p>CONC-9372: debugged this issue and pin pointed issue was an existing problem with a timing fix within the CCP that was made. Boon has pushed a fix for this.&nbsp;</p></li><li><p>CONC-4793: coverpoints needs to be added still PENDING</p></li></ul></li></ul><p><time datetime="2022-03-23" class="date-past">23 Mar 2022</time>&nbsp;</p><ul><li><p>Off on 3 days PTO for spring break: Wednesday through Friday.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended timing discussions with Shivakumar on experiments and new clock gating issues in NXP timing results.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Working with Benjamin on some debug of various jiras. Discussing fixes, debugging, sharing knowledge to help determine what is going on.&nbsp;</p></li><li><p>Attended discussion for write buffer discussion enhancements for 3.4</p></li><li><p>RTL updates:</p><ul><li><p>Pushed trace_capture updates for 3.2.x on all units, including updates to DV and CPRs, etc.&nbsp; Still need to integrate changes into 3.4 database.&nbsp;</p></li><li><p>CONC-9372: recycle transaction keeps replaying, debugging this new issue.</p></li><li><p>CONC-4793: coverpoints needs to be added still PENDING</p></li></ul></li></ul><p><time datetime="2022-03-16" class="date-past">16 Mar 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended memory generator tool by Troy.&nbsp;</p></li><li><p>Began initial examination of DMI latency numbers from Junie's experiments and waveforms. Numbers higher than expected and need to continue documenting and diagraming pipe stages for all cases.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Completed trace/debug changes required for ncore 3.2.x (RC). Created confluence to document change. Changes pass regressions and are clean. Will wait until next week to checkin since I will be out of the office the remainder of next week.</p></li><li><p>Pushed ncore 3.2.x CCP status register change.&nbsp;</p></li><li><p>CONC-4793: coverpoints needs to be added</p></li><li><p>Helped Benjamin examining latest bug fix with MRD resp mux. Debugging, discussions, etc.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-03-09" class="date-past">09 Mar 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Arteris Company Meeting.&nbsp;</p></li><li><p>Spent good time filling out performance review documents for myself and peer to peers.&nbsp;</p></li><li><p>DMI continues to find issues that we are logging and debugging, ensuring fixes are properly tested.</p></li><li><p>RTL updates:</p><ul><li><p>Began some more work implementing the trace capture move for ncore 3.2.x</p></li><li><p>Began implementing ncore 3.2.x timing change of piping CCP status bits to aid in NXP timing.&nbsp;</p></li><li><p>CONC-9207: Pushed in changes after given greenlight.&nbsp;</p></li><li><p>CONC-9261: debugged with Benjamin and went over issue and solution.&nbsp;</p></li><li><p>CONC-4793: coverpoints needs to be added</p></li><li><p>CONC-9249: Debugged as DV issue, system level test that needed NS bit to be consistent with stimulus when chasing writes with reads.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-03-02" class="date-past">02 Mar 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended 1on1 with Roger.</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Attended review of multiport IOAIU changes by Eric.</p></li><li><p>Attended part3 of Ncore Deepdive discussion by JP.&nbsp;</p></li><li><p>Worked with Benjamin on analysis of a few others issues being brought up by new stimulus &quot;random_scp4&quot;. Debugged new issue cause by an older timing fix to DMI.</p></li><li><p>Code Coverage:&nbsp;<br /></p><ul><li><p>Completed addition of required RTL waivers to achieve code coverage goals. Added a few cleanup waivers for FSM coverage.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>CONC-9207: Initially debugged new&nbsp;Jira as DV only to come across a real RTL issue. Debugged, presented fix and tested. Awaiting confirmation to check-in.</p></li><li><p>CONC-9213: lint error seen from a TACHL bug. Do we need safeguard on DMI for case where msg_id==10 bits wide &amp; small amount of OTTs ?&nbsp;</p></li><li><p>CONC-4793: coverpoints required on cache output interface of CCP. Old jtask from 2019.&nbsp;</p></li><li><p>CONC-9240: New issue debugged and have determined duplicate of CONC-9137.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-02-23" class="date-past">23 Feb 2022</time>&nbsp;</p><ul><li><p>Off on Holiday for President's Day.</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Attended unified synthesis flow presentation.&nbsp;</p></li><li><p>Code Coverage:&nbsp;<br /></p><ul><li><p>Continued analysis of config7 &amp; config5, adding code coverage and meeting goals for those.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>CONC-9137: worked with Benjamin on debug and root causing this issue, helping provide solution.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-02-16" class="date-past">16 Feb 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Attended discussion for scoping changes to 3.4 changes.&nbsp;</p></li><li><p>Attended overview of rate adapter changes for 3.4.</p></li><li><p>Code Coverage:&nbsp;<br /></p><ul><li><p>Continued progress on adding waivers. Finished config7 and continuing analysis and working with DV on hitting missing stimulus/scenarios.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>CONC-9137: new bug found by code coverage, under debug by Benjamin. I have also begun examining to asist.&nbsp;</p></li><li><p>CONC-9065: updated micro-arch to reflect changes.&nbsp;</p></li><li><p>CONC-9092: X's seen on DMI, debugged and traced to AIU unit. Moving back to DV for analysis.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-02-09" class="date-past">09 Feb 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Roger.</p></li><li><p>Attended weekly U-Arch team meeting by Akarsh.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Attended conc9065/9064/9066 scope meeting with team.&nbsp;</p></li><li><p>Attended 3.2 scope &amp; performance impact meetings with team.&nbsp;</p></li><li><p>Attended 3.4 spec change proposals for MobilEye meeting with team.&nbsp;</p></li><li><p>Code Coverage:&nbsp;<br /></p><ul><li><p>Continued code coverage updates to RTL waivers. Help get all remaining configs to above 80% on all three criteria.&nbsp;</p></li><li><p>Added code coverage spreadsheet with all relevant DMI parameters defined for reference.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>CONC-9065: pushed change for this update along with DV update.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-02-02" class="date-past">02 Feb 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended 1on1 with Roger.</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Attended DMI error test plan review with team.&nbsp;</p></li><li><p>Code Coverage:&nbsp;<br /></p><ul><li><p>Continued code coverage analysis with DV team, updating any new holes &amp; working with DV to hit various scenarios. Lots of tedious work going through reports and configs to determine any missing holes in testing.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>Continued numerous discussions working with Benjamin on DMI bug, understanding and working on solution.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-01-26" class="date-past">26 Jan 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Held discussions with Mentor AEs on possible issue with tool regarding code coverage. Filed CONC-9001 and SR with Mentor.&nbsp;</p></li><li><p>Held few discussions on DMI deadlock scenario possible via MobileEye discussions CONC-9018. Solution proposed should not be too bad to implement.&nbsp;</p></li><li><p>Code Coverage:&nbsp;<br /></p><ul><li><p>Continued code coverage analysis with DV team, Back pressure for various FIFOs is what is biggest holes missing.&nbsp;</p></li><li><p>Setup and checked in updates to have all 8 DMI configs ready to run RTL exclusions via -ccme.</p></li><li><p>Updated/added waivers for config4 and added initial waivers for all other 7 configurations.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>CONC-8986: added comments for how errors are handled in DMI. when exclusive type returns SLVERR.</p></li><li><p>Checked in MAES-4301: which requires the removal of TODO comments</p></li><li><p>Held numerous discussions working with Benjamin on DMI bug, understanding and working on solutions.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-01-19" class="date-past">19 Jan 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended IPD tech talk going over Ncore deep dive presentation.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Attended error u-arch update meeting with team &amp; discussed and identified changes required within DMI.</p></li><li><p>Completed Insider Trading course.&nbsp;</p></li><li><p>Coverage:&nbsp;<br /></p><ul><li><p>CODE: Continued code coverage analysis with DV team.</p></li><li><p>CODE: Working with DV we have identified a possible issue: CONC-8973</p></li><li><p>CODE: Packaged up example of possible tool issue to share with AE.&nbsp;</p></li></ul></li><li><p>RTL updates:</p><ul><li><p>During DMI timing analysis, have identified areas to work to aid in timing. Should address all low lying areas first but main CCP paths are main issues being seen. I believe we should target the internal CCP paths first to get the tool to work harder on those external paths.&nbsp;</p></li><li><p>Worked on CONC-8945: which requires the removal of TODO comments from generated verilog. Awaiting check-in approval for now but changes implemented.&nbsp;</p></li></ul></li></ul><p><time datetime="2022-01-12" class="date-past">12 Jan 2022</time>&nbsp;</p><ul><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended IPD tech talk going over Ncore deep dive presentation.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Coverage:&nbsp;<br /></p><ul><li><p>CODE: successfully completed code coverage analysis of config4 for modules I'm responsible for.</p></li><li><p>CODE: Created and checked in initial config4 RTL exclusions required.&nbsp;</p></li><li><p>CODE: Working with Hardy to examine various coverage points, determined having some issues with code coverage I believe. events seen but not reported.&nbsp;</p></li><li><p>CODE: successfully ran coverCheck over various increments of time to confirm proper merging of databases, etc. Helps with coverage as expected.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>none</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>none</p></li></ul></li></ul><p><time datetime="2022-01-05" class="date-past">05 Jan 2022</time>&nbsp;</p><ul><li><p>Off on PTO for the holidays beginning: Monday 12/20 and returning Tuesday Jan 4th.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended daily DMI code coverage sync up meetings.</p></li><li><p>Coverage:&nbsp;</p><ul><li><p>TACHL: Check-in update to DMI config4 to use waddr=32bits to hit last TACHL coverage point failed before the break and I missed it, thus why update was never pushed successfully. Looks like I have some permissions issue and asked Krishna to push my updates.&nbsp;</p></li><li><p>CODE: Beginning code coverage analysis for config4 with Benjamin/Ronak. Identifying possible holes, testcases needed, waivers needed.&nbsp;</p></li><li><p>CODE: Need formal exclusions file created by DV.</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>none</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>none</p></li></ul></li></ul><p><time datetime="2021-12-29" class="date-past">29 Dec 2021</time>&nbsp;</p><ul><li><p>Off on PTO for the holidays beginning: Monday 12/20 and returning Tuesday Jan 4th.</p></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI related jiras, none currently.&nbsp;</p></li><li><p>Continue looking at Functional and Line coverage on DMI.&nbsp;</p></li></ul><p><time datetime="2021-12-22" class="date-past">22 Dec 2021</time>&nbsp;</p><ul><li><p>Off on PTO for the holidays beginning: Monday 12/20 and returning Tuesday Jan 4th.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended Airtable training/presentation.&nbsp;</p></li><li><p>Attended DMI timing/coverage sync up with team. No timing issues discussed, just some coverage updates.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Checked in numerous updates to DMI regarding TACHL coverage waivers. non-functional changes</p></li><li><p>Checked in DMI runsim_testlist json file with updates to remove 2 un-needed configurations (config2 &amp; config3)</p></li><li><p>Checked in update to config4 to use waddr=32bits to hit last TACHL coverage point, DMI now fully at 100% on all modules.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>none</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI related jiras, none currently.&nbsp;</p></li><li><p>Continue looking at Functional and Line coverage on DMI.&nbsp;</p></li></ul><p><time datetime="2021-12-15" class="date-past">15 Dec 2021</time>&nbsp;</p><ul><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended TACHL coverage of CCP discussion with team.&nbsp;</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended IPD tech talk going over FlexNoc deep dive and demo.&nbsp;</p></li><li><p>Attended DMI timing/coverage sync up with team. Going over quick status of latest issues and how to resolve them. No timing issues being worked on at this time.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Checked in numerous updates to DMI regarding TACHL coverage waivers. non-functional changes</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8756: filed this on DV to check during tachl coverage analysis. ensure protection type == NONE is only when no memories are used.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI related jiras, none currently.&nbsp;</p></li><li><p>Continue looking at coverage on DMI with team. Begin to move towards functional &amp; code coverage waivers, etc.&nbsp;</p></li></ul><p><time datetime="2021-12-08" class="date-past">08 Dec 2021</time>&nbsp;</p><ul><li><p>Out Monday on Sick Day.</p></li><li><p>Attended company wide meeting.</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Examining DMI TACHL coverage reports to create either new waivers, new test requests. Updating confluence page with analysis and action items.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Checked in updates to muxarb for FIXED arbitration.&nbsp; &nbsp;</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8640: Checked in fix.</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI related jiras, no current.&nbsp;</p></li><li><p>Continue looking at coverage on DMI with team. TACHL and code coverage analysis.&nbsp;</p></li></ul><p><time datetime="2021-12-01" class="date-past">01 Dec 2021</time>&nbsp;</p><ul><li><p>Out of the office 2 days this week for Thanksgiving; Thursday 11/25 &amp; Friday 11/26.&nbsp;</p></li><li><p>Attended TechTalk on Collaboration/traceability.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Have worked with Benjamin/Ronak on reviewing DMI bug fixes that are being made for recent bugs discovered.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Update to DMI for FLC bug found. Made fix on muxarb element when arbitration is 'FIXED' type. Resolves issue and re-run current config on multiple iterations. Testing timing as well.&nbsp;</p></li><li><p>Removed unused function from DMI atomic engine.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8640: trace capture bug from recent changes that went in. FIxed ready to be checked in.&nbsp;</p></li><li><p>CONC-7579: older issue that was not able to be re-producible. Closed for now.</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI related jiras that may arrise, recent bugs found is pointing to some issues found that should have been caught earlier.&nbsp;</p></li><li><p>Begin looking at coverage on DMI with team as time permits. TACHL and code coverage analysis.&nbsp;</p></li></ul><p><time datetime="2021-11-24" class="date-past">24 Nov 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended TechTalk on Flexnoc deepdive.&nbsp;</p></li><li><p>Attended DMI timing sync up meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended QoS sync up meeting to learn why discrepancies between RTL and perf model exist. Appears to be issue with model in how it is modeling with multiple DCEs.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended benefits HSA information meeting.&nbsp;</p></li><li><p>Began examining a bit of TACHL coverage details with team, ensuring latest reports are in sync.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Root caused FLC bug, was issue where the response fill and return muxarbs are not in sync and need to be fixed priority. This is causing an issue where the entry cannot be successfully pop'd from the resp data buffer and causes a hang. Fix can be done in multiple ways and exploring best.&nbsp;</p></li><li><p>Worked/regressed on trace capture updates related to jiras</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8229: Resolved issue within atomic engine, need to only push req when accepted first beat instead of multiple.&nbsp;</p></li><li><p>CONC-8090: trace capture update, change accumulator timeout to 2^10 clk cycles &amp; remove restriction where accumulator timeout counters increment only when capture buffer is not full. Testing updates.</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI related jiras.</p></li><li><p>Begin looking at coverage on DMI with team as time permits.&nbsp;</p></li><li><p>Continue examining DMI synthesis path enhancements. This change requires some updates that are comfortable to be made this close to RC freeze.&nbsp;&nbsp;<br /></p><ul><li><p>Focusing on P2 to P0 recycle path&nbsp; is now around &lt; -23ps flop2macro&nbsp;</p></li></ul></li></ul><p><time datetime="2021-11-17" class="date-past">17 Nov 2021</time>&nbsp;</p><ul><li><p>Out of the office 2 days this week; Thursday 11/11 &amp; Friday 11/12.&nbsp;</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended DMI timing sync up meeting.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended benefits 401k planning meeting.&nbsp;</p></li><li><p>Reviewed FLC waveforms on customer issue that was introducing a known bug we have, CONC-7951 that has dtwmrgmrd with RL==2 from CHIAIU.</p></li><li><p>Timing has made great advances over the week with numerous changes &amp; obtaining a good floorplan DEF file, which has aided in getting DMI to around -26/30ps. (flop2flop)</p></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8229: had to re-run to find new failing seed, beginning to debug now and in progress again.</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI jiras.</p></li><li><p>Continue examining DMI synthesis path enhancements. Really only want this last change.&nbsp;<br /></p><ul><li><p>Focusing on P2 to P0 recycle path&nbsp; is now around -40ps flop2macro&nbsp;</p></li></ul></li></ul><p><time datetime="2021-11-10" class="date-past">10 Nov 2021</time>&nbsp;</p><ul><li><p>Out of the office 2 days this week; Friday 11/5 &amp; Monday 11/8.&nbsp;</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly DMI meeting with Ben/Ronak.&nbsp;</p></li><li><p>Attended company wide meeting.&nbsp;</p></li><li><p>Attended benefits discussion and overview to learn about changes, etc.&nbsp;</p></li><li><p>RTL updates:&nbsp;<br /></p><ul><li><p>Trace TACHL fix.</p></li><li><p>DMI timing fixes, enhancements of FLM &amp; lookup logic. Small but helpful.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8466: tachl compile issue in trace capture block.&nbsp;</p></li><li><p>CONC-8451: error injection issue under investigation, suspect stimulus issue.</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI jiras.</p></li><li><p>Continue examining DMI synthesis path enhancements.&nbsp;<br /></p><ul><li><p>Focusing on P2 to P0 recycle path&nbsp; is now around -54ps&nbsp;</p></li></ul></li></ul><p><time datetime="2021-11-03" class="date-past">03 Nov 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended weekly DMI meeting with Ben/Ronak.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended tech talk on IPD products by french team.&nbsp;</p></li><li><p>Presented quick DMI u-arch overview to team helping out with DMI timing analysis and debug. Helped handle few questions on DMI and what areas are seeing paths, etc.&nbsp;</p><ul><li><p>Going over top-level block diagrams and how packets move through the block.&nbsp;</p></li></ul></li><li><p>Attended DMI tachl review with Krishna/team based on my initial feedback.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>DMI timing paths:</p><ul><li><p>Added update to disable by-passable path in DRB.</p></li><li><p>Added update that recoded the rttway lookup in dmi_cache_pipe.</p></li><li><p>Focused on &quot;allocate miss&quot; path which requires DV changes.&nbsp;</p></li></ul></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8229: was able to replicate issue, however focus is now on dmi timing and this was put on hold. Seems to be an issue i the atomic_engine and the hitPtr FIFO. Still not sure if RTL is broken.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI jiras, currently only 1 open.&nbsp;</p></li><li><p>Continue examining DMI synthesis path enhancements.&nbsp;<br /></p><ul><li><p>Focusing on P2 to P0 recycle path in design: Needs to be addressed and examined.&nbsp;</p></li><li><p>Potentially aid RTT lookup by either re-writing lookup logic (safe) or doing lookup on other side of the flop(not as safe).</p></li></ul></li></ul><p><time datetime="2021-10-27" class="date-past">27 Oct 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended DMI weekly meeting with Ben/Ronak.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended money management informational session.</p></li><li><p>Attended DMI testplan sessions 1&amp;2 for review/discussion.&nbsp;</p></li><li><p>Analyzed DMI tachl coverage and sent back initial feedback to DV for adding tests/scenarios.&nbsp;</p></li><li><p>Began discussions on trace capture block size. Under discussion.&nbsp;</p><ul><li><p>trace accumulator mem is in flops and not sram.</p></li><li><p>trace capture has multiple 512bit accumulator instances and buffer entries. SMI fifo depth. Add in resiliency and area doubles.&nbsp;</p></li><li><p>Possibly need to bring out certain parameters to maestro to control.&nbsp;</p></li></ul></li><li><p>Continue to work on DMI timing paths, discussions with team to help. Will focus efforts on hw_config10_lite results!</p><ul><li><p>Proposing adding pipe stages in critical read response/lookup path.</p></li><li><p>Have certain experiments awaiting results from Troy.&nbsp;</p></li><li><p>Possibly looked into using SECDED64/128 .. but ran into problems building/compiling. set aside for now.&nbsp;</p></li></ul></li><li><p>RTL updates:<br /></p><ul><li><p>No updates pushed this week for DMI/Trace Capture.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8229: no longer able to replicate but sent back to DV to update. Still open.&nbsp;</p></li><li><p>CONC-8368: write data mismatch on new synopsis VIP. Possible DV issue with stimulus providing coherent and non-coherent overlapping.&nbsp;</p></li><li><p>CONC-8353: bresp not triggered because stimulus is not allowing any transaction to be sent out on AXI. DV issue.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI jiras, currently only 1 open.&nbsp;</p></li><li><p>Continue examining DMI synthesis path enhancements. Need to propose ideas to aid unit or determine limits of clock speed.</p></li></ul><p><time datetime="2021-10-20" class="date-past">20 Oct 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended DMI weekly meeting with Ben/Ronak.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended techtalk with IPXACT by team.&nbsp;</p></li><li><p>Attended 3.4 QoS changes review continued with team.&nbsp;</p></li><li><p>Held brief coverage demo with Benjamin/Ronak on DMI and analysis.&nbsp;</p></li><li><p>Working on numerous DMI timing paths and analysis. Proposing solutions and running zero wire load experiments to see if they are successful or not. We will mark any of them on confluence for performance modeling impacts.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>No updates made this week for DMI/Trace Capture.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:<br /></p><ul><li><p>CONC-8229: continued debugging and isolating issue, NOT root caused yet.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining any DMI jiras, currently only 1 open.&nbsp;</p></li><li><p>Continue examining DMI synthesis path enhancements. Need to propose ideas to aid unit or determine limits of clock speed.</p></li></ul><p><time datetime="2021-10-13" class="date-past">13 Oct 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended DMI weekly meeting with Ben/Ronak.&nbsp;</p></li><li><p>Attended company meeting.&nbsp;</p></li><li><p>Attended 1on1 with Roger.</p></li><li><p>Attended QoS 3.4 update review with team.</p></li><li><p>Attended engineering update and HW team tools presentations.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>Began making and finished major timing change in trace capture block. Separating and adding pipe stage.&nbsp;</p></li><li><p>Examining and experimenting on zero wire load DMI runs.</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-8217: resolved issue with trace trigger block and address matching.</p></li><li><p>CONC-8236: Determined DV issue with error injection function within memory function.</p></li><li><p>CONC-8233: IRQ not asserting, DV issue.</p></li><li><p>CONC-8229: began debugging and isolating issue, NOT complete</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining DMI jiras, mostly error related at the moment.</p></li><li><p>Continue examining DMI synthesis path enhancements. Need to propose ideas to aid unit or determine limits of clock speed.</p></li></ul><p><time datetime="2021-10-06" class="date-past">06 Oct 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended DMI weekly meeting with Ben/Ronak.&nbsp;</p></li><li><p>Attended methodology tachl/maestro presentations.&nbsp;</p></li><li><p>Attended Smartbear collaborator presentation.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>No new major issues other than bug fixes being made.&nbsp;</p></li><li><p>Will focus on potential DMI timing fixes&nbsp;</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7911: debugged as DV issue where SMC cache wasn't enabled.&nbsp;</p></li><li><p>CONC-7584: atomic compare issue with 128bit wide DMI fix.</p></li><li><p>CONC-8189: DV issue only, SB ended sim early and not waiting for unit &quot;busy&quot; to be de-asserted.&nbsp;</p></li><li><p>CONC-8109: All errors to fault checker must be ungated by &quot;enabled&quot; register bit, thus implementing all gating within the dmi CSR block.&nbsp;</p></li><li><p>CONC-8063/8068/8096: all DMI error detect tests that now pass with latest updates. Assume DV issue since no logic fixes were pushed.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining DMI jiras, mostly error related at the moment.</p></li><li><p>Continue examining DMI synthesis path enhancements. Need to propose ideas to aid unit.</p></li><li><p>Continual learning DMI in diagrams, dsiscussions, logic analysis, debug and etc.&nbsp;</p></li></ul><p><time datetime="2021-09-29" class="date-past">29 Sep 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended discussion on possible changes within DMI, AIUs regarding read data interleaving.</p></li><li><p>Attended trace/debug RC release test plan review by DV team.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>Big fixes coming in atomic block on atomic compare errors for 32byte atomic compares.</p></li><li><p>Potential DMI timing fixes for CCP paths &amp; within atomic engine...</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-8060: trace capture drop fix officially checked and regressed.&nbsp;</p></li><li><p>CONC-7584: debugging and working through fix for issue, including more updates needed to handle another scenario on 128bit DMI &amp; 32Byte atomic compares. In-progress...</p></li><li><p>Error related jiras are outstanding but a few related to error enabled register bit gating off error to fault checker during resiliency.</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Continue maintaining DMI jiras, mostly error related at the moment.</p></li><li><p>Continue examining DMI synthesis path enhancements. Need to propose ideas to aid unit.</p></li><li><p>Continue learning/crawling through DMI design to judge changes/jiras moving forward for post beta2.</p></li></ul><p><time datetime="2021-09-22" class="date-past">22 Sep 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended Ncore3.4 QoS discussion with team to discuss possible changes to DMI regarding changes.&nbsp;</p></li><li><p>Attended Ncore3.4 u-arch overview discussions by Keld to review and go over new changes on the roadmap to make.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Trace/debug throttle discussion &amp; timestamp review. Throttle enhancement has been decided not to implement.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>Most changes made within the DMI for jiras, nothing major this week.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-8069: FLC customer issue that was replicated in our environment. Made change, verified against numerous regr lists to ensure nothing major broken after within the DMI.</p></li><li><p>CONC-7911: DMI test where RTT not empty at end of SIM. Debugged as DV issue, atomic transaction must have allocation==1, set automatically by AIUs in fsys tests.&nbsp;</p></li><li><p>CONC-7598: incorrect # of mrd beats for a data merge transaction. Related to merge logic, also verified against DMI regr test lists.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace Capture jiras, no major issues&nbsp;</p></li><li><p>Continue examining DMI synthesis path enhancements for post beta2. Highlighting critical paths, examine new nxp results with 20% uncertainty, etc.</p></li><li><p>Continue learning/crawling through DMI design to judge changes/jiras moving forward for post beta2.</p></li></ul><p><time datetime="2021-09-15" class="date-past">15 Sep 2021</time>&nbsp;</p><ul><li><p>Off Monday for Labor Day Holiday.</p></li><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended QoS data review meeting with team, analysis of what DMI actually implements.</p></li><li><p>Attended 1on1 with Roger.&nbsp;</p></li><li><p>Attended TechTalk regarding systemC modeling and the GEM5 environment.</p></li><li><p>Attended TCAP verif planning post Beta2 discussions.</p></li><li><p>Received customer issue over weekend and began analysis.&nbsp;</p></li><li><p>RTL updates:<br /></p><ul><li><p>No major updates made this week.</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7911: DMI test where RTT not empty at end of SIM. not essential for beta2, currently debugging.&nbsp;</p></li><li><p>CONC-7598: incorrect # of mrd beats for a data merge transaction. not essential for beta2, currently debugging.</p></li><li><p>CONC-7733: task&nbsp;Jira needed for TB regarding signals being used on DMI skid buffers.&nbsp;</p></li><li><p>CONC-8050: spyglass issue seen in DMI regarding ccp addr correction enabled, resolved.&nbsp;</p></li><li><p>CONC-8060: trace/debug smi drops messages on occasion and helped debug with DV. Losing very small amount with over 100K transactions captured. Needs resolution.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace Capture jiras, a minor issue seen last week.</p></li><li><p>Continue examining DMI synthesis path enhancements for post beta2. Highlighting critical paths, examine new nxp results with 20% uncertainty, etc.</p></li><li><p>Continue learning/crawling through DMI design to judge changes/jiras moving forward for post beta2.</p></li></ul><p><time datetime="2021-09-08" class="date-past">08 Sep 2021</time>&nbsp;</p><ul><li><p>Attended weekly U-Arch team meeting.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended weekly Ncore3 Sync-Up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily Design team sync up meetings.</p></li><li><p>Attended Flexnoc/CRDL presentation by Beniot.</p></li><li><p>Attended Arteris Company meeting by Charlie.&nbsp;</p></li><li><p>Attended Qos Development discussions on Ncore.</p></li><li><p>Attended Ncore Perfmon integration meeting by Darshan.&nbsp;</p></li><li><p>RTL updates:</p><ul><li><p>Added updates to trace_capture and instantiating units to bring out the perf events, regressed but waited to checkin.</p></li><li><p>Added DMI param update to enable sram address correction logic for CCP, regressed but waited to checkin.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7911: DMI test where RTT not empty at end of SIM. not essential for beta2, currently debugging.&nbsp;</p></li><li><p>CONC-7598: incorrect # of mrd beats for a data merge transaction. not essential for beta2, currently debugging.</p></li><li><p>CONC-7982: debugged to be incorrect stimulus by unit level in testing unique msg IDs.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace Capture jiras, currently no real issues seen.</p></li><li><p>Continue examining DMI synthesis path enhancements for post beta2. Highlighting critical paths, examine new nxp results with 20% uncertainty, etc.</p></li><li><p>Continue learning/crawling through DMI design to judge changes/jiras moving forward for post beta2.</p></li></ul><p><time datetime="2021-09-01" class="date-past">01 Sep 2021</time>&nbsp;</p><ul><li><p>Took Monday 8/22 off on PTO.&nbsp;</p></li><li><p>Attended weekly u-arch team meeting.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended weekly Ncore3 team sync up meeting by Khaleel.&nbsp;</p></li><li><p>Attended daily design team sync up meetings.</p></li><li><p>Attended multi-port IOAIU uArch review by EricT.</p></li><li><p>Attended Trace Trigger &amp; Trace Capture test plan reviews by Bill &amp; team.&nbsp;</p></li><li><p>Attended DMI timing analysis meetings with key teammates.&nbsp;<br /></p><ul><li><p>Latest developments with proper memory models and tool corrections have allowed us to meet timing (top paths within -40 WNS).&nbsp;</p></li><li><p>Still learning key paths that tend to remain timing critical.</p></li></ul></li><li><p>RTL updates:</p><ul><li><p>Added targetID error detection logic to DMI for case where DTW DBG response is returned with an invalid targetID.&nbsp;</p></li><li><p>Trace Capture has been fairly stable and clean. Numerous cycles being run on multiple ncore units and multiple configurations.&nbsp;</p></li></ul></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7911: DMI test where RTT not empty at end of SIM, debugged and sent to DV to investigate.&nbsp;</p></li><li><p>CONC-7964: Trace Capture fix that was causing un-expected DTW DBG requests to be dropped and thus losing more SMI packets than we wanted. Reduced dropped packets from 4% dropping to 0.4%</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace Capture jiras, currently none/few real issues seen.</p></li><li><p>Continue focus on examining DMI synthesis path enhancements for post beta2.</p></li><li><p>Continue ramp up on DMI design understanding in order to judge changes moving forward for post beta2.&nbsp;</p><ul><li><p>Implementing address protection changes, perfmon events, error handling,&nbsp;Jira bug fixes, etc</p></li></ul></li></ul><p><time datetime="2021-08-25" class="date-past">25 Aug 2021</time>&nbsp;</p><ul><li><p>Implemented latest changes that came from architecture discussions regarding timestamp updates.</p><ul><li><p>New register fields were added to Trace Capture block &amp; added new updates to timestamp based on new feedback loop.&nbsp;</p></li><li><p>Updated micro-architecture with those updates as well.</p></li><li><p>Sync'd up with DV since changes required moving some de-featured fields of the CCTRLR register.&nbsp;</p></li></ul></li><li><p>Attended PCIe tech talk.</p></li><li><p>Attended SRAM address protection integration sync up by Boon.</p></li><li><p>Attended new weekly u-arch team meeting.&nbsp;</p></li><li><p>Attended 1on1 with Roger.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Ncore3 team sync up meeting by Khaleel.</p></li><li><p>Attended DMI timing analysis meetings with key teammates.&nbsp;<br /></p><ul><li><p>Have successfully setup environment to run any zero wire load experiments to get faster test of new logic causing timing failures. Currently meets timing at 1.3Ghz</p></li><li><p>Have begun to filter through tool issue paths/etc and begun to work on examining real paths within the DMI unit.&nbsp;</p></li></ul></li><li><p>Attending daily design team sync up meetings.</p></li><li><p>Attended Trace Accumulator test plan review by Andrew.&nbsp;</p></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7902: removed not-applicable assertion that was firing.&nbsp;</p></li><li><p>CONC-7578: began investigating DMI clock gating issue (with Ronak) to understand what is going on there.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace and Debug jiras, currently none/no real issues seen.</p></li><li><p>Continue focus to examine DMI synthesis paths, working with team. Identify real paths.</p></li><li><p>Continue ramp up on DMI design understanding in order to judge changes moving forward for 3.4+</p><ul><li><p>Implementing address protection changes, targetId error logging for DTW DBG types, perfmon events, error handling.</p></li></ul></li></ul><p><time datetime="2021-08-18" class="date-past">18 Aug 2021</time>&nbsp;</p><ul><li><p>Finished last updates and enhancements to trace capture block on Monday. Last one being only capturing valid ndp[] bus data based on ndp_len field.&nbsp;</p><ul><li><p>Added enhancement to push data when message fills up an accumulator perfectly.&nbsp;</p></li><li><p>Cleaned up logic, comments, etc within block.&nbsp;</p></li><li><p>Updated all documentation within micro-architecture for the changes desribed.&nbsp;</p></li><li><p>Found issue where was over calculating bytes needed to store per message, updated RTL.</p></li><li><p>Found issue where DMI was not connecting capture busy connected to the unit busy logic.</p></li></ul></li><li><p>Attended meeting for scoping of latest trace/debug RTL changes: trace accumulator, capture/trigger feedback change, timestamp correction changes.&nbsp;</p><ul><li><p>Only trace accumulator &amp; timestamp correction changes were approved.&nbsp;</p></li></ul></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended Ncore3 team sync up meeting.&nbsp;</p></li><li><p>Attended DMI timing analysis meetings with key teammates.&nbsp;</p><ul><li><p>Identified some missing params/pipes, slow memories, mis-understood delays related to clock gating, all on 5nm timing results.&nbsp;</p></li><li><p>Running zero-wire load experiments on my side to check on real paths within the DMI block.</p></li></ul></li><li><p>Attending daily design sync up meetings when available.</p></li><li><p>Working on DMI logic implemention. Updating figures &amp; general knowledge of design.&nbsp;</p></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7835: DMI uncorrectable error, triaged to Bob who closed it properly as DV issue.&nbsp;</p></li><li><p>CONC-7855: trace capture blocks must used non-gated clk input.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace and Debug jiras, currently none.</p></li><li><p>Continue focus to examine DMI synthesis paths, working with team.</p></li><li><p>Continue ramp up on DMI design understanding in order to judge changes for read interleaving enhancement.</p></li></ul><p><time datetime="2021-08-11" class="date-past">11 Aug 2021</time>&nbsp;</p><ul><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended debug/trace outstanding architecture discussion on Thursday evening: Resulted in new changes required on design and micro-arch.&nbsp;</p><ul><li><p>Adding multiple accumulators, adding ability to pack messages based on ndp_len. Staged drops first one completed Sunday.</p></li></ul></li><li><p>Attended Ncore3 team sync up meeting.&nbsp;</p></li><li><p>Attended NXP timing correlation meeting with team. Discussing results and how to sync up.</p></li><li><p>Attending daily design sync up meetings when available.</p></li><li><p>Worked on current jiras:</p><ul><li><p>CONC-7781: Z's present on TM bit fix.&nbsp;</p></li><li><p>CONC-7780: unique msg_id required &amp; RL must be tied to 1</p></li><li><p>CONC-7769: issue with overflow accumulator logic fix</p></li><li><p>CONC-7789: qualify smi valid with ready to provide valid Capture.</p></li><li><p>CONC-7746: move timestamp to head of fifo data in instead of output.</p></li><li><p>CONC-7784: DMI incorrectly hooked up TM bit for snoop response.&nbsp;</p></li><li><p>CONC-7791: Feature removed from architecture.&nbsp;</p></li><li><p>CONC-7807: X's seen on data dtw dbg, cleaned up with recent micro-arch changes.&nbsp;</p></li><li><p>CONC-7827: Moved to Bob to triage, was issue with TM bit not properly hooked up within DMI.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Maintain any Trace and Debug jiras, currently low.</p></li><li><p>Continue focus to examine DMI synthesis paths</p></li><li><p>Continue ramp up on DMI design understanding in order to judge changes for read interleaving enhancement.</p></li></ul><p><time datetime="2021-08-04" class="date-past">04 Aug 2021</time>&nbsp;</p><ul><li><p>Began examining some DMI timing issues, ended up that results included the combinational loop plus some issues with running the tool were identified. Awaited new stable results and stopped examining.&nbsp;</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended company meeting.&nbsp;</p></li><li><p>Attended Memory Address Protection meeting with team.&nbsp;</p></li><li><p>Attended ncore3 team sync up meeting.&nbsp;</p></li><li><p>Attended Trace Accumulator sync with DV team.&nbsp;</p></li><li><p>Attending daily design sync up meetings when available.</p></li><li><p>Spent good amount of time implementing changes to add TM bit to all concerto messages for DMI. Involved numerous updates in existing DMI blocks to tie signal for certain requests/responses.&nbsp;</p><ul><li><p>Added for STRReq, CMDRsp, DTWRsp, MRDRsp, RBRRsp, RBUReq</p></li></ul></li><li><p>Began examining jiras on Trace Capture block. Identifying fixes to make.&nbsp; Working with Hardy on simulations.&nbsp;</p></li><li><p>Syncing up with maestro/DV on TM bit cleanup.&nbsp;</p></li></ul><p>Future focus:</p><ul><li><p>Focus on Trace and Debug jiras</p></li><li><p>Began to examine some DMI synthesis paths</p></li><li><p>Focus on beginning to ramp on DMI design understanding in order to judge changes for read interleaving enhancement.</p></li></ul><p><time datetime="2021-07-28" class="date-past">28 Jul 2021</time></p><ul><li><p>Coordinated snacks/misc items list for Austin team with Campbell.&nbsp;</p></li><li><p>Helped Audio/video visitors to examine conference rooms for new updates being made to offices.</p></li><li><p>Attended weekly 1on1 with Akarsh.&nbsp;</p></li><li><p>Attended DMI/DII error plan review with DV team.&nbsp;</p></li><li><p>Attending daily design sync up meetings when available.</p></li><li><p>Completed final major trace capture &amp; accumulator integration into ncore environment. Involved joint effort from team on all fronts. Maestro updates, JSON CPR file updates, RTL, DV.&nbsp;</p><ul><li><p>Changes involved cor-ordinating updates to CHIAIU, IOAIU, DMI, DII, DVE</p></li><li><p>Successfully resolved issues and have a clean stable pre-push again.&nbsp;</p></li><li><p>Co-ordinated with Allan for maestro updates, working closely to close on proper functionality.&nbsp;</p></li><li><p>Added CSR interface connections to Trace Capture for all ncore blocks instantiating.</p></li><li><p>Added missing DVE funit ID port to Trace Capture and proper connectivity.&nbsp;</p></li><li><p>Added missing Trace and Debug top-level params to properly pass into blocks.&nbsp;</p></li></ul></li><li><p>Attended team lunch&nbsp;at County Line.&nbsp;</p></li><li><p>Attended Trace and Debug/Event Handler schedule meetings (two sessions).</p></li><li><p>Worked with Ronak on examining a possible timing issue within the DMI on a previous fix that was pushed.&nbsp;</p></li></ul><p>Future focus:</p><ul><li><p>Focus on Trace and Debug action item jiras open.&nbsp;</p></li><li><p>Focus on beginning to ramp on DMI design understanding.&nbsp;</p></li></ul><p><time datetime="2021-07-21" class="date-past">21 Jul 2021</time>&nbsp;</p><ul><li><p>Out all week on PTO vacation.</p></li></ul><p>Future focus:</p><ul><li><p>Continue and finish Trace Capture integration into DMI.</p></li><li><p>Updates to Trace Capture functionality from DV reviews/discussions.</p></li></ul><p><time datetime="2021-07-14" class="date-past">14 Jul 2021</time>&nbsp;</p><ul><li><p>Off on Monday for 4th of July Holiday.</p></li><li><p>Attended 1on1 with Roger.&nbsp;</p></li><li><p>Attended AV discussions for Audio updates to Austin office.&nbsp;</p></li><li><p>Attended DCE review session #3 with Hema.</p></li><li><p>Presented Trace and Debug module integration meeting to team.&nbsp;</p></li><li><p>Attended MKs ncore3.2 sync up.</p></li><li><p>Attended System Event and Coherency module integration meeting.</p></li><li><p>Attended Trace and Debug rtl sync up meeting.</p></li><li><p>Attended Trace and Debug DV bringup tasks/schedule meeting.&nbsp;</p></li><li><p>Attending daily design sync up meetings when available.</p></li><li><p>Completed Trace Capture module implementation and pushed into ncore branch.&nbsp;</p><ul><li><p>Pushed integration into DMI unit.&nbsp;</p></li></ul></li></ul><p>Future focus:</p><ul><li><p>Trace Capture logic integration of DTW interfaces and concerto mux as well as Trace Capture Register integration.&nbsp;</p></li></ul><p><time datetime="2021-07-07" class="date-past">07 Jul 2021</time>&nbsp;</p><ul><li><p>Attended company meeting.</p></li><li><p>Attended DCE review session #2 with Hema.</p></li><li><p>Reviewed Trace micro-arch with Khaleel, correcting many areas and clarifying outstanding questions.</p></li><li><p /><ul><li><p>Made appropriate updates and added more diagrams and details based on DV discussions.</p></li></ul></li><li><p>Attended MKs ncore3.2 sync up.</p></li><li><p>Attended DMI DV testplan review/implementation.</p></li><li><p>Attending daily symphony design sync up meetings when available.</p></li><li><p>Completed updates to Trace/Debug micro-architecture document.</p></li></ul><p>Future focus:</p><ul><li><p>Trace Capture logic entry and integration.</p></li></ul>