--- 
# information
project: 
  title: "Bridge"
  description: "OpenRAM wishbone bridge"
  license: LICENSE
  module_name: 'wb_bridge_2way'
  author: "Pawe≈Ç"

# source
source:
    - src/wb_bridge_2way.v

final:
  directory: "final"
  gds_filename: "gds/wb_bridge_2way.gds"
  lvs_filename: "verilog/gl/wb_bridge_2way.v"
  lef_filename: "lef/wb_bridge_2way.lef"
