-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_rom is 
    generic(
             DWIDTH     : integer := 633; 
             AWIDTH     : integer := 3; 
             MEM_SIZE    : integer := 5
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "010001100000000000000110100000000010000010000000100010110000000000110000000000000100101110000000010010001111111111001010111111110010011001111111110100110111111110110101100000000010000001111111111011011111111111111100000000000100111101111111010001000000000000110110100000000100100010000000010001001000000001100010100000000010110100000000001110111111111111100011000000000001100101111111111101101000000000111011000000000100011000000000101100111000000000000100011111111100110101111111110111010111111111010101100000000000100111111111111000101000000001001000011111110110011011111111101101011111111111001011011111111011001100000000101111010", 
    1 => "000101010000000001011010111111111110111101111111110111011111111111100010000000000100100110000000000000101000000000010100111111111111100000000000100000010111111110111111111111111100101110000000010110111111111111111010011111111101000000000000010011111111111111011101000000000001001110000000001100110111111111001101111111111011001101111111110000001111111111100100111111111000110011111111100101010000000000010000011111111111100111111111110001010000000000110101000000000101100100000000010101011000000000001000000000000000101011111111110111101111111110010001011111111100110100000000000111000111111111100000111111111110110011111111111001000", 
    2 => "111010011000000000111000100000000000001110000000001001010000000000001001100000000100001001111111111101001111111110100110111111111101010111111111110000110000000001000111100000000000110000000000001000011111111111110000100000000110101010000000010001000000000000000010000000000001001001111111111001100111111111100101100000000000100010000000000111000111111111101000011111111101110000000000010001101111111110111010011111111000001001111111110101100111111111111100100000000101001100000000000111001000000001011000000000000010010111111111111100100000000000101110111111111011111111111111101111111000000000011010100000000010100001111111111111011", 
    3 => "110100101111111111111101011111111111111101111111110010001000000000001101000000000001001001111111111001110111111111100100011111111100111011111111010101001000000000100100111111111010000111111111110001101111111111010011000000000111001000000000001010100000000000010000000000000100110001111111110101010111111111011100100000000011110011111111111100001000000000110111000000000000111101111111111100010000000001101010011111111110111101111111110001110111111111010001011111111111111000000000000110011111111111001001011111111011111111111111100111110000000001001000000000000101001100000000000000000000000000001100100000000011010000000000000000101", 
    4 => "111011100000000000110100011111111100000110000000000001001111111111111110011111111111101111111111111011111000000000111111111111111001101100000000000111010000000000000110011111111111110010000000000000111111111111011111000000000111010000000000000001000000000001001000100000000011000111111111110111101000000000110010000000000000111110000000000110111000000000001010111111111100000101111111110000111000000000011010111111111101101110000000010011001111111111110000011111111111100101111111110110011000000000111100011111111011110011111111110000000000000001000111011111111001011011111111110101000111111111100101000000000010100011111111101011111" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V is
    generic (
        DataWidth : INTEGER := 633;
        AddressRange : INTEGER := 5;
        AddressWidth : INTEGER := 3);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V is
    component dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_rom_U :  component dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


