{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467293803615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467293803616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 15:36:43 2016 " "Processing started: Thu Jun 30 15:36:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467293803616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467293803616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467293803616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1467293804189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804294 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1467293804300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804301 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(98) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(98): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 98 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293804308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804314 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/async_receiver.v " "Can't analyze file -- file V/async_receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1467293804320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "V/Line_Buffer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804378 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/uart_crtl.v " "Can't analyze file -- file V/uart_crtl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1467293804385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804391 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_D5M DE2_D5M.v(67) " "Verilog Module Declaration warning at DE2_D5M.v(67): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_D5M\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 67 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293804395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_D5M " "Found entity 1: DE2_D5M" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_D5M " "Elaborating entity \"DE2_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467293804540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE2_D5M.v(180) " "Verilog HDL assignment warning at DE2_D5M.v(180): truncated value with size 32 to match size of target (2)" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804543 "|DE2_D5M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_D5M.v" "u1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(104) " "Verilog HDL assignment warning at VGA_Controller.v(104): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/VGA_Controller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804701 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(107) " "Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/VGA_Controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804701 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(110) " "Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/VGA_Controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804701 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(167) " "Verilog HDL assignment warning at VGA_Controller.v(167): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/VGA_Controller.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804701 "|DE2_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(193) " "Verilog HDL assignment warning at VGA_Controller.v(193): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/VGA_Controller.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804701 "|DE2_D5M|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_D5M.v" "u2" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_D5M.v" "u3" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467293804712 "|DE2_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467293804712 "|DE2_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804712 "|DE2_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804712 "|DE2_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293804712 "|DE2_D5M|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_D5M.v" "u4" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "V/RAW2RGB.v" "u0" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/RAW2RGB.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "V/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/Line_Buffer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "V/Line_Buffer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/Line_Buffer.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804779 ""}  } { { "V/Line_Buffer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/Line_Buffer.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467293804779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_j801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_j801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_j801 " "Found entity 1: shift_taps_j801" {  } { { "db/shift_taps_j801.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/shift_taps_j801.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_j801 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated " "Elaborating entity \"shift_taps_j801\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293804886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sa1 " "Found entity 1: altsyncram_3sa1" {  } { { "db/altsyncram_3sa1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/altsyncram_3sa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293804998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293804998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sa1 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\|altsyncram_3sa1:altsyncram2 " "Elaborating entity \"altsyncram_3sa1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\|altsyncram_3sa1:altsyncram2\"" {  } { { "db/shift_taps_j801.tdf" "altsyncram2" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/shift_taps_j801.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/cntr_lvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293805108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293805108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_j801.tdf" "cntr1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/shift_taps_j801.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/cmpr_8ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293805210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293805210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_j801:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/cntr_lvf.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE2_D5M.v" "u6" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/sdram_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/sdram_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805433 ""}  } { { "V/sdram_pll.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/sdram_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467293805433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_mge2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_mge2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_mge2 " "Found entity 1: altpll_mge2" {  } { { "db/altpll_mge2.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/altpll_mge2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293805557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293805557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_mge2 sdram_pll:u6\|altpll:altpll_component\|altpll_mge2:auto_generated " "Elaborating entity \"altpll_mge2\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_mge2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "DE2_D5M.v" "u7" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(405) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(405): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805896 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(451) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(451): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805896 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(452) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(452): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805896 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(453) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(453): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805896 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(454) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(454): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(443) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(443) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(443) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(443) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805897 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805898 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805899 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805900 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805901 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805902 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805903 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805904 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805905 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805906 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805906 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(443) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(443)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1467293805906 "|DE2_D5M|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805911 "|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805911 "|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805911 "|DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805913 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805916 "|DE2_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805916 "|DE2_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1467293805916 "|DE2_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293805920 "|DE2_D5M|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293805924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806035 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467293806035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_peq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_peq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_peq1 " "Found entity 1: dcfifo_peq1" {  } { { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_peq1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated " "Elaborating entity \"dcfifo_peq1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_peq1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_peq1.tdf" "rdptr_g1p" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_peq1.tdf" "wrptr_g1p" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf51 " "Found entity 1: altsyncram_rf51" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/altsyncram_rf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf51 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram " "Elaborating entity \"altsyncram_rf51\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\"" {  } { { "db/dcfifo_peq1.tdf" "fifo_ram" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_peq1.tdf" "rs_brp" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_peq1.tdf" "rs_dgwp" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_te9:dffpipe6 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_te9:dffpipe6\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe6" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_peq1.tdf" "ws_dgrp" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_ue9:dffpipe9 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_ue9:dffpipe9\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe9" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467293806695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467293806695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_peq1.tdf" "rdempty_eq_comp" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293806697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "DE2_D5M.v" "u8" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293807081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807085 "|DE2_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807085 "|DE2_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(156) " "Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807085 "|DE2_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(161) " "Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807085 "|DE2_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(186) " "Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807085 "|DE2_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(236) " "Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807085 "|DE2_D5M|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "V/I2C_CCD_Config.v" "u0" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_CCD_Config.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467293807087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807090 "|DE2_D5M|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807090 "|DE2_D5M|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1467293807090 "|DE2_D5M|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/altsyncram_rf51.tdf" 521 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 339 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293807617 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/altsyncram_rf51.tdf" 41 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 326 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293807617 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_peq1:auto_generated\|altsyncram_rf51:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/altsyncram_rf51.tdf" 521 2 0 } } { "db/dcfifo_peq1.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/dcfifo_peq1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 326 0 0 } } { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293807617 "|DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1467293807617 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1467293807617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1467293811147 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[0\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[1\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[2\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[3\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[6\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[8\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[10\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[12\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[14\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[16\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[18\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[20\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[22\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[24\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[25\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[26\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[27\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[28\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[29\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[30\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[31\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[32\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[33\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[14\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[15\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[22\]\" and its non-tri-state driver." {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1467293811263 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1467293811263 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "Bidir \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "Bidir \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "Bidir \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "Bidir \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "Bidir \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "Bidir \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "Bidir \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "Bidir \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "Bidir \"GPIO_1_D\[8\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "Bidir \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "Bidir \"GPIO_1_D\[10\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "Bidir \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "Bidir \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "Bidir \"GPIO_1_D\[20\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "Bidir \"GPIO_1_D\[12\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "Bidir \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "Bidir \"GPIO_1_D\[16\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "Bidir \"GPIO_1_D\[18\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "Bidir \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "Bidir \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "Bidir \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "Bidir \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "Bidir \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[28\] " "Bidir \"GPIO_1_D\[28\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "Bidir \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "Bidir \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "Bidir \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "Bidir \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "Bidir \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1467293811266 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1467293811266 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0_D\[4\] GND pin " "The pin \"GPIO_0_D\[4\]\" is fed by GND" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1467293811269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1_D\[17\] VCC pin " "The pin \"GPIO_1_D\[17\]\" is fed by VCC" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1467293811269 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1467293811269 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 64 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 79 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_graycounter_577.tdf" 32 2 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/V/I2C_Controller.v" 59 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_graycounter_1lc.tdf" 32 2 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/Sdram_Control_4Port/Sdram_Control_4Port.v" 463 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/db/a_graycounter_1lc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1467293811375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1467293811376 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[0\]~synth " "Node \"GPIO_0_D\[0\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[1\]~synth " "Node \"GPIO_0_D\[1\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[2\]~synth " "Node \"GPIO_0_D\[2\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[3\]~synth " "Node \"GPIO_0_D\[3\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[6\]~synth " "Node \"GPIO_0_D\[6\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[8\]~synth " "Node \"GPIO_0_D\[8\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[10\]~synth " "Node \"GPIO_0_D\[10\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[12\]~synth " "Node \"GPIO_0_D\[12\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[14\]~synth " "Node \"GPIO_0_D\[14\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[16\]~synth " "Node \"GPIO_0_D\[16\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[18\]~synth " "Node \"GPIO_0_D\[18\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[20\]~synth " "Node \"GPIO_0_D\[20\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[22\]~synth " "Node \"GPIO_0_D\[22\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[24\]~synth " "Node \"GPIO_0_D\[24\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[25\]~synth " "Node \"GPIO_0_D\[25\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[26\]~synth " "Node \"GPIO_0_D\[26\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[27\]~synth " "Node \"GPIO_0_D\[27\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[28\]~synth " "Node \"GPIO_0_D\[28\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[29\]~synth " "Node \"GPIO_0_D\[29\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[30\]~synth " "Node \"GPIO_0_D\[30\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[31\]~synth " "Node \"GPIO_0_D\[31\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[32\]~synth " "Node \"GPIO_0_D\[32\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[33\]~synth " "Node \"GPIO_0_D\[33\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[14\]~synth " "Node \"GPIO_1_D\[14\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[15\]~synth " "Node \"GPIO_1_D\[15\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[17\]~synth " "Node \"GPIO_1_D\[17\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[22\]~synth " "Node \"GPIO_1_D\[22\]~synth\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293812528 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1467293812528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467293812532 "|DE2_D5M|DRAM_ADDR[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1467293812532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1467293814296 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO " "Ignored assignments for entity \"DE0_NANO\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1467293814415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_first_fpga " "Ignored assignments for entity \"my_first_fpga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity my_first_fpga -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1467293814418 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1467293814418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467293815119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815625 "|DE2_D5M|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815625 "|DE2_D5M|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815625 "|DE2_D5M|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815625 "|DE2_D5M|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815625 "|DE2_D5M|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE2_D5M.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/trdb_nano/DE2_D5M.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467293815625 "|DE2_D5M|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1467293815625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1807 " "Implemented 1807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467293815626 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467293815626 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1467293815626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1603 " "Implemented 1603 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467293815626 ""} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Implemented 85 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1467293815626 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1467293815626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467293815626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467293815740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 15:36:55 2016 " "Processing ended: Thu Jun 30 15:36:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467293815740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467293815740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467293815740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467293815740 ""}
