

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Mon Oct  7 15:44:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8032|     8032|  26.747 us|  26.747 us|  8032|  8032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop8_loop9  |     8030|     8030|        37|          1|          1|  7995|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      243|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5569|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     3242|      384|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|   100|    12462|     6259|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_6ns_9ns_13_1_1_U41              |mul_6ns_9ns_13_1_1              |        0|   0|    0|   49|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 100| 9220| 5569|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v29_U    |node3_v29_RAM_AUTO_1R1W  |        1|  0|   0|    0|   195|   32|     1|         6240|
    |v29_1_U  |node3_v29_RAM_AUTO_1R1W  |        1|  0|   0|    0|   195|   32|     1|         6240|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                         |        2|  0|   0|    0|   390|   64|     2|        12480|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_1_fu_814_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln105_fu_826_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln106_fu_860_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_942_p2                 |         +|   0|  0|  20|          13|          13|
    |empty_fu_921_p2                     |         +|   0|  0|  16|           9|           9|
    |ap_block_state37_pp0_stage0_iter36  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp23_fu_927_p2                     |      icmp|   0|  0|  16|           9|           1|
    |cmp40_9_fu_933_p2                   |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln105_fu_808_p2                |      icmp|   0|  0|  20|          13|           9|
    |icmp_ln106_fu_832_p2                |      icmp|   0|  0|  15|           8|           7|
    |or_ln105_fu_838_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln105_1_fu_852_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln105_fu_844_p3              |    select|   0|  0|   8|           1|           1|
    |v36_1_fu_1083_p3                    |    select|   0|  0|  32|           1|           1|
    |v36_fu_1076_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 243|          99|          67|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v30_load             |   9|          2|    6|         12|
    |ap_sig_allocacmp_v31_load             |   9|          2|    8|         16|
    |indvar_flatten_fu_136                 |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v30_fu_132                            |   9|          2|    6|         12|
    |v31_fu_128                            |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   55|        110|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |cmp23_reg_1366                                    |   1|   0|    1|          0|
    |cmp40_9_reg_1372                                  |   1|   0|    1|          0|
    |icmp_ln105_reg_1289                               |   1|   0|    1|          0|
    |indvar_flatten_fu_136                             |  13|   0|   13|          0|
    |mul_ln112_reg_1311                                |  13|   0|   13|          0|
    |or_ln105_reg_1293                                 |   1|   0|    1|          0|
    |pf_all_done                                       |   1|   0|    1|          0|
    |select_ln105_1_reg_1303                           |   6|   0|    6|          0|
    |select_ln105_1_reg_1303_pp0_iter1_reg             |   6|   0|    6|          0|
    |select_ln105_reg_1297                             |   8|   0|    8|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp10_reg_1887                                    |  32|   0|   32|          0|
    |tmp11_reg_1927                                    |  32|   0|   32|          0|
    |tmp12_reg_1952                                    |  32|   0|   32|          0|
    |tmp13_reg_1892                                    |  32|   0|   32|          0|
    |tmp14_reg_1932                                    |  32|   0|   32|          0|
    |tmp15_reg_1897                                    |  32|   0|   32|          0|
    |tmp16_reg_1937                                    |  32|   0|   32|          0|
    |tmp17_reg_1957                                    |  32|   0|   32|          0|
    |tmp1_reg_1872                                     |  32|   0|   32|          0|
    |tmp2_reg_1907                                     |  32|   0|   32|          0|
    |tmp3_reg_1942                                     |  32|   0|   32|          0|
    |tmp4_reg_1877                                     |  32|   0|   32|          0|
    |tmp5_reg_1912                                     |  32|   0|   32|          0|
    |tmp6_reg_1882                                     |  32|   0|   32|          0|
    |tmp7_reg_1917                                     |  32|   0|   32|          0|
    |tmp8_reg_1947                                     |  32|   0|   32|          0|
    |tmp9_reg_1922                                     |  32|   0|   32|          0|
    |tmp_reg_1902                                      |  32|   0|   32|          0|
    |v29_1_addr_reg_1576                               |   8|   0|    8|          0|
    |v29_addr_reg_1570                                 |   8|   0|    8|          0|
    |v30_fu_132                                        |   6|   0|    6|          0|
    |v31_fu_128                                        |   8|   0|    8|          0|
    |v36_1_reg_1587                                    |  32|   0|   32|          0|
    |v36_reg_1582                                      |  32|   0|   32|          0|
    |v37_10_reg_1622                                   |  32|   0|   32|          0|
    |v37_11_reg_1627                                   |  32|   0|   32|          0|
    |v37_12_reg_1842                                   |  32|   0|   32|          0|
    |v37_13_reg_1847                                   |  32|   0|   32|          0|
    |v37_14_reg_1852                                   |  32|   0|   32|          0|
    |v37_15_reg_1857                                   |  32|   0|   32|          0|
    |v37_16_reg_1862                                   |  32|   0|   32|          0|
    |v37_17_reg_1867                                   |  32|   0|   32|          0|
    |v37_18_reg_1632                                   |  32|   0|   32|          0|
    |v37_19_reg_1637                                   |  32|   0|   32|          0|
    |v37_1_reg_1827                                    |  32|   0|   32|          0|
    |v37_2_reg_1592                                    |  32|   0|   32|          0|
    |v37_3_reg_1597                                    |  32|   0|   32|          0|
    |v37_4_reg_1602                                    |  32|   0|   32|          0|
    |v37_5_reg_1607                                    |  32|   0|   32|          0|
    |v37_6_reg_1832                                    |  32|   0|   32|          0|
    |v37_7_reg_1837                                    |  32|   0|   32|          0|
    |v37_8_reg_1612                                    |  32|   0|   32|          0|
    |v37_9_reg_1617                                    |  32|   0|   32|          0|
    |v37_reg_1822                                      |  32|   0|   32|          0|
    |v38_1_reg_1968                                    |  32|   0|   32|          0|
    |v38_reg_1962                                      |  32|   0|   32|          0|
    |v40_0_0_load_reg_1692                             |  32|   0|   32|          0|
    |v40_0_1_load_reg_1697                             |  32|   0|   32|          0|
    |v40_1_0_load_reg_1440                             |  32|   0|   32|          0|
    |v40_1_1_load_reg_1445                             |  32|   0|   32|          0|
    |v40_2_0_load_reg_1450                             |  32|   0|   32|          0|
    |v40_2_1_load_reg_1455                             |  32|   0|   32|          0|
    |v40_3_0_load_reg_1702                             |  32|   0|   32|          0|
    |v40_3_1_load_reg_1707                             |  32|   0|   32|          0|
    |v40_4_0_load_reg_1460                             |  32|   0|   32|          0|
    |v40_4_1_load_reg_1465                             |  32|   0|   32|          0|
    |v40_5_0_load_reg_1470                             |  32|   0|   32|          0|
    |v40_5_1_load_reg_1475                             |  32|   0|   32|          0|
    |v40_6_0_load_reg_1712                             |  32|   0|   32|          0|
    |v40_6_1_load_reg_1717                             |  32|   0|   32|          0|
    |v40_7_0_load_reg_1722                             |  32|   0|   32|          0|
    |v40_7_1_load_reg_1727                             |  32|   0|   32|          0|
    |v40_8_0_load_reg_1732                             |  32|   0|   32|          0|
    |v40_8_1_load_reg_1737                             |  32|   0|   32|          0|
    |v40_9_0_load_reg_1480                             |  32|   0|   32|          0|
    |v40_9_1_load_reg_1485                             |  32|   0|   32|          0|
    |v42_0_addr_reg_1316                               |   6|   0|    6|          0|
    |v42_0_load19_fu_176                               |  32|   0|   32|          0|
    |v42_1_load17_fu_172                               |  32|   0|   32|          0|
    |v42_2_load15_fu_168                               |  32|   0|   32|          0|
    |v42_3_addr_reg_1331                               |   6|   0|    6|          0|
    |v42_3_load13_fu_164                               |  32|   0|   32|          0|
    |v42_4_load11_fu_160                               |  32|   0|   32|          0|
    |v42_5_load9_fu_156                                |  32|   0|   32|          0|
    |v42_6_addr_reg_1346                               |   6|   0|    6|          0|
    |v42_6_load7_fu_152                                |  32|   0|   32|          0|
    |v42_7_addr_reg_1351                               |   6|   0|    6|          0|
    |v42_7_load5_fu_148                                |  32|   0|   32|          0|
    |v42_8_addr_reg_1356                               |   6|   0|    6|          0|
    |v42_8_load3_fu_144                                |  32|   0|   32|          0|
    |v42_9_load1_fu_140                                |  32|   0|   32|          0|
    |zext_ln112_1_reg_1376                             |  13|   0|   64|         51|
    |cmp23_reg_1366                                    |  64|  32|    1|          0|
    |cmp40_9_reg_1372                                  |  64|  32|    1|          0|
    |or_ln105_reg_1293                                 |  64|  32|    1|          0|
    |select_ln105_reg_1297                             |  64|  32|    8|          0|
    |v29_1_addr_reg_1576                               |  64|  32|    8|          0|
    |v29_addr_reg_1570                                 |  64|  32|    8|          0|
    |v42_0_addr_reg_1316                               |  64|  32|    6|          0|
    |v42_3_addr_reg_1331                               |  64|  32|    6|          0|
    |v42_6_addr_reg_1346                               |  64|  32|    6|          0|
    |v42_7_addr_reg_1351                               |  64|  32|    6|          0|
    |v42_8_addr_reg_1356                               |  64|  32|    6|          0|
    |zext_ln112_1_reg_1376                             |  64|  32|   64|         51|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |3242| 384| 2646|        102|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v47_0_din             |  out|   32|     ap_fifo|         v47_0|       pointer|
|v47_0_num_data_valid  |   in|    9|     ap_fifo|         v47_0|       pointer|
|v47_0_fifo_cap        |   in|    9|     ap_fifo|         v47_0|       pointer|
|v47_0_full_n          |   in|    1|     ap_fifo|         v47_0|       pointer|
|v47_0_write           |  out|    1|     ap_fifo|         v47_0|       pointer|
|v47_1_din             |  out|   32|     ap_fifo|         v47_1|       pointer|
|v47_1_num_data_valid  |   in|    9|     ap_fifo|         v47_1|       pointer|
|v47_1_fifo_cap        |   in|    9|     ap_fifo|         v47_1|       pointer|
|v47_1_full_n          |   in|    1|     ap_fifo|         v47_1|       pointer|
|v47_1_write           |  out|    1|     ap_fifo|         v47_1|       pointer|
|v42_0_address0        |  out|    6|   ap_memory|         v42_0|         array|
|v42_0_ce0             |  out|    1|   ap_memory|         v42_0|         array|
|v42_0_q0              |   in|   32|   ap_memory|         v42_0|         array|
|v42_1_address0        |  out|    6|   ap_memory|         v42_1|         array|
|v42_1_ce0             |  out|    1|   ap_memory|         v42_1|         array|
|v42_1_q0              |   in|   32|   ap_memory|         v42_1|         array|
|v42_2_address0        |  out|    6|   ap_memory|         v42_2|         array|
|v42_2_ce0             |  out|    1|   ap_memory|         v42_2|         array|
|v42_2_q0              |   in|   32|   ap_memory|         v42_2|         array|
|v42_3_address0        |  out|    6|   ap_memory|         v42_3|         array|
|v42_3_ce0             |  out|    1|   ap_memory|         v42_3|         array|
|v42_3_q0              |   in|   32|   ap_memory|         v42_3|         array|
|v42_4_address0        |  out|    6|   ap_memory|         v42_4|         array|
|v42_4_ce0             |  out|    1|   ap_memory|         v42_4|         array|
|v42_4_q0              |   in|   32|   ap_memory|         v42_4|         array|
|v42_5_address0        |  out|    6|   ap_memory|         v42_5|         array|
|v42_5_ce0             |  out|    1|   ap_memory|         v42_5|         array|
|v42_5_q0              |   in|   32|   ap_memory|         v42_5|         array|
|v42_6_address0        |  out|    6|   ap_memory|         v42_6|         array|
|v42_6_ce0             |  out|    1|   ap_memory|         v42_6|         array|
|v42_6_q0              |   in|   32|   ap_memory|         v42_6|         array|
|v42_7_address0        |  out|    6|   ap_memory|         v42_7|         array|
|v42_7_ce0             |  out|    1|   ap_memory|         v42_7|         array|
|v42_7_q0              |   in|   32|   ap_memory|         v42_7|         array|
|v42_8_address0        |  out|    6|   ap_memory|         v42_8|         array|
|v42_8_ce0             |  out|    1|   ap_memory|         v42_8|         array|
|v42_8_q0              |   in|   32|   ap_memory|         v42_8|         array|
|v42_9_address0        |  out|    6|   ap_memory|         v42_9|         array|
|v42_9_ce0             |  out|    1|   ap_memory|         v42_9|         array|
|v42_9_q0              |   in|   32|   ap_memory|         v42_9|         array|
|v40_0_0_address0      |  out|   13|   ap_memory|       v40_0_0|         array|
|v40_0_0_ce0           |  out|    1|   ap_memory|       v40_0_0|         array|
|v40_0_0_q0            |   in|   32|   ap_memory|       v40_0_0|         array|
|v40_0_1_address0      |  out|   13|   ap_memory|       v40_0_1|         array|
|v40_0_1_ce0           |  out|    1|   ap_memory|       v40_0_1|         array|
|v40_0_1_q0            |   in|   32|   ap_memory|       v40_0_1|         array|
|v40_1_0_address0      |  out|   13|   ap_memory|       v40_1_0|         array|
|v40_1_0_ce0           |  out|    1|   ap_memory|       v40_1_0|         array|
|v40_1_0_q0            |   in|   32|   ap_memory|       v40_1_0|         array|
|v40_1_1_address0      |  out|   13|   ap_memory|       v40_1_1|         array|
|v40_1_1_ce0           |  out|    1|   ap_memory|       v40_1_1|         array|
|v40_1_1_q0            |   in|   32|   ap_memory|       v40_1_1|         array|
|v40_2_0_address0      |  out|   13|   ap_memory|       v40_2_0|         array|
|v40_2_0_ce0           |  out|    1|   ap_memory|       v40_2_0|         array|
|v40_2_0_q0            |   in|   32|   ap_memory|       v40_2_0|         array|
|v40_2_1_address0      |  out|   13|   ap_memory|       v40_2_1|         array|
|v40_2_1_ce0           |  out|    1|   ap_memory|       v40_2_1|         array|
|v40_2_1_q0            |   in|   32|   ap_memory|       v40_2_1|         array|
|v40_3_0_address0      |  out|   13|   ap_memory|       v40_3_0|         array|
|v40_3_0_ce0           |  out|    1|   ap_memory|       v40_3_0|         array|
|v40_3_0_q0            |   in|   32|   ap_memory|       v40_3_0|         array|
|v40_3_1_address0      |  out|   13|   ap_memory|       v40_3_1|         array|
|v40_3_1_ce0           |  out|    1|   ap_memory|       v40_3_1|         array|
|v40_3_1_q0            |   in|   32|   ap_memory|       v40_3_1|         array|
|v40_4_0_address0      |  out|   13|   ap_memory|       v40_4_0|         array|
|v40_4_0_ce0           |  out|    1|   ap_memory|       v40_4_0|         array|
|v40_4_0_q0            |   in|   32|   ap_memory|       v40_4_0|         array|
|v40_4_1_address0      |  out|   13|   ap_memory|       v40_4_1|         array|
|v40_4_1_ce0           |  out|    1|   ap_memory|       v40_4_1|         array|
|v40_4_1_q0            |   in|   32|   ap_memory|       v40_4_1|         array|
|v40_5_0_address0      |  out|   13|   ap_memory|       v40_5_0|         array|
|v40_5_0_ce0           |  out|    1|   ap_memory|       v40_5_0|         array|
|v40_5_0_q0            |   in|   32|   ap_memory|       v40_5_0|         array|
|v40_5_1_address0      |  out|   13|   ap_memory|       v40_5_1|         array|
|v40_5_1_ce0           |  out|    1|   ap_memory|       v40_5_1|         array|
|v40_5_1_q0            |   in|   32|   ap_memory|       v40_5_1|         array|
|v40_6_0_address0      |  out|   13|   ap_memory|       v40_6_0|         array|
|v40_6_0_ce0           |  out|    1|   ap_memory|       v40_6_0|         array|
|v40_6_0_q0            |   in|   32|   ap_memory|       v40_6_0|         array|
|v40_6_1_address0      |  out|   13|   ap_memory|       v40_6_1|         array|
|v40_6_1_ce0           |  out|    1|   ap_memory|       v40_6_1|         array|
|v40_6_1_q0            |   in|   32|   ap_memory|       v40_6_1|         array|
|v40_7_0_address0      |  out|   13|   ap_memory|       v40_7_0|         array|
|v40_7_0_ce0           |  out|    1|   ap_memory|       v40_7_0|         array|
|v40_7_0_q0            |   in|   32|   ap_memory|       v40_7_0|         array|
|v40_7_1_address0      |  out|   13|   ap_memory|       v40_7_1|         array|
|v40_7_1_ce0           |  out|    1|   ap_memory|       v40_7_1|         array|
|v40_7_1_q0            |   in|   32|   ap_memory|       v40_7_1|         array|
|v40_8_0_address0      |  out|   13|   ap_memory|       v40_8_0|         array|
|v40_8_0_ce0           |  out|    1|   ap_memory|       v40_8_0|         array|
|v40_8_0_q0            |   in|   32|   ap_memory|       v40_8_0|         array|
|v40_8_1_address0      |  out|   13|   ap_memory|       v40_8_1|         array|
|v40_8_1_ce0           |  out|    1|   ap_memory|       v40_8_1|         array|
|v40_8_1_q0            |   in|   32|   ap_memory|       v40_8_1|         array|
|v40_9_0_address0      |  out|   13|   ap_memory|       v40_9_0|         array|
|v40_9_0_ce0           |  out|    1|   ap_memory|       v40_9_0|         array|
|v40_9_0_q0            |   in|   32|   ap_memory|       v40_9_0|         array|
|v40_9_1_address0      |  out|   13|   ap_memory|       v40_9_1|         array|
|v40_9_1_ce0           |  out|    1|   ap_memory|       v40_9_1|         array|
|v40_9_1_q0            |   in|   32|   ap_memory|       v40_9_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

