Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o E:/projects/VHDL/MyCPU1_ISE/MyCPU1/testMUX_Reg_isim_beh.exe -prj E:/projects/VHDL/MyCPU1_ISE/MyCPU1/testMUX_Reg_beh.prj work.testMUX_Reg 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/source/Mux_Reg.vhd" into library work
Parsing VHDL file "E:/projects/VHDL/MyCPU1_ISE/MyCPU1/testMUX_Reg.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 156600 KB
Fuse CPU Usage: 234 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behav of entity Mux_Reg [mux_reg_default]
Compiling architecture behavior of entity testmux_reg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable E:/projects/VHDL/MyCPU1_ISE/MyCPU1/testMUX_Reg_isim_beh.exe
Fuse Memory Usage: 176556 KB
Fuse CPU Usage: 327 ms
