{"vcs1":{"timestamp_begin":1684315900.994316384, "rt":1.42, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684315902.503641552, "rt":1.23, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684315903.800871819, "rt":0.47, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315900.345922009}
{"VCS_COMP_START_TIME": 1684315900.345922009}
{"VCS_COMP_END_TIME": 1684315906.588629484}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330600}}
{"stitch_vcselab": {"peak_mem": 211884}}
