#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jul 19 16:43:47 2025
# Process ID: 276520
# Current directory: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/matrixmul/xsim_script.tcl}
# Log file: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/xsim.log
# Journal file: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/xsim.jou
# Running On        :jam-Precision-5510
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :Intel(R) Core(TM) i7-6820HQ CPU @ 2.70GHz
# CPU Frequency     :2714.414 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16402 MB
# Swap memory       :2147 MB
# Total Virtual     :18549 MB
# Available Virtual :12446 MB
#-----------------------------------------------------------
source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_d0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_q0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_address0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_q0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_address0 -into $tb_return_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
Note: simulation done!
Time: 1815 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1815 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd
$finish called at time : 1815 ns : File "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd" Line 692
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jul 19 16:43:50 2025...
