
SYNTH_RTOS_STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3c8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ce8  0800f568  0800f568  00010568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010250  08010250  0001226c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010250  08010250  00011250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010258  08010258  0001226c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010258  08010258  00011258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801025c  0801025c  0001125c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000026c  20000000  08010260  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ef0  2000026c  080104cc  0001226c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000915c  080104cc  0001315c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001226c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e1d8  00000000  00000000  0001229c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f03  00000000  00000000  00030474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  00035378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000138d  00000000  00000000  00036cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b9bc  00000000  00000000  0003807d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f1ca  00000000  00000000  00053a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009da00  00000000  00000000  00072c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00110603  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e8c  00000000  00000000  00110648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001184d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000026c 	.word	0x2000026c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f550 	.word	0x0800f550

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000270 	.word	0x20000270
 80001dc:	0800f550 	.word	0x0800f550

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <ILI9341_Draw_Filled_Rectangle_Coord>:

}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b089      	sub	sp, #36	@ 0x24
 8000fc8:	af02      	add	r7, sp, #8
 8000fca:	4604      	mov	r4, r0
 8000fcc:	4608      	mov	r0, r1
 8000fce:	4611      	mov	r1, r2
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	80fb      	strh	r3, [r7, #6]
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80bb      	strh	r3, [r7, #4]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	807b      	strh	r3, [r7, #2]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60bb      	str	r3, [r7, #8]

	uint16_t X0_true = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	81fb      	strh	r3, [r7, #14]

	Calc_Negative = X1 - X0;
 8000ffe:	887a      	ldrh	r2, [r7, #2]
 8001000:	88fb      	ldrh	r3, [r7, #6]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	2b00      	cmp	r3, #0
 800100a:	da01      	bge.n	8001010 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800100c:	2301      	movs	r3, #1
 800100e:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	60bb      	str	r3, [r7, #8]

	Calc_Negative = Y1 - Y0;
 8001014:	883a      	ldrh	r2, [r7, #0]
 8001016:	88bb      	ldrh	r3, [r7, #4]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	2b00      	cmp	r3, #0
 8001020:	da01      	bge.n	8001026 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8001022:	2301      	movs	r3, #1
 8001024:	74bb      	strb	r3, [r7, #18]


	//DRAW HORIZONTAL!
	if(!Negative_X)
 8001026:	7cfb      	ldrb	r3, [r7, #19]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d106      	bne.n	800103a <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 800102c:	887a      	ldrh	r2, [r7, #2]
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	823b      	strh	r3, [r7, #16]
 8001038:	e005      	b.n	8001046 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 800103a:	88fa      	ldrh	r2, [r7, #6]
 800103c:	887b      	ldrh	r3, [r7, #2]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8001042:	887b      	ldrh	r3, [r7, #2]
 8001044:	823b      	strh	r3, [r7, #16]
	}

	//DRAW VERTICAL!
	if(!Negative_Y)
 8001046:	7cbb      	ldrb	r3, [r7, #18]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d106      	bne.n	800105a <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 800104c:	883a      	ldrh	r2, [r7, #0]
 800104e:	88bb      	ldrh	r3, [r7, #4]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;
 8001054:	88bb      	ldrh	r3, [r7, #4]
 8001056:	81fb      	strh	r3, [r7, #14]
 8001058:	e005      	b.n	8001066 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 800105a:	88ba      	ldrh	r2, [r7, #4]
 800105c:	883b      	ldrh	r3, [r7, #0]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;
 8001062:	883b      	ldrh	r3, [r7, #0]
 8001064:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);
 8001066:	8abc      	ldrh	r4, [r7, #20]
 8001068:	8afa      	ldrh	r2, [r7, #22]
 800106a:	89f9      	ldrh	r1, [r7, #14]
 800106c:	8a38      	ldrh	r0, [r7, #16]
 800106e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	4623      	mov	r3, r4
 8001074:	f000 fcb0 	bl	80019d8 <ILI9341_Draw_Rectangle>
}
 8001078:	bf00      	nop
 800107a:	371c      	adds	r7, #28
 800107c:	46bd      	mov	sp, r7
 800107e:	bd90      	pop	{r4, r7, pc}

08001080 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b089      	sub	sp, #36	@ 0x24
 8001084:	af02      	add	r7, sp, #8
 8001086:	4604      	mov	r4, r0
 8001088:	4608      	mov	r0, r1
 800108a:	4611      	mov	r1, r2
 800108c:	461a      	mov	r2, r3
 800108e:	4623      	mov	r3, r4
 8001090:	71fb      	strb	r3, [r7, #7]
 8001092:	4603      	mov	r3, r0
 8001094:	71bb      	strb	r3, [r7, #6]
 8001096:	460b      	mov	r3, r1
 8001098:	717b      	strb	r3, [r7, #5]
 800109a:	4613      	mov	r3, r2
 800109c:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;

		function_char = Character;
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	75fb      	strb	r3, [r7, #23]

    if (function_char < ' ') {
 80010a2:	7dfb      	ldrb	r3, [r7, #23]
 80010a4:	2b1f      	cmp	r3, #31
 80010a6:	d802      	bhi.n	80010ae <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	71fb      	strb	r3, [r7, #7]
 80010ac:	e002      	b.n	80010b4 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	3b20      	subs	r3, #32
 80010b2:	75fb      	strb	r3, [r7, #23]
		}

		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80010b4:	2300      	movs	r3, #0
 80010b6:	753b      	strb	r3, [r7, #20]
 80010b8:	e012      	b.n	80010e0 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80010ba:	7dfa      	ldrb	r2, [r7, #23]
 80010bc:	7d38      	ldrb	r0, [r7, #20]
 80010be:	7d39      	ldrb	r1, [r7, #20]
 80010c0:	4c3b      	ldr	r4, [pc, #236]	@ (80011b0 <ILI9341_Draw_Char+0x130>)
 80010c2:	4613      	mov	r3, r2
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	4413      	add	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	4423      	add	r3, r4
 80010cc:	4403      	add	r3, r0
 80010ce:	781a      	ldrb	r2, [r3, #0]
 80010d0:	f101 0318 	add.w	r3, r1, #24
 80010d4:	443b      	add	r3, r7
 80010d6:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80010da:	7d3b      	ldrb	r3, [r7, #20]
 80010dc:	3301      	adds	r3, #1
 80010de:	753b      	strb	r3, [r7, #20]
 80010e0:	7d3b      	ldrb	r3, [r7, #20]
 80010e2:	2b05      	cmp	r3, #5
 80010e4:	d9e9      	bls.n	80010ba <ILI9341_Draw_Char+0x3a>
		}

    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80010e6:	79bb      	ldrb	r3, [r7, #6]
 80010e8:	b298      	uxth	r0, r3
 80010ea:	797b      	ldrb	r3, [r7, #5]
 80010ec:	b299      	uxth	r1, r3
 80010ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010f0:	461a      	mov	r2, r3
 80010f2:	0052      	lsls	r2, r2, #1
 80010f4:	4413      	add	r3, r2
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010fc:	00db      	lsls	r3, r3, #3
 80010fe:	b29c      	uxth	r4, r3
 8001100:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	4623      	mov	r3, r4
 8001106:	f000 fc67 	bl	80019d8 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800110a:	2300      	movs	r3, #0
 800110c:	757b      	strb	r3, [r7, #21]
 800110e:	e047      	b.n	80011a0 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001110:	2300      	movs	r3, #0
 8001112:	75bb      	strb	r3, [r7, #22]
 8001114:	e03e      	b.n	8001194 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {
 8001116:	7d7b      	ldrb	r3, [r7, #21]
 8001118:	3318      	adds	r3, #24
 800111a:	443b      	add	r3, r7
 800111c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001120:	461a      	mov	r2, r3
 8001122:	7dbb      	ldrb	r3, [r7, #22]
 8001124:	fa42 f303 	asr.w	r3, r2, r3
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	2b00      	cmp	r3, #0
 800112e:	d02e      	beq.n	800118e <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8001130:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001132:	2b01      	cmp	r3, #1
 8001134:	d110      	bne.n	8001158 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8001136:	79bb      	ldrb	r3, [r7, #6]
 8001138:	b29a      	uxth	r2, r3
 800113a:	7d7b      	ldrb	r3, [r7, #21]
 800113c:	b29b      	uxth	r3, r3
 800113e:	4413      	add	r3, r2
 8001140:	b298      	uxth	r0, r3
 8001142:	797b      	ldrb	r3, [r7, #5]
 8001144:	b29a      	uxth	r2, r3
 8001146:	7dbb      	ldrb	r3, [r7, #22]
 8001148:	b29b      	uxth	r3, r3
 800114a:	4413      	add	r3, r2
 800114c:	b29b      	uxth	r3, r3
 800114e:	887a      	ldrh	r2, [r7, #2]
 8001150:	4619      	mov	r1, r3
 8001152:	f000 fb61 	bl	8001818 <ILI9341_Draw_Pixel>
 8001156:	e01a      	b.n	800118e <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8001158:	79bb      	ldrb	r3, [r7, #6]
 800115a:	b29a      	uxth	r2, r3
 800115c:	7d7b      	ldrb	r3, [r7, #21]
 800115e:	b29b      	uxth	r3, r3
 8001160:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001162:	fb11 f303 	smulbb	r3, r1, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	4413      	add	r3, r2
 800116a:	b298      	uxth	r0, r3
 800116c:	797b      	ldrb	r3, [r7, #5]
 800116e:	b29a      	uxth	r2, r3
 8001170:	7dbb      	ldrb	r3, [r7, #22]
 8001172:	b29b      	uxth	r3, r3
 8001174:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001176:	fb11 f303 	smulbb	r3, r1, r3
 800117a:	b29b      	uxth	r3, r3
 800117c:	4413      	add	r3, r2
 800117e:	b299      	uxth	r1, r3
 8001180:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8001182:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	4623      	mov	r3, r4
 800118a:	f000 fc25 	bl	80019d8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 800118e:	7dbb      	ldrb	r3, [r7, #22]
 8001190:	3301      	adds	r3, #1
 8001192:	75bb      	strb	r3, [r7, #22]
 8001194:	7dbb      	ldrb	r3, [r7, #22]
 8001196:	2b07      	cmp	r3, #7
 8001198:	d9bd      	bls.n	8001116 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 800119a:	7d7b      	ldrb	r3, [r7, #21]
 800119c:	3301      	adds	r3, #1
 800119e:	757b      	strb	r3, [r7, #21]
 80011a0:	7d7b      	ldrb	r3, [r7, #21]
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d9b4      	bls.n	8001110 <ILI9341_Draw_Char+0x90>
							}
            }
        }
    }
}
 80011a6:	bf00      	nop
 80011a8:	bf00      	nop
 80011aa:	371c      	adds	r7, #28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd90      	pop	{r4, r7, pc}
 80011b0:	0800f67c 	.word	0x0800f67c

080011b4 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af02      	add	r7, sp, #8
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	4608      	mov	r0, r1
 80011be:	4611      	mov	r1, r2
 80011c0:	461a      	mov	r2, r3
 80011c2:	4603      	mov	r3, r0
 80011c4:	70fb      	strb	r3, [r7, #3]
 80011c6:	460b      	mov	r3, r1
 80011c8:	70bb      	strb	r3, [r7, #2]
 80011ca:	4613      	mov	r3, r2
 80011cc:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80011ce:	e017      	b.n	8001200 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	607a      	str	r2, [r7, #4]
 80011d6:	7818      	ldrb	r0, [r3, #0]
 80011d8:	883c      	ldrh	r4, [r7, #0]
 80011da:	78ba      	ldrb	r2, [r7, #2]
 80011dc:	78f9      	ldrb	r1, [r7, #3]
 80011de:	8bbb      	ldrh	r3, [r7, #28]
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	8b3b      	ldrh	r3, [r7, #24]
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	4623      	mov	r3, r4
 80011e8:	f7ff ff4a 	bl	8001080 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80011ec:	8b3b      	ldrh	r3, [r7, #24]
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	461a      	mov	r2, r3
 80011f2:	0052      	lsls	r2, r2, #1
 80011f4:	4413      	add	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	4413      	add	r3, r2
 80011fe:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1e3      	bne.n	80011d0 <ILI9341_Draw_Text+0x1c>
    }
}
 8001208:	bf00      	nop
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	bd90      	pop	{r4, r7, pc}
	...

08001214 <ILI9341_SPI_Init>:
/* Global Variables ------------------------------------------------------------------*/
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8001218:	2200      	movs	r2, #0
 800121a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800121e:	4802      	ldr	r0, [pc, #8]	@ (8001228 <ILI9341_SPI_Init+0x14>)
 8001220:	f003 ffb8 	bl	8005194 <HAL_GPIO_WritePin>
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40020400 	.word	0x40020400

0800122c <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &SPI_Data, 1);
 8001236:	1dfb      	adds	r3, r7, #7
 8001238:	2201      	movs	r2, #1
 800123a:	4619      	mov	r1, r3
 800123c:	4803      	ldr	r0, [pc, #12]	@ (800124c <ILI9341_SPI_Send+0x20>)
 800123e:	f005 fd0b 	bl	8006c58 <HAL_SPI_Transmit_DMA>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	2000034c 	.word	0x2000034c

08001250 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001260:	480b      	ldr	r0, [pc, #44]	@ (8001290 <ILI9341_Write_Command+0x40>)
 8001262:	f003 ff97 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800126c:	4809      	ldr	r0, [pc, #36]	@ (8001294 <ILI9341_Write_Command+0x44>)
 800126e:	f003 ff91 	bl	8005194 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ffd9 	bl	800122c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800127a:	2201      	movs	r2, #1
 800127c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001280:	4803      	ldr	r0, [pc, #12]	@ (8001290 <ILI9341_Write_Command+0x40>)
 8001282:	f003 ff87 	bl	8005194 <HAL_GPIO_WritePin>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020400 	.word	0x40020400
 8001294:	40020000 	.word	0x40020000

08001298 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012a8:	480b      	ldr	r0, [pc, #44]	@ (80012d8 <ILI9341_Write_Data+0x40>)
 80012aa:	f003 ff73 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b4:	4809      	ldr	r0, [pc, #36]	@ (80012dc <ILI9341_Write_Data+0x44>)
 80012b6:	f003 ff6d 	bl	8005194 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ffb5 	bl	800122c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012c8:	4804      	ldr	r0, [pc, #16]	@ (80012dc <ILI9341_Write_Data+0x44>)
 80012ca:	f003 ff63 	bl	8005194 <HAL_GPIO_WritePin>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020400 	.word	0x40020400

080012e0 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4604      	mov	r4, r0
 80012e8:	4608      	mov	r0, r1
 80012ea:	4611      	mov	r1, r2
 80012ec:	461a      	mov	r2, r3
 80012ee:	4623      	mov	r3, r4
 80012f0:	80fb      	strh	r3, [r7, #6]
 80012f2:	4603      	mov	r3, r0
 80012f4:	80bb      	strh	r3, [r7, #4]
 80012f6:	460b      	mov	r3, r1
 80012f8:	807b      	strh	r3, [r7, #2]
 80012fa:	4613      	mov	r3, r2
 80012fc:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 80012fe:	202a      	movs	r0, #42	@ 0x2a
 8001300:	f7ff ffa6 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 8001304:	88fb      	ldrh	r3, [r7, #6]
 8001306:	0a1b      	lsrs	r3, r3, #8
 8001308:	b29b      	uxth	r3, r3
 800130a:	b2db      	uxtb	r3, r3
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ffc3 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8001312:	88fb      	ldrh	r3, [r7, #6]
 8001314:	b2db      	uxtb	r3, r3
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ffbe 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 800131c:	887b      	ldrh	r3, [r7, #2]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	b29b      	uxth	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff ffb7 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 800132a:	887b      	ldrh	r3, [r7, #2]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff ffb2 	bl	8001298 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8001334:	202b      	movs	r0, #43	@ 0x2b
 8001336:	f7ff ff8b 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 800133a:	88bb      	ldrh	r3, [r7, #4]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	b29b      	uxth	r3, r3
 8001340:	b2db      	uxtb	r3, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff ffa8 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8001348:	88bb      	ldrh	r3, [r7, #4]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ffa3 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8001352:	883b      	ldrh	r3, [r7, #0]
 8001354:	0a1b      	lsrs	r3, r3, #8
 8001356:	b29b      	uxth	r3, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ff9c 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8001360:	883b      	ldrh	r3, [r7, #0]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ff97 	bl	8001298 <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 800136a:	202c      	movs	r0, #44	@ 0x2c
 800136c:	f7ff ff70 	bl	8001250 <ILI9341_Write_Command>
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bd90      	pop	{r4, r7, pc}

08001378 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	2120      	movs	r1, #32
 8001380:	480a      	ldr	r0, [pc, #40]	@ (80013ac <ILI9341_Reset+0x34>)
 8001382:	f003 ff07 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001386:	20c8      	movs	r0, #200	@ 0xc8
 8001388:	f003 f8f2 	bl	8004570 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001392:	4806      	ldr	r0, [pc, #24]	@ (80013ac <ILI9341_Reset+0x34>)
 8001394:	f003 fefe 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001398:	20c8      	movs	r0, #200	@ 0xc8
 800139a:	f003 f8e9 	bl	8004570 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800139e:	2201      	movs	r2, #1
 80013a0:	2120      	movs	r1, #32
 80013a2:	4802      	ldr	r0, [pc, #8]	@ (80013ac <ILI9341_Reset+0x34>)
 80013a4:	f003 fef6 	bl	8005194 <HAL_GPIO_WritePin>
}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40020400 	.word	0x40020400

080013b0 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = Rotation;
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	73fb      	strb	r3, [r7, #15]

	ILI9341_Write_Command(0x36);
 80013be:	2036      	movs	r0, #54	@ 0x36
 80013c0:	f7ff ff46 	bl	8001250 <ILI9341_Write_Command>
	HAL_Delay(1);
 80013c4:	2001      	movs	r0, #1
 80013c6:	f003 f8d3 	bl	8004570 <HAL_Delay>

	switch (screen_rotation) {
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d837      	bhi.n	8001440 <ILI9341_Set_Rotation+0x90>
 80013d0:	a201      	add	r2, pc, #4	@ (adr r2, 80013d8 <ILI9341_Set_Rotation+0x28>)
 80013d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d6:	bf00      	nop
 80013d8:	080013e9 	.word	0x080013e9
 80013dc:	080013ff 	.word	0x080013ff
 80013e0:	08001415 	.word	0x08001415
 80013e4:	0800142b 	.word	0x0800142b
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 80013e8:	2048      	movs	r0, #72	@ 0x48
 80013ea:	f7ff ff55 	bl	8001298 <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 80013ee:	4b17      	ldr	r3, [pc, #92]	@ (800144c <ILI9341_Set_Rotation+0x9c>)
 80013f0:	22f0      	movs	r2, #240	@ 0xf0
 80013f2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80013f4:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <ILI9341_Set_Rotation+0xa0>)
 80013f6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80013fa:	801a      	strh	r2, [r3, #0]
		break;
 80013fc:	e021      	b.n	8001442 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_1:
		ILI9341_Write_Data(0x20 | 0x08);
 80013fe:	2028      	movs	r0, #40	@ 0x28
 8001400:	f7ff ff4a 	bl	8001298 <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <ILI9341_Set_Rotation+0x9c>)
 8001406:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800140a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <ILI9341_Set_Rotation+0xa0>)
 800140e:	22f0      	movs	r2, #240	@ 0xf0
 8001410:	801a      	strh	r2, [r3, #0]
		break;
 8001412:	e016      	b.n	8001442 <ILI9341_Set_Rotation+0x92>
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8001414:	2088      	movs	r0, #136	@ 0x88
 8001416:	f7ff ff3f 	bl	8001298 <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 800141a:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <ILI9341_Set_Rotation+0x9c>)
 800141c:	22f0      	movs	r2, #240	@ 0xf0
 800141e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001420:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <ILI9341_Set_Rotation+0xa0>)
 8001422:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001426:	801a      	strh	r2, [r3, #0]
		break;
 8001428:	e00b      	b.n	8001442 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 800142a:	20e8      	movs	r0, #232	@ 0xe8
 800142c:	f7ff ff34 	bl	8001298 <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <ILI9341_Set_Rotation+0x9c>)
 8001432:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001436:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001438:	4b05      	ldr	r3, [pc, #20]	@ (8001450 <ILI9341_Set_Rotation+0xa0>)
 800143a:	22f0      	movs	r2, #240	@ 0xf0
 800143c:	801a      	strh	r2, [r3, #0]
		break;
 800143e:	e000      	b.n	8001442 <ILI9341_Set_Rotation+0x92>
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
 8001440:	bf00      	nop
	}
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000002 	.word	0x20000002
 8001450:	20000000 	.word	0x20000000

08001454 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001458:	2201      	movs	r2, #1
 800145a:	2120      	movs	r1, #32
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <ILI9341_Enable+0x14>)
 800145e:	f003 fe99 	bl	8005194 <HAL_GPIO_WritePin>
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40020400 	.word	0x40020400

0800146c <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void) {
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8001470:	f7ff fff0 	bl	8001454 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8001474:	f7ff fece 	bl	8001214 <ILI9341_SPI_Init>
	ILI9341_Reset();
 8001478:	f7ff ff7e 	bl	8001378 <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 800147c:	2001      	movs	r0, #1
 800147e:	f7ff fee7 	bl	8001250 <ILI9341_Write_Command>
	HAL_Delay(1000);
 8001482:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001486:	f003 f873 	bl	8004570 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 800148a:	20cb      	movs	r0, #203	@ 0xcb
 800148c:	f7ff fee0 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8001490:	2039      	movs	r0, #57	@ 0x39
 8001492:	f7ff ff01 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8001496:	202c      	movs	r0, #44	@ 0x2c
 8001498:	f7ff fefe 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 800149c:	2000      	movs	r0, #0
 800149e:	f7ff fefb 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 80014a2:	2034      	movs	r0, #52	@ 0x34
 80014a4:	f7ff fef8 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 80014a8:	2002      	movs	r0, #2
 80014aa:	f7ff fef5 	bl	8001298 <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 80014ae:	20cf      	movs	r0, #207	@ 0xcf
 80014b0:	f7ff fece 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f7ff feef 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 80014ba:	20c1      	movs	r0, #193	@ 0xc1
 80014bc:	f7ff feec 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 80014c0:	2030      	movs	r0, #48	@ 0x30
 80014c2:	f7ff fee9 	bl	8001298 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 80014c6:	20e8      	movs	r0, #232	@ 0xe8
 80014c8:	f7ff fec2 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 80014cc:	2085      	movs	r0, #133	@ 0x85
 80014ce:	f7ff fee3 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff fee0 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 80014d8:	2078      	movs	r0, #120	@ 0x78
 80014da:	f7ff fedd 	bl	8001298 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 80014de:	20ea      	movs	r0, #234	@ 0xea
 80014e0:	f7ff feb6 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff fed7 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff fed4 	bl	8001298 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 80014f0:	20ed      	movs	r0, #237	@ 0xed
 80014f2:	f7ff fead 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 80014f6:	2064      	movs	r0, #100	@ 0x64
 80014f8:	f7ff fece 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80014fc:	2003      	movs	r0, #3
 80014fe:	f7ff fecb 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8001502:	2012      	movs	r0, #18
 8001504:	f7ff fec8 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8001508:	2081      	movs	r0, #129	@ 0x81
 800150a:	f7ff fec5 	bl	8001298 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 800150e:	20f7      	movs	r0, #247	@ 0xf7
 8001510:	f7ff fe9e 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8001514:	2020      	movs	r0, #32
 8001516:	f7ff febf 	bl	8001298 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 800151a:	20c0      	movs	r0, #192	@ 0xc0
 800151c:	f7ff fe98 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8001520:	2023      	movs	r0, #35	@ 0x23
 8001522:	f7ff feb9 	bl	8001298 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8001526:	20c1      	movs	r0, #193	@ 0xc1
 8001528:	f7ff fe92 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 800152c:	2010      	movs	r0, #16
 800152e:	f7ff feb3 	bl	8001298 <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8001532:	20c5      	movs	r0, #197	@ 0xc5
 8001534:	f7ff fe8c 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8001538:	203e      	movs	r0, #62	@ 0x3e
 800153a:	f7ff fead 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 800153e:	2028      	movs	r0, #40	@ 0x28
 8001540:	f7ff feaa 	bl	8001298 <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8001544:	20c7      	movs	r0, #199	@ 0xc7
 8001546:	f7ff fe83 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 800154a:	2086      	movs	r0, #134	@ 0x86
 800154c:	f7ff fea4 	bl	8001298 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8001550:	2036      	movs	r0, #54	@ 0x36
 8001552:	f7ff fe7d 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8001556:	2048      	movs	r0, #72	@ 0x48
 8001558:	f7ff fe9e 	bl	8001298 <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 800155c:	203a      	movs	r0, #58	@ 0x3a
 800155e:	f7ff fe77 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8001562:	2055      	movs	r0, #85	@ 0x55
 8001564:	f7ff fe98 	bl	8001298 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8001568:	20b1      	movs	r0, #177	@ 0xb1
 800156a:	f7ff fe71 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800156e:	2000      	movs	r0, #0
 8001570:	f7ff fe92 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8001574:	2018      	movs	r0, #24
 8001576:	f7ff fe8f 	bl	8001298 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 800157a:	20b6      	movs	r0, #182	@ 0xb6
 800157c:	f7ff fe68 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8001580:	2008      	movs	r0, #8
 8001582:	f7ff fe89 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8001586:	2082      	movs	r0, #130	@ 0x82
 8001588:	f7ff fe86 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 800158c:	2027      	movs	r0, #39	@ 0x27
 800158e:	f7ff fe83 	bl	8001298 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8001592:	20f2      	movs	r0, #242	@ 0xf2
 8001594:	f7ff fe5c 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001598:	2000      	movs	r0, #0
 800159a:	f7ff fe7d 	bl	8001298 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 800159e:	2026      	movs	r0, #38	@ 0x26
 80015a0:	f7ff fe56 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 80015a4:	2001      	movs	r0, #1
 80015a6:	f7ff fe77 	bl	8001298 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 80015aa:	20e0      	movs	r0, #224	@ 0xe0
 80015ac:	f7ff fe50 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 80015b0:	200f      	movs	r0, #15
 80015b2:	f7ff fe71 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80015b6:	2031      	movs	r0, #49	@ 0x31
 80015b8:	f7ff fe6e 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 80015bc:	202b      	movs	r0, #43	@ 0x2b
 80015be:	f7ff fe6b 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 80015c2:	200c      	movs	r0, #12
 80015c4:	f7ff fe68 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80015c8:	200e      	movs	r0, #14
 80015ca:	f7ff fe65 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 80015ce:	2008      	movs	r0, #8
 80015d0:	f7ff fe62 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 80015d4:	204e      	movs	r0, #78	@ 0x4e
 80015d6:	f7ff fe5f 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 80015da:	20f1      	movs	r0, #241	@ 0xf1
 80015dc:	f7ff fe5c 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 80015e0:	2037      	movs	r0, #55	@ 0x37
 80015e2:	f7ff fe59 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 80015e6:	2007      	movs	r0, #7
 80015e8:	f7ff fe56 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 80015ec:	2010      	movs	r0, #16
 80015ee:	f7ff fe53 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80015f2:	2003      	movs	r0, #3
 80015f4:	f7ff fe50 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80015f8:	200e      	movs	r0, #14
 80015fa:	f7ff fe4d 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 80015fe:	2009      	movs	r0, #9
 8001600:	f7ff fe4a 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff fe47 	bl	8001298 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 800160a:	20e1      	movs	r0, #225	@ 0xe1
 800160c:	f7ff fe20 	bl	8001250 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001610:	2000      	movs	r0, #0
 8001612:	f7ff fe41 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8001616:	200e      	movs	r0, #14
 8001618:	f7ff fe3e 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 800161c:	2014      	movs	r0, #20
 800161e:	f7ff fe3b 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001622:	2003      	movs	r0, #3
 8001624:	f7ff fe38 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8001628:	2011      	movs	r0, #17
 800162a:	f7ff fe35 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 800162e:	2007      	movs	r0, #7
 8001630:	f7ff fe32 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8001634:	2031      	movs	r0, #49	@ 0x31
 8001636:	f7ff fe2f 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 800163a:	20c1      	movs	r0, #193	@ 0xc1
 800163c:	f7ff fe2c 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8001640:	2048      	movs	r0, #72	@ 0x48
 8001642:	f7ff fe29 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8001646:	2008      	movs	r0, #8
 8001648:	f7ff fe26 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 800164c:	200f      	movs	r0, #15
 800164e:	f7ff fe23 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8001652:	200c      	movs	r0, #12
 8001654:	f7ff fe20 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8001658:	2031      	movs	r0, #49	@ 0x31
 800165a:	f7ff fe1d 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 800165e:	2036      	movs	r0, #54	@ 0x36
 8001660:	f7ff fe1a 	bl	8001298 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001664:	200f      	movs	r0, #15
 8001666:	f7ff fe17 	bl	8001298 <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 800166a:	2011      	movs	r0, #17
 800166c:	f7ff fdf0 	bl	8001250 <ILI9341_Write_Command>
	HAL_Delay(120);
 8001670:	2078      	movs	r0, #120	@ 0x78
 8001672:	f002 ff7d 	bl	8004570 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8001676:	2029      	movs	r0, #41	@ 0x29
 8001678:	f7ff fdea 	bl	8001250 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff fe97 	bl	80013b0 <ILI9341_Set_Rotation>
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8001688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800168c:	b08d      	sub	sp, #52	@ 0x34
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	6039      	str	r1, [r7, #0]
 8001694:	80fb      	strh	r3, [r7, #6]
 8001696:	466b      	mov	r3, sp
 8001698:	461e      	mov	r6, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if ((Size * 2) < BURST_MAX_SIZE) {
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016a6:	d202      	bcs.n	80016ae <ILI9341_Draw_Colour_Burst+0x26>
		Buffer_Size = Size;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016ac:	e002      	b.n	80016b4 <ILI9341_Draw_Colour_Burst+0x2c>
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 80016ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80016b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80016b4:	2201      	movs	r2, #1
 80016b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016ba:	4841      	ldr	r0, [pc, #260]	@ (80017c0 <ILI9341_Draw_Colour_Burst+0x138>)
 80016bc:	f003 fd6a 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016c6:	483f      	ldr	r0, [pc, #252]	@ (80017c4 <ILI9341_Draw_Colour_Burst+0x13c>)
 80016c8:	f003 fd64 	bl	8005194 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	0a1b      	lsrs	r3, r3, #8
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	;
	unsigned char burst_buffer[Buffer_Size];
 80016d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80016d8:	460b      	mov	r3, r1
 80016da:	3b01      	subs	r3, #1
 80016dc:	61fb      	str	r3, [r7, #28]
 80016de:	2300      	movs	r3, #0
 80016e0:	4688      	mov	r8, r1
 80016e2:	4699      	mov	r9, r3
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016f8:	2300      	movs	r3, #0
 80016fa:	460c      	mov	r4, r1
 80016fc:	461d      	mov	r5, r3
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	00eb      	lsls	r3, r5, #3
 8001708:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800170c:	00e2      	lsls	r2, r4, #3
 800170e:	1dcb      	adds	r3, r1, #7
 8001710:	08db      	lsrs	r3, r3, #3
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	ebad 0d03 	sub.w	sp, sp, r3
 8001718:	466b      	mov	r3, sp
 800171a:	3300      	adds	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 800171e:	2300      	movs	r3, #0
 8001720:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001722:	e00e      	b.n	8001742 <ILI9341_Draw_Colour_Burst+0xba>
		burst_buffer[j] = chifted;
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001728:	4413      	add	r3, r2
 800172a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800172e:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = Colour;
 8001730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001732:	3301      	adds	r3, #1
 8001734:	88fa      	ldrh	r2, [r7, #6]
 8001736:	b2d1      	uxtb	r1, r2
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 800173c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800173e:	3302      	adds	r3, #2
 8001740:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001746:	429a      	cmp	r2, r3
 8001748:	d3ec      	bcc.n	8001724 <ILI9341_Draw_Colour_Burst+0x9c>
	}

	uint32_t Sending_Size = Size * 2;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001754:	fbb2 f3f3 	udiv	r3, r2, r3
 8001758:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800175e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001762:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001764:	fb01 f202 	mul.w	r2, r1, r2
 8001768:	1a9b      	subs	r3, r3, r2
 800176a:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0) {
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d011      	beq.n	8001796 <ILI9341_Draw_Colour_Burst+0x10e>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
 8001776:	e00a      	b.n	800178e <ILI9341_Draw_Colour_Burst+0x106>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 8001778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800177a:	b29a      	uxth	r2, r3
 800177c:	f04f 33ff 	mov.w	r3, #4294967295
 8001780:	69b9      	ldr	r1, [r7, #24]
 8001782:	4811      	ldr	r0, [pc, #68]	@ (80017c8 <ILI9341_Draw_Colour_Burst+0x140>)
 8001784:	f005 f923 	bl	80069ce <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8001788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178a:	3301      	adds	r3, #1
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
 800178e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	429a      	cmp	r2, r3
 8001794:	d3f0      	bcc.n	8001778 <ILI9341_Draw_Colour_Burst+0xf0>
					Buffer_Size, HAL_MAX_DELAY);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	b29a      	uxth	r2, r3
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	69b9      	ldr	r1, [r7, #24]
 80017a0:	4809      	ldr	r0, [pc, #36]	@ (80017c8 <ILI9341_Draw_Colour_Burst+0x140>)
 80017a2:	f005 f914 	bl	80069ce <HAL_SPI_Transmit>
			Remainder_from_block, HAL_MAX_DELAY);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80017a6:	2201      	movs	r2, #1
 80017a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017ac:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <ILI9341_Draw_Colour_Burst+0x13c>)
 80017ae:	f003 fcf1 	bl	8005194 <HAL_GPIO_WritePin>
 80017b2:	46b5      	mov	sp, r6
}
 80017b4:	bf00      	nop
 80017b6:	3734      	adds	r7, #52	@ 0x34
 80017b8:	46bd      	mov	sp, r7
 80017ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80017be:	bf00      	nop
 80017c0:	40020000 	.word	0x40020000
 80017c4:	40020400 	.word	0x40020400
 80017c8:	2000034c 	.word	0x2000034c

080017cc <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <ILI9341_Fill_Screen+0x44>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	b29a      	uxth	r2, r3
 80017dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <ILI9341_Fill_Screen+0x48>)
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	2100      	movs	r1, #0
 80017e4:	2000      	movs	r0, #0
 80017e6:	f7ff fd7b 	bl	80012e0 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 80017ea:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <ILI9341_Fill_Screen+0x44>)
 80017ec:	881b      	ldrh	r3, [r3, #0]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <ILI9341_Fill_Screen+0x48>)
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	fb02 f303 	mul.w	r3, r2, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff ff40 	bl	8001688 <ILI9341_Draw_Colour_Burst>
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000002 	.word	0x20000002
 8001814:	20000000 	.word	0x20000000

08001818 <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	80fb      	strh	r3, [r7, #6]
 8001822:	460b      	mov	r3, r1
 8001824:	80bb      	strh	r3, [r7, #4]
 8001826:	4613      	mov	r3, r2
 8001828:	807b      	strh	r3, [r7, #2]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 800182a:	4b66      	ldr	r3, [pc, #408]	@ (80019c4 <ILI9341_Draw_Pixel+0x1ac>)
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	b29b      	uxth	r3, r3
 8001830:	88fa      	ldrh	r2, [r7, #6]
 8001832:	429a      	cmp	r2, r3
 8001834:	f080 80c1 	bcs.w	80019ba <ILI9341_Draw_Pixel+0x1a2>
 8001838:	4b63      	ldr	r3, [pc, #396]	@ (80019c8 <ILI9341_Draw_Pixel+0x1b0>)
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	b29b      	uxth	r3, r3
 800183e:	88ba      	ldrh	r2, [r7, #4]
 8001840:	429a      	cmp	r2, r3
 8001842:	f080 80ba 	bcs.w	80019ba <ILI9341_Draw_Pixel+0x1a2>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800184c:	485f      	ldr	r0, [pc, #380]	@ (80019cc <ILI9341_Draw_Pixel+0x1b4>)
 800184e:	f003 fca1 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001858:	485d      	ldr	r0, [pc, #372]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 800185a:	f003 fc9b 	bl	8005194 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 800185e:	202a      	movs	r0, #42	@ 0x2a
 8001860:	f7ff fce4 	bl	800122c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001864:	2201      	movs	r2, #1
 8001866:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800186a:	4858      	ldr	r0, [pc, #352]	@ (80019cc <ILI9341_Draw_Pixel+0x1b4>)
 800186c:	f003 fc92 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001870:	2201      	movs	r2, #1
 8001872:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001876:	4856      	ldr	r0, [pc, #344]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 8001878:	f003 fc8c 	bl	8005194 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001882:	4853      	ldr	r0, [pc, #332]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 8001884:	f003 fc86 	bl	8005194 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8001888:	88fb      	ldrh	r3, [r7, #6]
 800188a:	0a1b      	lsrs	r3, r3, #8
 800188c:	b29b      	uxth	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	753b      	strb	r3, [r7, #20]
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	b2db      	uxtb	r3, r3
 8001896:	757b      	strb	r3, [r7, #21]
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	3301      	adds	r3, #1
 800189c:	121b      	asrs	r3, r3, #8
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	75bb      	strb	r3, [r7, #22]
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	3301      	adds	r3, #1
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, HAL_MAX_DELAY);
 80018ac:	f107 0114 	add.w	r1, r7, #20
 80018b0:	f04f 33ff 	mov.w	r3, #4294967295
 80018b4:	2204      	movs	r2, #4
 80018b6:	4847      	ldr	r0, [pc, #284]	@ (80019d4 <ILI9341_Draw_Pixel+0x1bc>)
 80018b8:	f005 f889 	bl	80069ce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018c2:	4843      	ldr	r0, [pc, #268]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 80018c4:	f003 fc66 	bl	8005194 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018ce:	483f      	ldr	r0, [pc, #252]	@ (80019cc <ILI9341_Draw_Pixel+0x1b4>)
 80018d0:	f003 fc60 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80018d4:	2200      	movs	r2, #0
 80018d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018da:	483d      	ldr	r0, [pc, #244]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 80018dc:	f003 fc5a 	bl	8005194 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 80018e0:	202b      	movs	r0, #43	@ 0x2b
 80018e2:	f7ff fca3 	bl	800122c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80018e6:	2201      	movs	r2, #1
 80018e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018ec:	4837      	ldr	r0, [pc, #220]	@ (80019cc <ILI9341_Draw_Pixel+0x1b4>)
 80018ee:	f003 fc51 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018f2:	2201      	movs	r2, #1
 80018f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018f8:	4835      	ldr	r0, [pc, #212]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 80018fa:	f003 fc4b 	bl	8005194 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80018fe:	2200      	movs	r2, #0
 8001900:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001904:	4832      	ldr	r0, [pc, #200]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 8001906:	f003 fc45 	bl	8005194 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 800190a:	88bb      	ldrh	r3, [r7, #4]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	b29b      	uxth	r3, r3
 8001910:	b2db      	uxtb	r3, r3
 8001912:	743b      	strb	r3, [r7, #16]
 8001914:	88bb      	ldrh	r3, [r7, #4]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	747b      	strb	r3, [r7, #17]
 800191a:	88bb      	ldrh	r3, [r7, #4]
 800191c:	3301      	adds	r3, #1
 800191e:	121b      	asrs	r3, r3, #8
 8001920:	b2db      	uxtb	r3, r3
 8001922:	74bb      	strb	r3, [r7, #18]
 8001924:	88bb      	ldrh	r3, [r7, #4]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	3301      	adds	r3, #1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	74fb      	strb	r3, [r7, #19]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, HAL_MAX_DELAY);
 800192e:	f107 0110 	add.w	r1, r7, #16
 8001932:	f04f 33ff 	mov.w	r3, #4294967295
 8001936:	2204      	movs	r2, #4
 8001938:	4826      	ldr	r0, [pc, #152]	@ (80019d4 <ILI9341_Draw_Pixel+0x1bc>)
 800193a:	f005 f848 	bl	80069ce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800193e:	2201      	movs	r2, #1
 8001940:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001944:	4822      	ldr	r0, [pc, #136]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 8001946:	f003 fc25 	bl	8005194 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001950:	481e      	ldr	r0, [pc, #120]	@ (80019cc <ILI9341_Draw_Pixel+0x1b4>)
 8001952:	f003 fc1f 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001956:	2200      	movs	r2, #0
 8001958:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800195c:	481c      	ldr	r0, [pc, #112]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 800195e:	f003 fc19 	bl	8005194 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8001962:	202c      	movs	r0, #44	@ 0x2c
 8001964:	f7ff fc62 	bl	800122c <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001968:	2201      	movs	r2, #1
 800196a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800196e:	4817      	ldr	r0, [pc, #92]	@ (80019cc <ILI9341_Draw_Pixel+0x1b4>)
 8001970:	f003 fc10 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800197a:	4815      	ldr	r0, [pc, #84]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 800197c:	f003 fc0a 	bl	8005194 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001986:	4812      	ldr	r0, [pc, #72]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 8001988:	f003 fc04 	bl	8005194 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	b29b      	uxth	r3, r3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	733b      	strb	r3, [r7, #12]
 8001996:	887b      	ldrh	r3, [r7, #2]
 8001998:	b2db      	uxtb	r3, r3
 800199a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, HAL_MAX_DELAY);
 800199c:	f107 010c 	add.w	r1, r7, #12
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295
 80019a4:	2202      	movs	r2, #2
 80019a6:	480b      	ldr	r0, [pc, #44]	@ (80019d4 <ILI9341_Draw_Pixel+0x1bc>)
 80019a8:	f005 f811 	bl	80069ce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019ac:	2201      	movs	r2, #1
 80019ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019b2:	4807      	ldr	r0, [pc, #28]	@ (80019d0 <ILI9341_Draw_Pixel+0x1b8>)
 80019b4:	f003 fbee 	bl	8005194 <HAL_GPIO_WritePin>
 80019b8:	e000      	b.n	80019bc <ILI9341_Draw_Pixel+0x1a4>
		return;	//OUT OF BOUNDS!
 80019ba:	bf00      	nop

}
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000002 	.word	0x20000002
 80019c8:	20000000 	.word	0x20000000
 80019cc:	40020000 	.word	0x40020000
 80019d0:	40020400 	.word	0x40020400
 80019d4:	2000034c 	.word	0x2000034c

080019d8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 80019d8:	b590      	push	{r4, r7, lr}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4604      	mov	r4, r0
 80019e0:	4608      	mov	r0, r1
 80019e2:	4611      	mov	r1, r2
 80019e4:	461a      	mov	r2, r3
 80019e6:	4623      	mov	r3, r4
 80019e8:	80fb      	strh	r3, [r7, #6]
 80019ea:	4603      	mov	r3, r0
 80019ec:	80bb      	strh	r3, [r7, #4]
 80019ee:	460b      	mov	r3, r1
 80019f0:	807b      	strh	r3, [r7, #2]
 80019f2:	4613      	mov	r3, r2
 80019f4:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 80019f6:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <ILI9341_Draw_Rectangle+0xb0>)
 80019f8:	881b      	ldrh	r3, [r3, #0]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	88fa      	ldrh	r2, [r7, #6]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d23d      	bcs.n	8001a7e <ILI9341_Draw_Rectangle+0xa6>
 8001a02:	4b22      	ldr	r3, [pc, #136]	@ (8001a8c <ILI9341_Draw_Rectangle+0xb4>)
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	88ba      	ldrh	r2, [r7, #4]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d237      	bcs.n	8001a7e <ILI9341_Draw_Rectangle+0xa6>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8001a0e:	88fa      	ldrh	r2, [r7, #6]
 8001a10:	887b      	ldrh	r3, [r7, #2]
 8001a12:	4413      	add	r3, r2
 8001a14:	4a1c      	ldr	r2, [pc, #112]	@ (8001a88 <ILI9341_Draw_Rectangle+0xb0>)
 8001a16:	8812      	ldrh	r2, [r2, #0]
 8001a18:	b292      	uxth	r2, r2
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	dd05      	ble.n	8001a2a <ILI9341_Draw_Rectangle+0x52>
		Width = LCD_WIDTH - X;
 8001a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a88 <ILI9341_Draw_Rectangle+0xb0>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	88fb      	ldrh	r3, [r7, #6]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	807b      	strh	r3, [r7, #2]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8001a2a:	88ba      	ldrh	r2, [r7, #4]
 8001a2c:	883b      	ldrh	r3, [r7, #0]
 8001a2e:	4413      	add	r3, r2
 8001a30:	4a16      	ldr	r2, [pc, #88]	@ (8001a8c <ILI9341_Draw_Rectangle+0xb4>)
 8001a32:	8812      	ldrh	r2, [r2, #0]
 8001a34:	b292      	uxth	r2, r2
 8001a36:	4293      	cmp	r3, r2
 8001a38:	dd05      	ble.n	8001a46 <ILI9341_Draw_Rectangle+0x6e>
		Height = LCD_HEIGHT - Y;
 8001a3a:	4b14      	ldr	r3, [pc, #80]	@ (8001a8c <ILI9341_Draw_Rectangle+0xb4>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	88bb      	ldrh	r3, [r7, #4]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	803b      	strh	r3, [r7, #0]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8001a46:	88fa      	ldrh	r2, [r7, #6]
 8001a48:	887b      	ldrh	r3, [r7, #2]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	b29c      	uxth	r4, r3
 8001a52:	88ba      	ldrh	r2, [r7, #4]
 8001a54:	883b      	ldrh	r3, [r7, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	88b9      	ldrh	r1, [r7, #4]
 8001a60:	88f8      	ldrh	r0, [r7, #6]
 8001a62:	4622      	mov	r2, r4
 8001a64:	f7ff fc3c 	bl	80012e0 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8001a68:	883b      	ldrh	r3, [r7, #0]
 8001a6a:	887a      	ldrh	r2, [r7, #2]
 8001a6c:	fb02 f303 	mul.w	r3, r2, r3
 8001a70:	461a      	mov	r2, r3
 8001a72:	8b3b      	ldrh	r3, [r7, #24]
 8001a74:	4611      	mov	r1, r2
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fe06 	bl	8001688 <ILI9341_Draw_Colour_Burst>
 8001a7c:	e000      	b.n	8001a80 <ILI9341_Draw_Rectangle+0xa8>
		return;
 8001a7e:	bf00      	nop
}
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd90      	pop	{r4, r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000002 	.word	0x20000002
 8001a8c:	20000000 	.word	0x20000000

08001a90 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Colour) {
 8001a90:	b590      	push	{r4, r7, lr}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4604      	mov	r4, r0
 8001a98:	4608      	mov	r0, r1
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4623      	mov	r3, r4
 8001aa0:	80fb      	strh	r3, [r7, #6]
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	80bb      	strh	r3, [r7, #4]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	807b      	strh	r3, [r7, #2]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001aae:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	88fa      	ldrh	r2, [r7, #6]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d225      	bcs.n	8001b06 <ILI9341_Draw_Horizontal_Line+0x76>
 8001aba:	4b16      	ldr	r3, [pc, #88]	@ (8001b14 <ILI9341_Draw_Horizontal_Line+0x84>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	88ba      	ldrh	r2, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d21f      	bcs.n	8001b06 <ILI9341_Draw_Horizontal_Line+0x76>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8001ac6:	88fa      	ldrh	r2, [r7, #6]
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	4413      	add	r3, r2
 8001acc:	4a10      	ldr	r2, [pc, #64]	@ (8001b10 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001ace:	8812      	ldrh	r2, [r2, #0]
 8001ad0:	b292      	uxth	r2, r2
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	dd05      	ble.n	8001ae2 <ILI9341_Draw_Horizontal_Line+0x52>
		Width = LCD_WIDTH - X;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	88fb      	ldrh	r3, [r7, #6]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y);
 8001ae2:	88fa      	ldrh	r2, [r7, #6]
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	3b01      	subs	r3, #1
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	88bb      	ldrh	r3, [r7, #4]
 8001af0:	88b9      	ldrh	r1, [r7, #4]
 8001af2:	88f8      	ldrh	r0, [r7, #6]
 8001af4:	f7ff fbf4 	bl	80012e0 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Width);
 8001af8:	887a      	ldrh	r2, [r7, #2]
 8001afa:	883b      	ldrh	r3, [r7, #0]
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fdc2 	bl	8001688 <ILI9341_Draw_Colour_Burst>
 8001b04:	e000      	b.n	8001b08 <ILI9341_Draw_Horizontal_Line+0x78>
		return;
 8001b06:	bf00      	nop
}
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd90      	pop	{r4, r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000002 	.word	0x20000002
 8001b14:	20000000 	.word	0x20000000

08001b18 <biquad_reset>:
#ifndef M_PI
#define M_PI 3.14159265358979323846
#endif

void biquad_reset(Biquad *q)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    if (!q) return;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d010      	beq.n	8001b48 <biquad_reset+0x30>
    q->x1 = q->x2 = 0.0f;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	619a      	str	r2, [r3, #24]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	699a      	ldr	r2, [r3, #24]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	615a      	str	r2, [r3, #20]
    q->y1 = q->y2 = 0.0f;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	621a      	str	r2, [r3, #32]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1a      	ldr	r2, [r3, #32]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	61da      	str	r2, [r3, #28]
 8001b46:	e000      	b.n	8001b4a <biquad_reset+0x32>
    if (!q) return;
 8001b48:	bf00      	nop
}
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <biquad_set_lpf>:

void biquad_set_lpf(Biquad *q, float Fs, float Fc, float Q)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b090      	sub	sp, #64	@ 0x40
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b60:	edc7 0a01 	vstr	s1, [r7, #4]
 8001b64:	ed87 1a00 	vstr	s2, [r7]
    if (!q) return;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 80c5 	beq.w	8001cfa <biquad_set_lpf+0x1a6>

    // safety clamp
    if (Fs <= 0.0f) Fs = 48000.0f;
 8001b70:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7c:	d801      	bhi.n	8001b82 <biquad_set_lpf+0x2e>
 8001b7e:	4b61      	ldr	r3, [pc, #388]	@ (8001d04 <biquad_set_lpf+0x1b0>)
 8001b80:	60bb      	str	r3, [r7, #8]
    if (Fc < 1.0f) Fc = 1.0f;
 8001b82:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b92:	d502      	bpl.n	8001b9a <biquad_set_lpf+0x46>
 8001b94:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b98:	607b      	str	r3, [r7, #4]
    float nyq = Fs * 0.5f;
 8001b9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b9e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001ba2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    if (Fc > nyq * 0.45f) Fc = nyq * 0.45f;
 8001baa:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001bae:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001d08 <biquad_set_lpf+0x1b4>
 8001bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc2:	dd07      	ble.n	8001bd4 <biquad_set_lpf+0x80>
 8001bc4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001bc8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001d08 <biquad_set_lpf+0x1b4>
 8001bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd0:	edc7 7a01 	vstr	s15, [r7, #4]
    if (Q < 0.1f) Q = 0.1f;
 8001bd4:	edd7 7a00 	vldr	s15, [r7]
 8001bd8:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001d0c <biquad_set_lpf+0x1b8>
 8001bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be4:	d501      	bpl.n	8001bea <biquad_set_lpf+0x96>
 8001be6:	4b4a      	ldr	r3, [pc, #296]	@ (8001d10 <biquad_set_lpf+0x1bc>)
 8001be8:	603b      	str	r3, [r7, #0]

    float w0   = 2.0f * (float)M_PI * Fc / Fs;
 8001bea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bee:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001d14 <biquad_set_lpf+0x1c0>
 8001bf2:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001bf6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bfe:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float cos0 = cosf(w0);
 8001c02:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001c06:	f00b ff5f 	bl	800dac8 <cosf>
 8001c0a:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sin0 = sinf(w0);
 8001c0e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001c12:	f00b ff9d 	bl	800db50 <sinf>
 8001c16:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float alpha = sin0 / (2.0f * Q);
 8001c1a:	edd7 7a00 	vldr	s15, [r7]
 8001c1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001c22:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // RBJ low-pass (unnormalized)
    float b0 = (1.0f - cos0) * 0.5f;
 8001c2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c32:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c3a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c42:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float b1 =  1.0f - cos0;
 8001c46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c4a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c52:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float b2 = (1.0f - cos0) * 0.5f;
 8001c56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c5a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c62:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c6a:	edc7 7a08 	vstr	s15, [r7, #32]
    float a0 =  1.0f + alpha;
 8001c6e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c7a:	edc7 7a07 	vstr	s15, [r7, #28]
    float a1 = -2.0f * cos0;
 8001c7e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c82:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001c86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c8a:	edc7 7a06 	vstr	s15, [r7, #24]
    float a2 =  1.0f - alpha;
 8001c8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c92:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001c96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c9a:	edc7 7a05 	vstr	s15, [r7, #20]

    // normalize so that a0 == 1
    q->b0 = b0 / a0;
 8001c9e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001ca2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ca6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	edc3 7a00 	vstr	s15, [r3]
    q->b1 = b1 / a0;
 8001cb0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001cb4:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	edc3 7a01 	vstr	s15, [r3, #4]
    q->b2 = b2 / a0;
 8001cc2:	edd7 6a08 	vldr	s13, [r7, #32]
 8001cc6:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	edc3 7a02 	vstr	s15, [r3, #8]
    q->a1 = a1 / a0;
 8001cd4:	edd7 6a06 	vldr	s13, [r7, #24]
 8001cd8:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	edc3 7a03 	vstr	s15, [r3, #12]
    q->a2 = a2 / a0;
 8001ce6:	edd7 6a05 	vldr	s13, [r7, #20]
 8001cea:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	edc3 7a04 	vstr	s15, [r3, #16]
 8001cf8:	e000      	b.n	8001cfc <biquad_set_lpf+0x1a8>
    if (!q) return;
 8001cfa:	bf00      	nop
}
 8001cfc:	3740      	adds	r7, #64	@ 0x40
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	473b8000 	.word	0x473b8000
 8001d08:	3ee66666 	.word	0x3ee66666
 8001d0c:	3dcccccd 	.word	0x3dcccccd
 8001d10:	3dcccccd 	.word	0x3dcccccd
 8001d14:	40c90fdb 	.word	0x40c90fdb

08001d18 <biquad_process>:

float biquad_process(Biquad *q, float x)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	ed87 0a00 	vstr	s0, [r7]
    // Direct Form I
	// y = b0*x + b1*x1 + b2*x2 - a1*y1 - a2*y2;

    float y = q->b0 * x
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	ed93 7a00 	vldr	s14, [r3]
 8001d2a:	edd7 7a00 	vldr	s15, [r7]
 8001d2e:	ee27 7a27 	vmul.f32	s14, s14, s15
            + q->b1 * q->x1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	edd3 6a01 	vldr	s13, [r3, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d42:	ee37 7a27 	vadd.f32	s14, s14, s15
            + q->b2 * q->x2
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d56:	ee37 7a27 	vadd.f32	s14, s14, s15
            - q->a1 * q->y1
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d6a:	ee37 7a67 	vsub.f32	s14, s14, s15
            - q->a2 * q->y2;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	edd3 6a04 	vldr	s13, [r3, #16]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float y = q->b0 * x
 8001d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d82:	edc7 7a03 	vstr	s15, [r7, #12]

    q->x2 = q->x1;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695a      	ldr	r2, [r3, #20]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	619a      	str	r2, [r3, #24]
    q->x1 = x;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	615a      	str	r2, [r3, #20]
    q->y2 = q->y1;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	621a      	str	r2, [r3, #32]
    q->y1 = y;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	61da      	str	r2, [r3, #28]

    return y;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	ee07 3a90 	vmov	s15, r3
}
 8001da8:	eeb0 0a67 	vmov.f32	s0, s15
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <ev_name>:
typedef struct {
	InputEventType type;
	uint8_t key;       // 0~15
} InputEvent;

static const char* ev_name(InputEventType t) {
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	return (t == EV_KEY_DOWN) ? "DOWN" : "UP";
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d101      	bne.n	8001dcc <ev_name+0x14>
 8001dc8:	4b04      	ldr	r3, [pc, #16]	@ (8001ddc <ev_name+0x24>)
 8001dca:	e000      	b.n	8001dce <ev_name+0x16>
 8001dcc:	4b04      	ldr	r3, [pc, #16]	@ (8001de0 <ev_name+0x28>)
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	0800f568 	.word	0x0800f568
 8001de0:	0800f570 	.word	0x0800f570

08001de4 <matrix_scan_raw>:

static uint16_t matrix_scan_raw(void) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b088      	sub	sp, #32
 8001de8:	af00      	add	r7, sp, #0
	uint16_t mask = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	83fb      	strh	r3, [r7, #30]


	/*   HIGH */
	for (int c = 0; c < 4; c++) {
 8001dee:	2300      	movs	r3, #0
 8001df0:	61bb      	str	r3, [r7, #24]
 8001df2:	e00e      	b.n	8001e12 <matrix_scan_raw+0x2e>
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8001df4:	4a34      	ldr	r2, [pc, #208]	@ (8001ec8 <matrix_scan_raw+0xe4>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001dfc:	4a33      	ldr	r2, [pc, #204]	@ (8001ecc <matrix_scan_raw+0xe8>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e04:	2201      	movs	r2, #1
 8001e06:	4619      	mov	r1, r3
 8001e08:	f003 f9c4 	bl	8005194 <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	dded      	ble.n	8001df4 <matrix_scan_raw+0x10>
	}

	for (int c = 0; c < 4; c++) {
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	e04b      	b.n	8001eb6 <matrix_scan_raw+0xd2>
		/*   LOW */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 8001e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8001ec8 <matrix_scan_raw+0xe4>)
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001e26:	4a29      	ldr	r2, [pc, #164]	@ (8001ecc <matrix_scan_raw+0xe8>)
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	4619      	mov	r1, r3
 8001e32:	f003 f9af 	bl	8005194 <HAL_GPIO_WritePin>

		/*   settle (RTOS   NOP ) */
		for (volatile int i = 0; i < 200; i++) {
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	e003      	b.n	8001e44 <matrix_scan_raw+0x60>
			__NOP();
 8001e3c:	bf00      	nop
		for (volatile int i = 0; i < 200; i++) {
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3301      	adds	r3, #1
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2bc7      	cmp	r3, #199	@ 0xc7
 8001e48:	ddf8      	ble.n	8001e3c <matrix_scan_raw+0x58>
		}

		/*  :  LOW (Row input pull-up ) */
		for (int r = 0; r < 4; r++) {
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	e020      	b.n	8001e92 <matrix_scan_raw+0xae>
			GPIO_PinState s = HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]);
 8001e50:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed0 <matrix_scan_raw+0xec>)
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e58:	491e      	ldr	r1, [pc, #120]	@ (8001ed4 <matrix_scan_raw+0xf0>)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001e60:	4619      	mov	r1, r3
 8001e62:	4610      	mov	r0, r2
 8001e64:	f003 f97e 	bl	8005164 <HAL_GPIO_ReadPin>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	73fb      	strb	r3, [r7, #15]
			if (s == GPIO_PIN_RESET) {
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10c      	bne.n	8001e8c <matrix_scan_raw+0xa8>
				int idx = r * 4 + c;
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	4413      	add	r3, r2
 8001e7a:	60bb      	str	r3, [r7, #8]
				mask |= (uint16_t) (1u << idx);
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	8bfb      	ldrh	r3, [r7, #30]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	83fb      	strh	r3, [r7, #30]
		for (int r = 0; r < 4; r++) {
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	2b03      	cmp	r3, #3
 8001e96:	dddb      	ble.n	8001e50 <matrix_scan_raw+0x6c>
			}
		}

		/*   HIGH */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8001e98:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec8 <matrix_scan_raw+0xe4>)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <matrix_scan_raw+0xe8>)
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f003 f972 	bl	8005194 <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	ddb0      	ble.n	8001e1e <matrix_scan_raw+0x3a>
	}

	return mask;
 8001ebc:	8bfb      	ldrh	r3, [r7, #30]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3720      	adds	r7, #32
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	0800f8bc 	.word	0x0800f8bc
 8001ecc:	0800f8cc 	.word	0x0800f8cc
 8001ed0:	0800f8d4 	.word	0x0800f8d4
 8001ed4:	0800f8e4 	.word	0x0800f8e4

08001ed8 <debounce_update>:
static uint8_t integ[16] = { 0 };
static uint16_t stable_mask = 0;   //    

/* raw -> stable , " (0->1)" events_mask  */
static void debounce_update(uint16_t raw, uint16_t *down_edges,
		uint16_t *up_edges) {
 8001ed8:	b480      	push	{r7}
 8001eda:	b089      	sub	sp, #36	@ 0x24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
 8001ee4:	81fb      	strh	r3, [r7, #14]
	uint16_t down = 0, up = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	83fb      	strh	r3, [r7, #30]
 8001eea:	2300      	movs	r3, #0
 8001eec:	83bb      	strh	r3, [r7, #28]

	for (int i = 0; i < 16; i++) {
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61bb      	str	r3, [r7, #24]
 8001ef2:	e074      	b.n	8001fde <debounce_update+0x106>
		uint8_t raw_pressed = (raw >> i) & 1u;
 8001ef4:	89fa      	ldrh	r2, [r7, #14]
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	fa42 f303 	asr.w	r3, r2, r3
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	75fb      	strb	r3, [r7, #23]
		uint8_t st_pressed = (stable_mask >> i) & 1u;
 8001f04:	4b3d      	ldr	r3, [pc, #244]	@ (8001ffc <debounce_update+0x124>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	fa42 f303 	asr.w	r3, r2, r3
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	75bb      	strb	r3, [r7, #22]

		if (raw_pressed) {
 8001f18:	7dfb      	ldrb	r3, [r7, #23]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d011      	beq.n	8001f42 <debounce_update+0x6a>
			if (integ[i] < DEB_MAX)
 8001f1e:	4a38      	ldr	r2, [pc, #224]	@ (8002000 <debounce_update+0x128>)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	4413      	add	r3, r2
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d81c      	bhi.n	8001f64 <debounce_update+0x8c>
				integ[i]++;
 8001f2a:	4a35      	ldr	r2, [pc, #212]	@ (8002000 <debounce_update+0x128>)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	4413      	add	r3, r2
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	3301      	adds	r3, #1
 8001f34:	b2d9      	uxtb	r1, r3
 8001f36:	4a32      	ldr	r2, [pc, #200]	@ (8002000 <debounce_update+0x128>)
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	701a      	strb	r2, [r3, #0]
 8001f40:	e010      	b.n	8001f64 <debounce_update+0x8c>
		} else {
			if (integ[i] > 0)
 8001f42:	4a2f      	ldr	r2, [pc, #188]	@ (8002000 <debounce_update+0x128>)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00a      	beq.n	8001f64 <debounce_update+0x8c>
				integ[i]--;
 8001f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002000 <debounce_update+0x128>)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	4413      	add	r3, r2
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	b2d9      	uxtb	r1, r3
 8001f5a:	4a29      	ldr	r2, [pc, #164]	@ (8002000 <debounce_update+0x128>)
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	4413      	add	r3, r2
 8001f60:	460a      	mov	r2, r1
 8001f62:	701a      	strb	r2, [r3, #0]
		}

		if (!st_pressed && integ[i] == DEB_MAX) {
 8001f64:	7dbb      	ldrb	r3, [r7, #22]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d118      	bne.n	8001f9c <debounce_update+0xc4>
 8001f6a:	4a25      	ldr	r2, [pc, #148]	@ (8002000 <debounce_update+0x128>)
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	4413      	add	r3, r2
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d112      	bne.n	8001f9c <debounce_update+0xc4>
			stable_mask |= (uint16_t) (1u << i);
 8001f76:	2201      	movs	r2, #1
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	4b1e      	ldr	r3, [pc, #120]	@ (8001ffc <debounce_update+0x124>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	4b1c      	ldr	r3, [pc, #112]	@ (8001ffc <debounce_update+0x124>)
 8001f8a:	801a      	strh	r2, [r3, #0]
			down |= (uint16_t) (1u << i);  // pressed edge
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	8bfb      	ldrh	r3, [r7, #30]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	83fb      	strh	r3, [r7, #30]
		}
		if (st_pressed && integ[i] == 0) {
 8001f9c:	7dbb      	ldrb	r3, [r7, #22]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d01a      	beq.n	8001fd8 <debounce_update+0x100>
 8001fa2:	4a17      	ldr	r2, [pc, #92]	@ (8002000 <debounce_update+0x128>)
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d114      	bne.n	8001fd8 <debounce_update+0x100>
			stable_mask &= (uint16_t) ~(1u << i); // release (  release    )
 8001fae:	2201      	movs	r2, #1
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <debounce_update+0x124>)
 8001fbe:	881b      	ldrh	r3, [r3, #0]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ffc <debounce_update+0x124>)
 8001fc6:	801a      	strh	r2, [r3, #0]
			up |= (uint16_t) (1u << i);
 8001fc8:	2201      	movs	r2, #1
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	8bbb      	ldrh	r3, [r7, #28]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	83bb      	strh	r3, [r7, #28]
	for (int i = 0; i < 16; i++) {
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	61bb      	str	r3, [r7, #24]
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b0f      	cmp	r3, #15
 8001fe2:	dd87      	ble.n	8001ef4 <debounce_update+0x1c>
		}
	}

	*down_edges = down;
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	8bfa      	ldrh	r2, [r7, #30]
 8001fe8:	801a      	strh	r2, [r3, #0]
	*up_edges = up;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	8bba      	ldrh	r2, [r7, #28]
 8001fee:	801a      	strh	r2, [r3, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	3724      	adds	r7, #36	@ 0x24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	200002a0 	.word	0x200002a0
 8002000:	20000290 	.word	0x20000290

08002004 <print_event>:

/* ====== tasks ====== */

static void print_event(const InputEvent *e) {
 8002004:	b590      	push	{r4, r7, lr}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
	//    1~16  key+1

	//static uint8_t count_arr[7];

	if (printfMutex)
 800200c:	4b33      	ldr	r3, [pc, #204]	@ (80020dc <print_event+0xd8>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d006      	beq.n	8002022 <print_event+0x1e>
		xSemaphoreTake(printfMutex, portMAX_DELAY);
 8002014:	4b31      	ldr	r3, [pc, #196]	@ (80020dc <print_event+0xd8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f04f 31ff 	mov.w	r1, #4294967295
 800201c:	4618      	mov	r0, r3
 800201e:	f006 fa81 	bl	8008524 <xQueueSemaphoreTake>

	KEY = e->key;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	785a      	ldrb	r2, [r3, #1]
 8002026:	4b2e      	ldr	r3, [pc, #184]	@ (80020e0 <print_event+0xdc>)
 8002028:	701a      	strb	r2, [r3, #0]
	if (e->key == 7) {
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	785b      	ldrb	r3, [r3, #1]
 800202e:	2b07      	cmp	r3, #7
 8002030:	d103      	bne.n	800203a <print_event+0x36>
		current_lut = saw_lut;
 8002032:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <print_event+0xe0>)
 8002034:	4a2c      	ldr	r2, [pc, #176]	@ (80020e8 <print_event+0xe4>)
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	e00e      	b.n	8002058 <print_event+0x54>
	} else if (e->key == 8) {
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	785b      	ldrb	r3, [r3, #1]
 800203e:	2b08      	cmp	r3, #8
 8002040:	d103      	bne.n	800204a <print_event+0x46>
		current_lut = square_lut;
 8002042:	4b28      	ldr	r3, [pc, #160]	@ (80020e4 <print_event+0xe0>)
 8002044:	4a29      	ldr	r2, [pc, #164]	@ (80020ec <print_event+0xe8>)
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	e006      	b.n	8002058 <print_event+0x54>
	} else if (e->key == 9) {
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	785b      	ldrb	r3, [r3, #1]
 800204e:	2b09      	cmp	r3, #9
 8002050:	d102      	bne.n	8002058 <print_event+0x54>
		current_lut = sine_lut;
 8002052:	4b24      	ldr	r3, [pc, #144]	@ (80020e4 <print_event+0xe0>)
 8002054:	4a26      	ldr	r2, [pc, #152]	@ (80020f0 <print_event+0xec>)
 8002056:	601a      	str	r2, [r3, #0]
	}

	if (e->type == EV_KEY_DOWN && e->key < 7) {
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d114      	bne.n	800208a <print_event+0x86>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	785b      	ldrb	r3, [r3, #1]
 8002064:	2b06      	cmp	r3, #6
 8002066:	d810      	bhi.n	800208a <print_event+0x86>
		target_freq = freq_list[e->key];
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	785b      	ldrb	r3, [r3, #1]
 800206c:	4a21      	ldr	r2, [pc, #132]	@ (80020f4 <print_event+0xf0>)
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	4413      	add	r3, r2
 8002072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002076:	4610      	mov	r0, r2
 8002078:	4619      	mov	r1, r3
 800207a:	f7fe fdbd 	bl	8000bf8 <__aeabi_d2f>
 800207e:	4603      	mov	r3, r0
 8002080:	4a1d      	ldr	r2, [pc, #116]	@ (80020f8 <print_event+0xf4>)
 8002082:	6013      	str	r3, [r2, #0]
		NoteOn();
 8002084:	f000 fcfc 	bl	8002a80 <NoteOn>
 8002088:	e009      	b.n	800209e <print_event+0x9a>
	} else if (e->type == EV_KEY_UP && e->key < 7) {
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d105      	bne.n	800209e <print_event+0x9a>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	785b      	ldrb	r3, [r3, #1]
 8002096:	2b06      	cmp	r3, #6
 8002098:	d801      	bhi.n	800209e <print_event+0x9a>
		NoteOff();
 800209a:	f000 fe29 	bl	8002cf0 <NoteOff>
	}
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	785b      	ldrb	r3, [r3, #1]
 80020a2:	3301      	adds	r3, #1
 80020a4:	461c      	mov	r4, r3
			ev_name(e->type));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	781b      	ldrb	r3, [r3, #0]
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fe84 	bl	8001db8 <ev_name>
 80020b0:	4603      	mov	r3, r0
 80020b2:	461a      	mov	r2, r3
 80020b4:	4621      	mov	r1, r4
 80020b6:	4811      	ldr	r0, [pc, #68]	@ (80020fc <print_event+0xf8>)
 80020b8:	f009 fb0e 	bl	800b6d8 <iprintf>
	if (printfMutex)
 80020bc:	4b07      	ldr	r3, [pc, #28]	@ (80020dc <print_event+0xd8>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d006      	beq.n	80020d2 <print_event+0xce>
		xSemaphoreGive(printfMutex);
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <print_event+0xd8>)
 80020c6:	6818      	ldr	r0, [r3, #0]
 80020c8:	2300      	movs	r3, #0
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	f005 ffa7 	bl	8008020 <xQueueGenericSend>
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd90      	pop	{r4, r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000288 	.word	0x20000288
 80020e0:	2000028c 	.word	0x2000028c
 80020e4:	20000040 	.word	0x20000040
 80020e8:	20002d08 	.word	0x20002d08
 80020ec:	20003508 	.word	0x20003508
 80020f0:	20002508 	.word	0x20002508
 80020f4:	20000008 	.word	0x20000008
 80020f8:	20000044 	.word	0x20000044
 80020fc:	0800f574 	.word	0x0800f574

08002100 <KeyScanTask>:

static void KeyScanTask(void *arg) {
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	@ 0x28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	(void) arg;
	const TickType_t period = pdMS_TO_TICKS(5);
 8002108:	2305      	movs	r3, #5
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24

	for (;;) {
		uint16_t raw = matrix_scan_raw();
 800210c:	f7ff fe6a 	bl	8001de4 <matrix_scan_raw>
 8002110:	4603      	mov	r3, r0
 8002112:	847b      	strh	r3, [r7, #34]	@ 0x22

		uint16_t downs = 0, ups = 0;
 8002114:	2300      	movs	r3, #0
 8002116:	82fb      	strh	r3, [r7, #22]
 8002118:	2300      	movs	r3, #0
 800211a:	82bb      	strh	r3, [r7, #20]
		debounce_update(raw, &downs, &ups);
 800211c:	f107 0214 	add.w	r2, r7, #20
 8002120:	f107 0116 	add.w	r1, r7, #22
 8002124:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff fed6 	bl	8001ed8 <debounce_update>

		// DOWN  
		while (downs) {
 800212c:	e016      	b.n	800215c <KeyScanTask+0x5c>
			int idx = __builtin_ctz(downs);
 800212e:	8afb      	ldrh	r3, [r7, #22]
 8002130:	fa93 f3a3 	rbit	r3, r3
 8002134:	fab3 f383 	clz	r3, r3
 8002138:	61bb      	str	r3, [r7, #24]
			downs &= (uint16_t) (downs - 1);
 800213a:	8afb      	ldrh	r3, [r7, #22]
 800213c:	3b01      	subs	r3, #1
 800213e:	b29a      	uxth	r2, r3
 8002140:	8afb      	ldrh	r3, [r7, #22]
 8002142:	4013      	ands	r3, r2
 8002144:	b29b      	uxth	r3, r3
 8002146:	82fb      	strh	r3, [r7, #22]

			InputEvent e = { .type = EV_KEY_DOWN, .key = (uint8_t) idx };
 8002148:	2300      	movs	r3, #0
 800214a:	743b      	strb	r3, [r7, #16]
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	747b      	strb	r3, [r7, #17]
			print_event(&e);
 8002152:	f107 0310 	add.w	r3, r7, #16
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ff54 	bl	8002004 <print_event>
		while (downs) {
 800215c:	8afb      	ldrh	r3, [r7, #22]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1e5      	bne.n	800212e <KeyScanTask+0x2e>
		}

		// UP  
		while (ups) {
 8002162:	e016      	b.n	8002192 <KeyScanTask+0x92>
			int idx = __builtin_ctz(ups);
 8002164:	8abb      	ldrh	r3, [r7, #20]
 8002166:	fa93 f3a3 	rbit	r3, r3
 800216a:	fab3 f383 	clz	r3, r3
 800216e:	61fb      	str	r3, [r7, #28]
			ups &= (uint16_t) (ups - 1);
 8002170:	8abb      	ldrh	r3, [r7, #20]
 8002172:	3b01      	subs	r3, #1
 8002174:	b29a      	uxth	r2, r3
 8002176:	8abb      	ldrh	r3, [r7, #20]
 8002178:	4013      	ands	r3, r2
 800217a:	b29b      	uxth	r3, r3
 800217c:	82bb      	strh	r3, [r7, #20]

			InputEvent e = { .type = EV_KEY_UP, .key = (uint8_t) idx };
 800217e:	2301      	movs	r3, #1
 8002180:	733b      	strb	r3, [r7, #12]
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	b2db      	uxtb	r3, r3
 8002186:	737b      	strb	r3, [r7, #13]
			print_event(&e);
 8002188:	f107 030c 	add.w	r3, r7, #12
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff ff39 	bl	8002004 <print_event>
		while (ups) {
 8002192:	8abb      	ldrh	r3, [r7, #20]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1e5      	bne.n	8002164 <KeyScanTask+0x64>
		}

		vTaskDelay(period);
 8002198:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800219a:	f006 fe17 	bl	8008dcc <vTaskDelay>
	for (;;) {
 800219e:	e7b5      	b.n	800210c <KeyScanTask+0xc>

080021a0 <KeypadTasks_Init>:
	}
}

/* ====== init: StartDefaultTask    ====== */
void KeypadTasks_Init(void) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b086      	sub	sp, #24
 80021a4:	af02      	add	r7, sp, #8
	if (printfMutex == NULL) {
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <KeypadTasks_Init+0x88>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d105      	bne.n	80021ba <KeypadTasks_Init+0x1a>
		printfMutex = xSemaphoreCreateMutex();
 80021ae:	2001      	movs	r0, #1
 80021b0:	f005 ff1d 	bl	8007fee <xQueueCreateMutex>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002228 <KeypadTasks_Init+0x88>)
 80021b8:	6013      	str	r3, [r2, #0]
	}
	static uint8_t started = 0;
	if (started)
 80021ba:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <KeypadTasks_Init+0x8c>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d12e      	bne.n	8002220 <KeypadTasks_Init+0x80>
		return;
	started = 1;
 80021c2:	4b1a      	ldr	r3, [pc, #104]	@ (800222c <KeypadTasks_Init+0x8c>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]

	stable_mask = 0;
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <KeypadTasks_Init+0x90>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	e007      	b.n	80021e4 <KeypadTasks_Init+0x44>
		integ[i] = 0;
 80021d4:	4a17      	ldr	r2, [pc, #92]	@ (8002234 <KeypadTasks_Init+0x94>)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	4413      	add	r3, r2
 80021da:	2200      	movs	r2, #0
 80021dc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	3301      	adds	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b0f      	cmp	r3, #15
 80021e8:	ddf4      	ble.n	80021d4 <KeypadTasks_Init+0x34>

	BaseType_t ok = xTaskCreate(KeyScanTask, "KeyScan", 256,
 80021ea:	2300      	movs	r3, #0
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	2302      	movs	r3, #2
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	2300      	movs	r3, #0
 80021f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021f8:	490f      	ldr	r1, [pc, #60]	@ (8002238 <KeypadTasks_Init+0x98>)
 80021fa:	4810      	ldr	r0, [pc, #64]	@ (800223c <KeypadTasks_Init+0x9c>)
 80021fc:	f006 fc88 	bl	8008b10 <xTaskCreate>
 8002200:	60b8      	str	r0, [r7, #8]
	NULL,
	tskIDLE_PRIORITY + 2,
	NULL);
	configASSERT(ok == pdPASS);
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d00c      	beq.n	8002222 <KeypadTasks_Init+0x82>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800220c:	f383 8811 	msr	BASEPRI, r3
 8002210:	f3bf 8f6f 	isb	sy
 8002214:	f3bf 8f4f 	dsb	sy
 8002218:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800221a:	bf00      	nop
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <KeypadTasks_Init+0x7c>
		return;
 8002220:	bf00      	nop
}
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20000288 	.word	0x20000288
 800222c:	200002a2 	.word	0x200002a2
 8002230:	200002a0 	.word	0x200002a0
 8002234:	20000290 	.word	0x20000290
 8002238:	0800f58c 	.word	0x0800f58c
 800223c:	08002101 	.word	0x08002101

08002240 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002248:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800224c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	d013      	beq.n	8002280 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002258:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800225c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002260:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00b      	beq.n	8002280 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002268:	e000      	b.n	800226c <ITM_SendChar+0x2c>
    {
      __NOP();
 800226a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800226c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f9      	beq.n	800226a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002276:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002280:	687b      	ldr	r3, [r7, #4]
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <_write>:
static void MX_TIM4_Init(void);
static void MX_TIM5_Init(void);
void StartDefaultTask(void *argument);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 800228e:	b580      	push	{r7, lr}
 8002290:	b086      	sub	sp, #24
 8002292:	af00      	add	r7, sp, #0
 8002294:	60f8      	str	r0, [r7, #12]
 8002296:	60b9      	str	r1, [r7, #8]
 8002298:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	e009      	b.n	80022b4 <_write+0x26>
		ITM_SendChar(*ptr++);
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	1c5a      	adds	r2, r3, #1
 80022a4:	60ba      	str	r2, [r7, #8]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff ffc9 	bl	8002240 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	3301      	adds	r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	dbf1      	blt.n	80022a0 <_write+0x12>
	}
	return len;
 80022bc:	687b      	ldr	r3, [r7, #4]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3718      	adds	r7, #24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022cc:	f002 f90e 	bl	80044ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022d0:	f000 f836 	bl	8002340 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022d4:	f000 f9e6 	bl	80026a4 <MX_GPIO_Init>
  MX_DMA_Init();
 80022d8:	f000 f9a6 	bl	8002628 <MX_DMA_Init>
  MX_I2S1_Init();
 80022dc:	f000 f898 	bl	8002410 <MX_I2S1_Init>
  MX_SPI2_Init();
 80022e0:	f000 f8c4 	bl	800246c <MX_SPI2_Init>
  MX_TIM4_Init();
 80022e4:	f000 f8f8 	bl	80024d8 <MX_TIM4_Init>
  MX_TIM5_Init();
 80022e8:	f000 f94a 	bl	8002580 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80022ec:	213c      	movs	r1, #60	@ 0x3c
 80022ee:	480f      	ldr	r0, [pc, #60]	@ (800232c <main+0x64>)
 80022f0:	f005 f842 	bl	8007378 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80022f4:	213c      	movs	r1, #60	@ 0x3c
 80022f6:	480e      	ldr	r0, [pc, #56]	@ (8002330 <main+0x68>)
 80022f8:	f005 f83e 	bl	8007378 <HAL_TIM_Encoder_Start>

  display_init();
 80022fc:	f001 fca2 	bl	8003c44 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002300:	f005 fb52 	bl	80079a8 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002304:	4a0b      	ldr	r2, [pc, #44]	@ (8002334 <main+0x6c>)
 8002306:	2100      	movs	r1, #0
 8002308:	480b      	ldr	r0, [pc, #44]	@ (8002338 <main+0x70>)
 800230a:	f005 fb97 	bl	8007a3c <osThreadNew>
 800230e:	4603      	mov	r3, r0
 8002310:	4a0a      	ldr	r2, [pc, #40]	@ (800233c <main+0x74>)
 8002312:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	UI_Init();
 8002314:	f001 fcb6 	bl	8003c84 <UI_Init>
	InitTasks();
 8002318:	f001 f8f4 	bl	8003504 <InitTasks>
	KeypadTasks_Init();
 800231c:	f7ff ff40 	bl	80021a0 <KeypadTasks_Init>
	RotaryTasks_Init();
 8002320:	f000 fb88 	bl	8002a34 <RotaryTasks_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002324:	f005 fb64 	bl	80079f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <main+0x60>
 800232c:	20000464 	.word	0x20000464
 8002330:	200004ac 	.word	0x200004ac
 8002334:	0800f8ec 	.word	0x0800f8ec
 8002338:	08002859 	.word	0x08002859
 800233c:	200004f4 	.word	0x200004f4

08002340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b094      	sub	sp, #80	@ 0x50
 8002344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002346:	f107 0320 	add.w	r3, r7, #32
 800234a:	2230      	movs	r2, #48	@ 0x30
 800234c:	2100      	movs	r1, #0
 800234e:	4618      	mov	r0, r3
 8002350:	f009 fa39 	bl	800b7c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002354:	f107 030c 	add.w	r3, r7, #12
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002364:	2300      	movs	r3, #0
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	4b27      	ldr	r3, [pc, #156]	@ (8002408 <SystemClock_Config+0xc8>)
 800236a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236c:	4a26      	ldr	r2, [pc, #152]	@ (8002408 <SystemClock_Config+0xc8>)
 800236e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002372:	6413      	str	r3, [r2, #64]	@ 0x40
 8002374:	4b24      	ldr	r3, [pc, #144]	@ (8002408 <SystemClock_Config+0xc8>)
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237c:	60bb      	str	r3, [r7, #8]
 800237e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002380:	2300      	movs	r3, #0
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	4b21      	ldr	r3, [pc, #132]	@ (800240c <SystemClock_Config+0xcc>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a20      	ldr	r2, [pc, #128]	@ (800240c <SystemClock_Config+0xcc>)
 800238a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800238e:	6013      	str	r3, [r2, #0]
 8002390:	4b1e      	ldr	r3, [pc, #120]	@ (800240c <SystemClock_Config+0xcc>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002398:	607b      	str	r3, [r7, #4]
 800239a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800239c:	2302      	movs	r3, #2
 800239e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023a0:	2301      	movs	r3, #1
 80023a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023a4:	2310      	movs	r3, #16
 80023a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023a8:	2302      	movs	r3, #2
 80023aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023ac:	2300      	movs	r3, #0
 80023ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023b0:	2308      	movs	r3, #8
 80023b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80023b4:	2364      	movs	r3, #100	@ 0x64
 80023b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023b8:	2302      	movs	r3, #2
 80023ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023bc:	2304      	movs	r3, #4
 80023be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c0:	f107 0320 	add.w	r3, r7, #32
 80023c4:	4618      	mov	r0, r3
 80023c6:	f003 fcb1 	bl	8005d2c <HAL_RCC_OscConfig>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023d0:	f000 fa5c 	bl	800288c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023d4:	230f      	movs	r3, #15
 80023d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023d8:	2302      	movs	r3, #2
 80023da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80023ea:	f107 030c 	add.w	r3, r7, #12
 80023ee:	2103      	movs	r1, #3
 80023f0:	4618      	mov	r0, r3
 80023f2:	f003 ff13 	bl	800621c <HAL_RCC_ClockConfig>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80023fc:	f000 fa46 	bl	800288c <Error_Handler>
  }
}
 8002400:	bf00      	nop
 8002402:	3750      	adds	r7, #80	@ 0x50
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40023800 	.word	0x40023800
 800240c:	40007000 	.word	0x40007000

08002410 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002414:	4b13      	ldr	r3, [pc, #76]	@ (8002464 <MX_I2S1_Init+0x54>)
 8002416:	4a14      	ldr	r2, [pc, #80]	@ (8002468 <MX_I2S1_Init+0x58>)
 8002418:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800241a:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <MX_I2S1_Init+0x54>)
 800241c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002420:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8002422:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <MX_I2S1_Init+0x54>)
 8002424:	2200      	movs	r2, #0
 8002426:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002428:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <MX_I2S1_Init+0x54>)
 800242a:	2200      	movs	r2, #0
 800242c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800242e:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <MX_I2S1_Init+0x54>)
 8002430:	2200      	movs	r2, #0
 8002432:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8002434:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <MX_I2S1_Init+0x54>)
 8002436:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800243a:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <MX_I2S1_Init+0x54>)
 800243e:	2200      	movs	r2, #0
 8002440:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8002442:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <MX_I2S1_Init+0x54>)
 8002444:	2200      	movs	r2, #0
 8002446:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <MX_I2S1_Init+0x54>)
 800244a:	2200      	movs	r2, #0
 800244c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800244e:	4805      	ldr	r0, [pc, #20]	@ (8002464 <MX_I2S1_Init+0x54>)
 8002450:	f002 fed2 	bl	80051f8 <HAL_I2S_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_I2S1_Init+0x4e>
  {
    Error_Handler();
 800245a:	f000 fa17 	bl	800288c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200002a4 	.word	0x200002a4
 8002468:	40013000 	.word	0x40013000

0800246c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <MX_SPI2_Init+0x64>)
 8002472:	4a18      	ldr	r2, [pc, #96]	@ (80024d4 <MX_SPI2_Init+0x68>)
 8002474:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002476:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <MX_SPI2_Init+0x64>)
 8002478:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800247c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800247e:	4b14      	ldr	r3, [pc, #80]	@ (80024d0 <MX_SPI2_Init+0x64>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002484:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <MX_SPI2_Init+0x64>)
 8002486:	2200      	movs	r2, #0
 8002488:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800248a:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <MX_SPI2_Init+0x64>)
 800248c:	2200      	movs	r2, #0
 800248e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002490:	4b0f      	ldr	r3, [pc, #60]	@ (80024d0 <MX_SPI2_Init+0x64>)
 8002492:	2200      	movs	r2, #0
 8002494:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002496:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <MX_SPI2_Init+0x64>)
 8002498:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800249c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800249e:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <MX_SPI2_Init+0x64>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024a4:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <MX_SPI2_Init+0x64>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <MX_SPI2_Init+0x64>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024b0:	4b07      	ldr	r3, [pc, #28]	@ (80024d0 <MX_SPI2_Init+0x64>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80024b6:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <MX_SPI2_Init+0x64>)
 80024b8:	220a      	movs	r2, #10
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024bc:	4804      	ldr	r0, [pc, #16]	@ (80024d0 <MX_SPI2_Init+0x64>)
 80024be:	f004 f9fd 	bl	80068bc <HAL_SPI_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80024c8:	f000 f9e0 	bl	800288c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	2000034c 	.word	0x2000034c
 80024d4:	40003800 	.word	0x40003800

080024d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08c      	sub	sp, #48	@ 0x30
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024de:	f107 030c 	add.w	r3, r7, #12
 80024e2:	2224      	movs	r2, #36	@ 0x24
 80024e4:	2100      	movs	r1, #0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f009 f96d 	bl	800b7c6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024f4:	4b20      	ldr	r3, [pc, #128]	@ (8002578 <MX_TIM4_Init+0xa0>)
 80024f6:	4a21      	ldr	r2, [pc, #132]	@ (800257c <MX_TIM4_Init+0xa4>)
 80024f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002578 <MX_TIM4_Init+0xa0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002500:	4b1d      	ldr	r3, [pc, #116]	@ (8002578 <MX_TIM4_Init+0xa0>)
 8002502:	2200      	movs	r2, #0
 8002504:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002506:	4b1c      	ldr	r3, [pc, #112]	@ (8002578 <MX_TIM4_Init+0xa0>)
 8002508:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800250c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800250e:	4b1a      	ldr	r3, [pc, #104]	@ (8002578 <MX_TIM4_Init+0xa0>)
 8002510:	2200      	movs	r2, #0
 8002512:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002514:	4b18      	ldr	r3, [pc, #96]	@ (8002578 <MX_TIM4_Init+0xa0>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800251a:	2301      	movs	r3, #1
 800251c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002522:	2301      	movs	r3, #1
 8002524:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800252a:	230a      	movs	r3, #10
 800252c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800252e:	2300      	movs	r3, #0
 8002530:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002532:	2301      	movs	r3, #1
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002536:	2300      	movs	r3, #0
 8002538:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800253a:	2300      	movs	r3, #0
 800253c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800253e:	f107 030c 	add.w	r3, r7, #12
 8002542:	4619      	mov	r1, r3
 8002544:	480c      	ldr	r0, [pc, #48]	@ (8002578 <MX_TIM4_Init+0xa0>)
 8002546:	f004 fe71 	bl	800722c <HAL_TIM_Encoder_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002550:	f000 f99c 	bl	800288c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002554:	2300      	movs	r3, #0
 8002556:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002558:	2300      	movs	r3, #0
 800255a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800255c:	1d3b      	adds	r3, r7, #4
 800255e:	4619      	mov	r1, r3
 8002560:	4805      	ldr	r0, [pc, #20]	@ (8002578 <MX_TIM4_Init+0xa0>)
 8002562:	f005 f95b 	bl	800781c <HAL_TIMEx_MasterConfigSynchronization>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800256c:	f000 f98e 	bl	800288c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002570:	bf00      	nop
 8002572:	3730      	adds	r7, #48	@ 0x30
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20000464 	.word	0x20000464
 800257c:	40000800 	.word	0x40000800

08002580 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08c      	sub	sp, #48	@ 0x30
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002586:	f107 030c 	add.w	r3, r7, #12
 800258a:	2224      	movs	r2, #36	@ 0x24
 800258c:	2100      	movs	r1, #0
 800258e:	4618      	mov	r0, r3
 8002590:	f009 f919 	bl	800b7c6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002594:	1d3b      	adds	r3, r7, #4
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800259c:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <MX_TIM5_Init+0xa0>)
 800259e:	4a21      	ldr	r2, [pc, #132]	@ (8002624 <MX_TIM5_Init+0xa4>)
 80025a0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80025a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002620 <MX_TIM5_Init+0xa0>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002620 <MX_TIM5_Init+0xa0>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80025ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <MX_TIM5_Init+0xa0>)
 80025b0:	f04f 32ff 	mov.w	r2, #4294967295
 80025b4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <MX_TIM5_Init+0xa0>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025bc:	4b18      	ldr	r3, [pc, #96]	@ (8002620 <MX_TIM5_Init+0xa0>)
 80025be:	2200      	movs	r2, #0
 80025c0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025c2:	2301      	movs	r3, #1
 80025c4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025ca:	2301      	movs	r3, #1
 80025cc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80025d2:	230a      	movs	r3, #10
 80025d4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025d6:	2300      	movs	r3, #0
 80025d8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025da:	2301      	movs	r3, #1
 80025dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025de:	2300      	movs	r3, #0
 80025e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025e2:	2300      	movs	r3, #0
 80025e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80025e6:	f107 030c 	add.w	r3, r7, #12
 80025ea:	4619      	mov	r1, r3
 80025ec:	480c      	ldr	r0, [pc, #48]	@ (8002620 <MX_TIM5_Init+0xa0>)
 80025ee:	f004 fe1d 	bl	800722c <HAL_TIM_Encoder_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80025f8:	f000 f948 	bl	800288c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025fc:	2300      	movs	r3, #0
 80025fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002600:	2300      	movs	r3, #0
 8002602:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	4619      	mov	r1, r3
 8002608:	4805      	ldr	r0, [pc, #20]	@ (8002620 <MX_TIM5_Init+0xa0>)
 800260a:	f005 f907 	bl	800781c <HAL_TIMEx_MasterConfigSynchronization>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8002614:	f000 f93a 	bl	800288c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002618:	bf00      	nop
 800261a:	3730      	adds	r7, #48	@ 0x30
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	200004ac 	.word	0x200004ac
 8002624:	40000c00 	.word	0x40000c00

08002628 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	607b      	str	r3, [r7, #4]
 8002632:	4b1b      	ldr	r3, [pc, #108]	@ (80026a0 <MX_DMA_Init+0x78>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a1a      	ldr	r2, [pc, #104]	@ (80026a0 <MX_DMA_Init+0x78>)
 8002638:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <MX_DMA_Init+0x78>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002646:	607b      	str	r3, [r7, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	603b      	str	r3, [r7, #0]
 800264e:	4b14      	ldr	r3, [pc, #80]	@ (80026a0 <MX_DMA_Init+0x78>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a13      	ldr	r2, [pc, #76]	@ (80026a0 <MX_DMA_Init+0x78>)
 8002654:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <MX_DMA_Init+0x78>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	2105      	movs	r1, #5
 800266a:	200e      	movs	r0, #14
 800266c:	f002 f85c 	bl	8004728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002670:	200e      	movs	r0, #14
 8002672:	f002 f875 	bl	8004760 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2105      	movs	r1, #5
 800267a:	200f      	movs	r0, #15
 800267c:	f002 f854 	bl	8004728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002680:	200f      	movs	r0, #15
 8002682:	f002 f86d 	bl	8004760 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2105      	movs	r1, #5
 800268a:	203a      	movs	r0, #58	@ 0x3a
 800268c:	f002 f84c 	bl	8004728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002690:	203a      	movs	r0, #58	@ 0x3a
 8002692:	f002 f865 	bl	8004760 <HAL_NVIC_EnableIRQ>

}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40023800 	.word	0x40023800

080026a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08a      	sub	sp, #40	@ 0x28
 80026a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026aa:	f107 0314 	add.w	r3, r7, #20
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
 80026b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]
 80026be:	4b63      	ldr	r3, [pc, #396]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	4a62      	ldr	r2, [pc, #392]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026c4:	f043 0304 	orr.w	r3, r3, #4
 80026c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ca:	4b60      	ldr	r3, [pc, #384]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	613b      	str	r3, [r7, #16]
 80026d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	4b5c      	ldr	r3, [pc, #368]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	4a5b      	ldr	r2, [pc, #364]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e6:	4b59      	ldr	r3, [pc, #356]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	4b55      	ldr	r3, [pc, #340]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	4a54      	ldr	r2, [pc, #336]	@ (800284c <MX_GPIO_Init+0x1a8>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	6313      	str	r3, [r2, #48]	@ 0x30
 8002702:	4b52      	ldr	r3, [pc, #328]	@ (800284c <MX_GPIO_Init+0x1a8>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	4b4e      	ldr	r3, [pc, #312]	@ (800284c <MX_GPIO_Init+0x1a8>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	4a4d      	ldr	r2, [pc, #308]	@ (800284c <MX_GPIO_Init+0x1a8>)
 8002718:	f043 0302 	orr.w	r3, r3, #2
 800271c:	6313      	str	r3, [r2, #48]	@ 0x30
 800271e:	4b4b      	ldr	r3, [pc, #300]	@ (800284c <MX_GPIO_Init+0x1a8>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 800272a:	2201      	movs	r2, #1
 800272c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002730:	4847      	ldr	r0, [pc, #284]	@ (8002850 <MX_GPIO_Init+0x1ac>)
 8002732:	f002 fd2f 	bl	8005194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, C4_Pin|C3_Pin|C2_Pin, GPIO_PIN_SET);
 8002736:	2201      	movs	r2, #1
 8002738:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800273c:	4845      	ldr	r0, [pc, #276]	@ (8002854 <MX_GPIO_Init+0x1b0>)
 800273e:	f002 fd29 	bl	8005194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_RS_GPIO_Port, DC_RS_Pin, GPIO_PIN_RESET);
 8002742:	2200      	movs	r2, #0
 8002744:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002748:	4842      	ldr	r0, [pc, #264]	@ (8002854 <MX_GPIO_Init+0x1b0>)
 800274a:	f002 fd23 	bl	8005194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_Pin|CS_Pin, GPIO_PIN_RESET);
 800274e:	2200      	movs	r2, #0
 8002750:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8002754:	483e      	ldr	r0, [pc, #248]	@ (8002850 <MX_GPIO_Init+0x1ac>)
 8002756:	f002 fd1d 	bl	8005194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Rotary2_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary2_KEY_Pin;
 800275a:	2304      	movs	r3, #4
 800275c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800275e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary2_KEY_GPIO_Port, &GPIO_InitStruct);
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	4619      	mov	r1, r3
 800276e:	4839      	ldr	r0, [pc, #228]	@ (8002854 <MX_GPIO_Init+0x1b0>)
 8002770:	f002 fb74 	bl	8004e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_Pin R3_Pin R1_Pin R2_Pin */
  GPIO_InitStruct.Pin = R4_Pin|R3_Pin|R1_Pin|R2_Pin;
 8002774:	f241 0313 	movw	r3, #4115	@ 0x1013
 8002778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800277a:	2300      	movs	r3, #0
 800277c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800277e:	2301      	movs	r3, #1
 8002780:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	4619      	mov	r1, r3
 8002788:	4831      	ldr	r0, [pc, #196]	@ (8002850 <MX_GPIO_Init+0x1ac>)
 800278a:	f002 fb67 	bl	8004e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : C1_Pin */
  GPIO_InitStruct.Pin = C1_Pin;
 800278e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002794:	2311      	movs	r3, #17
 8002796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002798:	2300      	movs	r3, #0
 800279a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279c:	2300      	movs	r3, #0
 800279e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(C1_GPIO_Port, &GPIO_InitStruct);
 80027a0:	f107 0314 	add.w	r3, r7, #20
 80027a4:	4619      	mov	r1, r3
 80027a6:	482a      	ldr	r0, [pc, #168]	@ (8002850 <MX_GPIO_Init+0x1ac>)
 80027a8:	f002 fb58 	bl	8004e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin C2_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin|C2_Pin;
 80027ac:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80027b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80027b2:	2311      	movs	r3, #17
 80027b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b6:	2300      	movs	r3, #0
 80027b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ba:	2300      	movs	r3, #0
 80027bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027be:	f107 0314 	add.w	r3, r7, #20
 80027c2:	4619      	mov	r1, r3
 80027c4:	4823      	ldr	r0, [pc, #140]	@ (8002854 <MX_GPIO_Init+0x1b0>)
 80027c6:	f002 fb49 	bl	8004e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : DC_RS_Pin */
  GPIO_InitStruct.Pin = DC_RS_Pin;
 80027ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027d0:	2301      	movs	r3, #1
 80027d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d8:	2300      	movs	r3, #0
 80027da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DC_RS_GPIO_Port, &GPIO_InitStruct);
 80027dc:	f107 0314 	add.w	r3, r7, #20
 80027e0:	4619      	mov	r1, r3
 80027e2:	481c      	ldr	r0, [pc, #112]	@ (8002854 <MX_GPIO_Init+0x1b0>)
 80027e4:	f002 fb3a 	bl	8004e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin CS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|CS_Pin;
 80027e8:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80027ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ee:	2301      	movs	r3, #1
 80027f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f6:	2300      	movs	r3, #0
 80027f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	4619      	mov	r1, r3
 8002800:	4813      	ldr	r0, [pc, #76]	@ (8002850 <MX_GPIO_Init+0x1ac>)
 8002802:	f002 fb2b 	bl	8004e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary1_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary1_KEY_Pin;
 8002806:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800280a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800280c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary1_KEY_GPIO_Port, &GPIO_InitStruct);
 8002816:	f107 0314 	add.w	r3, r7, #20
 800281a:	4619      	mov	r1, r3
 800281c:	480c      	ldr	r0, [pc, #48]	@ (8002850 <MX_GPIO_Init+0x1ac>)
 800281e:	f002 fb1d 	bl	8004e5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002822:	2200      	movs	r2, #0
 8002824:	2105      	movs	r1, #5
 8002826:	2008      	movs	r0, #8
 8002828:	f001 ff7e 	bl	8004728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800282c:	2008      	movs	r0, #8
 800282e:	f001 ff97 	bl	8004760 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002832:	2200      	movs	r2, #0
 8002834:	2105      	movs	r1, #5
 8002836:	2017      	movs	r0, #23
 8002838:	f001 ff76 	bl	8004728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800283c:	2017      	movs	r0, #23
 800283e:	f001 ff8f 	bl	8004760 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002842:	bf00      	nop
 8002844:	3728      	adds	r7, #40	@ 0x28
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	40023800 	.word	0x40023800
 8002850:	40020400 	.word	0x40020400
 8002854:	40020000 	.word	0x40020000

08002858 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
//		printf("uart ok!\n");
		Test();
 8002860:	f000 fe68 	bl	8003534 <Test>
 8002864:	e7fc      	b.n	8002860 <StartDefaultTask+0x8>
	...

08002868 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a04      	ldr	r2, [pc, #16]	@ (8002888 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d101      	bne.n	800287e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800287a:	f001 fe59 	bl	8004530 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40010000 	.word	0x40010000

0800288c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002890:	b672      	cpsid	i
}
 8002892:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002894:	bf00      	nop
 8002896:	e7fd      	b.n	8002894 <Error_Handler+0x8>

08002898 <volfilter>:
    if (x < lo) return lo;
    if (x > hi) return hi;
    return x;
}

static inline int volfilter(int pos){
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
	if(pos > 100){
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b64      	cmp	r3, #100	@ 0x64
 80028a4:	dd01      	ble.n	80028aa <volfilter+0x12>
		return 100;
 80028a6:	2364      	movs	r3, #100	@ 0x64
 80028a8:	e004      	b.n	80028b4 <volfilter+0x1c>
	}else if(pos < 0){
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	da01      	bge.n	80028b4 <volfilter+0x1c>
		return 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	e7ff      	b.n	80028b4 <volfilter+0x1c>
	}
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <Apply_Rotary1_Change>:

// --- [Logic Layer]    ---
//  1   
static void Apply_Rotary1_Change(int8_t dir) {
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	71fb      	strb	r3, [r7, #7]
    // 1.    ()
    g_enc_pos[0] += dir;
 80028ca:	4b06      	ldr	r3, [pc, #24]	@ (80028e4 <Apply_Rotary1_Change+0x24>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	4413      	add	r3, r2
 80028d4:	4a03      	ldr	r2, [pc, #12]	@ (80028e4 <Apply_Rotary1_Change+0x24>)
 80028d6:	6013      	str	r3, [r2, #0]
//    float q = g_lpf_Q + (float)dir * Q_STEP;
//    g_lpf_Q = clampf(q, Q_MIN, Q_MAX);
//    g_lpf_dirty = 1; //    
//
//    printf("[R1] Q-Factor: %.2f (Pos: %ld)\r\n", g_lpf_Q, g_enc_pos[0]);
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	200004f8 	.word	0x200004f8

080028e8 <Apply_Rotary2_Change>:

//  2   
static void Apply_Rotary2_Change(int8_t dir) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	71fb      	strb	r3, [r7, #7]
    // 1.   
	g_enc_pos[1] = volfilter(g_enc_pos[1] + dir);
 80028f2:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <Apply_Rotary2_Change+0x34>)
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	4413      	add	r3, r2
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff ffcb 	bl	8002898 <volfilter>
 8002902:	4603      	mov	r3, r0
 8002904:	4a05      	ldr	r2, [pc, #20]	@ (800291c <Apply_Rotary2_Change+0x34>)
 8002906:	6053      	str	r3, [r2, #4]
    // 2.   (Cutoff Frequency )
//    float fc = g_lpf_FC + (float)dir * FC_STEP;
//    g_lpf_FC = clampf(fc, FC_MIN, FC_MAX);
//    g_lpf_dirty = 1;
//
    printf("[R2] Pos: %ld \r\n", g_enc_pos[1]);
 8002908:	4b04      	ldr	r3, [pc, #16]	@ (800291c <Apply_Rotary2_Change+0x34>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4619      	mov	r1, r3
 800290e:	4804      	ldr	r0, [pc, #16]	@ (8002920 <Apply_Rotary2_Change+0x38>)
 8002910:	f008 fee2 	bl	800b6d8 <iprintf>
}
 8002914:	bf00      	nop
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	200004f8 	.word	0x200004f8
 8002920:	0800f5a0 	.word	0x0800f5a0

08002924 <InputTask>:

// --- [Driver Layer]    ---
void InputTask(void *arg) {
 8002924:	b580      	push	{r7, lr}
 8002926:	b08a      	sub	sp, #40	@ 0x28
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
    // []    
    // TIM4 16, TIM5 32 uint32_t   
    uint32_t last_cnt1 = __HAL_TIM_GET_COUNTER(&htim4);
 800292c:	4b3e      	ldr	r3, [pc, #248]	@ (8002a28 <InputTask+0x104>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t last_cnt2 = __HAL_TIM_GET_COUNTER(&htim5);
 8002934:	4b3d      	ldr	r3, [pc, #244]	@ (8002a2c <InputTask+0x108>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293a:	623b      	str	r3, [r7, #32]

    //    ( )
    int16_t acc1 = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	83fb      	strh	r3, [r7, #30]
    int16_t acc2 = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	83bb      	strh	r3, [r7, #28]

    g_enc_pos[1] = 50;
 8002944:	4b3a      	ldr	r3, [pc, #232]	@ (8002a30 <InputTask+0x10c>)
 8002946:	2232      	movs	r2, #50	@ 0x32
 8002948:	605a      	str	r2, [r3, #4]

    for (;;) {
        // 1.    
        uint32_t curr_cnt1 = __HAL_TIM_GET_COUNTER(&htim4);
 800294a:	4b37      	ldr	r3, [pc, #220]	@ (8002a28 <InputTask+0x104>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	61bb      	str	r3, [r7, #24]
        uint32_t curr_cnt2 = __HAL_TIM_GET_COUNTER(&htim5);
 8002952:	4b36      	ldr	r3, [pc, #216]	@ (8002a2c <InputTask+0x108>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002958:	617b      	str	r3, [r7, #20]

        // 2.   (: int16_t    )
        // TIM4(16bit) 0 -> 65535  int16_t  -1 
        int16_t diff1 = (int16_t)(curr_cnt1 - last_cnt1);
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	b29a      	uxth	r2, r3
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	b29b      	uxth	r3, r3
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	b29b      	uxth	r3, r3
 8002966:	827b      	strh	r3, [r7, #18]
        int16_t diff2 = (int16_t)(curr_cnt2 - last_cnt2);
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	b29a      	uxth	r2, r3
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	b29b      	uxth	r3, r3
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	b29b      	uxth	r3, r3
 8002974:	823b      	strh	r3, [r7, #16]

        // 3.   (  )
        last_cnt1 = curr_cnt1;
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	627b      	str	r3, [r7, #36]	@ 0x24
        last_cnt2 = curr_cnt2;
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	623b      	str	r3, [r7, #32]

        // --- Rotary 1  ---
        if (diff1 != 0) {
 800297e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d023      	beq.n	80029ce <InputTask+0xaa>
            acc1 -= diff1;
 8002986:	8bfa      	ldrh	r2, [r7, #30]
 8002988:	8a7b      	ldrh	r3, [r7, #18]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	b29b      	uxth	r3, r3
 800298e:	83fb      	strh	r3, [r7, #30]
            //  (: 2)   1  
            if (abs(acc1) >= ENC_STEPS_PER_NOTCH) {
 8002990:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002994:	2b00      	cmp	r3, #0
 8002996:	bfb8      	it	lt
 8002998:	425b      	neglt	r3, r3
 800299a:	b29b      	uxth	r3, r3
 800299c:	2b01      	cmp	r3, #1
 800299e:	d916      	bls.n	80029ce <InputTask+0xaa>
                int8_t dir = (acc1 > 0) ? 1 : -1;
 80029a0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	dd01      	ble.n	80029ac <InputTask+0x88>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e001      	b.n	80029b0 <InputTask+0x8c>
 80029ac:	f04f 33ff 	mov.w	r3, #4294967295
 80029b0:	73fb      	strb	r3, [r7, #15]

                // [Logic ]      
                Apply_Rotary1_Change(dir);
 80029b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff ff82 	bl	80028c0 <Apply_Rotary1_Change>

                //       (  )
                acc1 -= (dir * ENC_STEPS_PER_NOTCH);
 80029bc:	8bfa      	ldrh	r2, [r7, #30]
 80029be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	83fb      	strh	r3, [r7, #30]
                //  acc1 = 0;     
            }
        }

        // --- Rotary 2  ---
        if (diff2 != 0) {
 80029ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d023      	beq.n	8002a1e <InputTask+0xfa>
            acc2 -= diff2;
 80029d6:	8bba      	ldrh	r2, [r7, #28]
 80029d8:	8a3b      	ldrh	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	b29b      	uxth	r3, r3
 80029de:	83bb      	strh	r3, [r7, #28]
            if (abs(acc2) >= ENC_STEPS_PER_NOTCH) {
 80029e0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	bfb8      	it	lt
 80029e8:	425b      	neglt	r3, r3
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d916      	bls.n	8002a1e <InputTask+0xfa>
                int8_t dir = (acc2 > 0) ? 1 : -1;
 80029f0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	dd01      	ble.n	80029fc <InputTask+0xd8>
 80029f8:	2301      	movs	r3, #1
 80029fa:	e001      	b.n	8002a00 <InputTask+0xdc>
 80029fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002a00:	73bb      	strb	r3, [r7, #14]

                // [Logic ]
                Apply_Rotary2_Change(dir);
 8002a02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff ff6e 	bl	80028e8 <Apply_Rotary2_Change>

                acc2 -= (dir * ENC_STEPS_PER_NOTCH);
 8002a0c:	8bba      	ldrh	r2, [r7, #28]
 8002a0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	83bb      	strh	r3, [r7, #28]
            }
        }

        // 10ms  (  CPU ,    )
        vTaskDelay(pdMS_TO_TICKS(10));
 8002a1e:	200a      	movs	r0, #10
 8002a20:	f006 f9d4 	bl	8008dcc <vTaskDelay>
    for (;;) {
 8002a24:	e791      	b.n	800294a <InputTask+0x26>
 8002a26:	bf00      	nop
 8002a28:	20000464 	.word	0x20000464
 8002a2c:	200004ac 	.word	0x200004ac
 8002a30:	200004f8 	.word	0x200004f8

08002a34 <RotaryTasks_Init>:
    }
}

void RotaryTasks_Init(void) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af02      	add	r7, sp, #8
	BaseType_t ok = xTaskCreate(InputTask, "InputTask", 512, NULL,
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	9301      	str	r3, [sp, #4]
 8002a3e:	2302      	movs	r3, #2
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	2300      	movs	r3, #0
 8002a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a48:	490b      	ldr	r1, [pc, #44]	@ (8002a78 <RotaryTasks_Init+0x44>)
 8002a4a:	480c      	ldr	r0, [pc, #48]	@ (8002a7c <RotaryTasks_Init+0x48>)
 8002a4c:	f006 f860 	bl	8008b10 <xTaskCreate>
 8002a50:	6078      	str	r0, [r7, #4]
			tskIDLE_PRIORITY + 2, NULL);
	configASSERT(ok == pdPASS);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d00b      	beq.n	8002a70 <RotaryTasks_Init+0x3c>
	__asm volatile
 8002a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a5c:	f383 8811 	msr	BASEPRI, r3
 8002a60:	f3bf 8f6f 	isb	sy
 8002a64:	f3bf 8f4f 	dsb	sy
 8002a68:	603b      	str	r3, [r7, #0]
}
 8002a6a:	bf00      	nop
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <RotaryTasks_Init+0x38>
}
 8002a70:	bf00      	nop
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	0800f5b4 	.word	0x0800f5b4
 8002a7c:	08002925 	.word	0x08002925

08002a80 <NoteOn>:
//		.release_steps = 2205,  // 0.3s
//		.state = ADSR_IDLE, .current_level = 0.0f, .step_val = 0.0f };

ADSR_Control_t adsrs[MAX_VOICES];

void NoteOn(void) {
 8002a80:	b5b0      	push	{r4, r5, r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
	//        (1.0 - ) / steps

	//adsr.step_val = (1.0f - adsr.current_level) / (float) adsr.attack_steps;
	//       =     

	int8_t new_voice_idx = 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	75fb      	strb	r3, [r7, #23]
	int8_t min_count = 127;
 8002a8a:	237f      	movs	r3, #127	@ 0x7f
 8002a8c:	75bb      	strb	r3, [r7, #22]

	static int8_t count = 0;

	for (int i = 0; i < MAX_VOICES; i++) {
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]
 8002a92:	e027      	b.n	8002ae4 <NoteOn+0x64>
		if (adsrs[i].state == ADSR_IDLE) {
 8002a94:	4a8e      	ldr	r2, [pc, #568]	@ (8002cd0 <NoteOn+0x250>)
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	212c      	movs	r1, #44	@ 0x2c
 8002a9a:	fb01 f303 	mul.w	r3, r1, r3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	3320      	adds	r3, #32
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d102      	bne.n	8002aae <NoteOn+0x2e>
			new_voice_idx = i;
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	75fb      	strb	r3, [r7, #23]
			break;
 8002aac:	e01d      	b.n	8002aea <NoteOn+0x6a>
		}
		if (adsrs[i].count < min_count) {
 8002aae:	4a88      	ldr	r2, [pc, #544]	@ (8002cd0 <NoteOn+0x250>)
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	212c      	movs	r1, #44	@ 0x2c
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	3304      	adds	r3, #4
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	da0a      	bge.n	8002ade <NoteOn+0x5e>
			min_count = adsrs[i].count;
 8002ac8:	4a81      	ldr	r2, [pc, #516]	@ (8002cd0 <NoteOn+0x250>)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	212c      	movs	r1, #44	@ 0x2c
 8002ace:	fb01 f303 	mul.w	r3, r1, r3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	3304      	adds	r3, #4
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	75bb      	strb	r3, [r7, #22]
			new_voice_idx = i;
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < MAX_VOICES; i++) {
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	ddd4      	ble.n	8002a94 <NoteOn+0x14>
		}

	}
//    printf("New voice idx %d\n", new_voice_idx);

	adsrs[new_voice_idx] = basic_adsr;
 8002aea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002aee:	4a78      	ldr	r2, [pc, #480]	@ (8002cd0 <NoteOn+0x250>)
 8002af0:	212c      	movs	r1, #44	@ 0x2c
 8002af2:	fb01 f303 	mul.w	r3, r1, r3
 8002af6:	4413      	add	r3, r2
 8002af8:	4a76      	ldr	r2, [pc, #472]	@ (8002cd4 <NoteOn+0x254>)
 8002afa:	461c      	mov	r4, r3
 8002afc:	4615      	mov	r5, r2
 8002afe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	adsrs[new_voice_idx].freq = target_freq;
 8002b0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b12:	4a71      	ldr	r2, [pc, #452]	@ (8002cd8 <NoteOn+0x258>)
 8002b14:	6812      	ldr	r2, [r2, #0]
 8002b16:	496e      	ldr	r1, [pc, #440]	@ (8002cd0 <NoteOn+0x250>)
 8002b18:	202c      	movs	r0, #44	@ 0x2c
 8002b1a:	fb00 f303 	mul.w	r3, r0, r3
 8002b1e:	440b      	add	r3, r1
 8002b20:	601a      	str	r2, [r3, #0]
	adsrs[new_voice_idx].count = ++count;
 8002b22:	4b6e      	ldr	r3, [pc, #440]	@ (8002cdc <NoteOn+0x25c>)
 8002b24:	f993 3000 	ldrsb.w	r3, [r3]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	b25a      	sxtb	r2, r3
 8002b30:	4b6a      	ldr	r3, [pc, #424]	@ (8002cdc <NoteOn+0x25c>)
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	4b69      	ldr	r3, [pc, #420]	@ (8002cdc <NoteOn+0x25c>)
 8002b36:	f993 2000 	ldrsb.w	r2, [r3]
 8002b3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b3e:	b2d0      	uxtb	r0, r2
 8002b40:	4a63      	ldr	r2, [pc, #396]	@ (8002cd0 <NoteOn+0x250>)
 8002b42:	212c      	movs	r1, #44	@ 0x2c
 8002b44:	fb01 f303 	mul.w	r3, r1, r3
 8002b48:	4413      	add	r3, r2
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	701a      	strb	r2, [r3, #0]
	adsrs[new_voice_idx].state = ADSR_ATTACK;
 8002b50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b54:	4a5e      	ldr	r2, [pc, #376]	@ (8002cd0 <NoteOn+0x250>)
 8002b56:	212c      	movs	r1, #44	@ 0x2c
 8002b58:	fb01 f303 	mul.w	r3, r1, r3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3320      	adds	r3, #32
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
	adsrs[new_voice_idx].step_val = 0.1f;
 8002b64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b68:	4a59      	ldr	r2, [pc, #356]	@ (8002cd0 <NoteOn+0x250>)
 8002b6a:	212c      	movs	r1, #44	@ 0x2c
 8002b6c:	fb01 f303 	mul.w	r3, r1, r3
 8002b70:	4413      	add	r3, r2
 8002b72:	3328      	adds	r3, #40	@ 0x28
 8002b74:	4a5a      	ldr	r2, [pc, #360]	@ (8002ce0 <NoteOn+0x260>)
 8002b76:	601a      	str	r2, [r3, #0]
	adsrs[new_voice_idx].tuning_word = (uint32_t) ((double) target_freq
 8002b78:	4b57      	ldr	r3, [pc, #348]	@ (8002cd8 <NoteOn+0x258>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fd fceb 	bl	8000558 <__aeabi_f2d>
			* 4294967296.0 / (double) SAMPLE_RATE);
 8002b82:	f04f 0200 	mov.w	r2, #0
 8002b86:	4b57      	ldr	r3, [pc, #348]	@ (8002ce4 <NoteOn+0x264>)
 8002b88:	f7fd fd3e 	bl	8000608 <__aeabi_dmul>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4610      	mov	r0, r2
 8002b92:	4619      	mov	r1, r3
 8002b94:	a34c      	add	r3, pc, #304	@ (adr r3, 8002cc8 <NoteOn+0x248>)
 8002b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9a:	f7fd fe5f 	bl	800085c <__aeabi_ddiv>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
	adsrs[new_voice_idx].tuning_word = (uint32_t) ((double) target_freq
 8002ba2:	f997 4017 	ldrsb.w	r4, [r7, #23]
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f7fe f805 	bl	8000bb8 <__aeabi_d2uiz>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	4947      	ldr	r1, [pc, #284]	@ (8002cd0 <NoteOn+0x250>)
 8002bb2:	232c      	movs	r3, #44	@ 0x2c
 8002bb4:	fb04 f303 	mul.w	r3, r4, r3
 8002bb8:	440b      	add	r3, r1
 8002bba:	330c      	adds	r3, #12
 8002bbc:	601a      	str	r2, [r3, #0]
//    printf("idle to attack\n");

	if (count >= 127) {
 8002bbe:	4b47      	ldr	r3, [pc, #284]	@ (8002cdc <NoteOn+0x25c>)
 8002bc0:	f993 3000 	ldrsb.w	r3, [r3]
 8002bc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bc6:	d171      	bne.n	8002cac <NoteOn+0x22c>
		int8_t min = 127;
 8002bc8:	237f      	movs	r3, #127	@ 0x7f
 8002bca:	73fb      	strb	r3, [r7, #15]

		// 1)  voice  count 
		for (int i = 0; i < MAX_VOICES; i++) {
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	e022      	b.n	8002c18 <NoteOn+0x198>
			if (adsrs[i].state != ADSR_IDLE && adsrs[i].count < min) {
 8002bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8002cd0 <NoteOn+0x250>)
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	212c      	movs	r1, #44	@ 0x2c
 8002bd8:	fb01 f303 	mul.w	r3, r1, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	3320      	adds	r3, #32
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d015      	beq.n	8002c12 <NoteOn+0x192>
 8002be6:	4a3a      	ldr	r2, [pc, #232]	@ (8002cd0 <NoteOn+0x250>)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	212c      	movs	r1, #44	@ 0x2c
 8002bec:	fb01 f303 	mul.w	r3, r1, r3
 8002bf0:	4413      	add	r3, r2
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	da08      	bge.n	8002c12 <NoteOn+0x192>
				min = adsrs[i].count;
 8002c00:	4a33      	ldr	r2, [pc, #204]	@ (8002cd0 <NoteOn+0x250>)
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	212c      	movs	r1, #44	@ 0x2c
 8002c06:	fb01 f303 	mul.w	r3, r1, r3
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	73fb      	strb	r3, [r7, #15]
		for (int i = 0; i < MAX_VOICES; i++) {
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	3301      	adds	r3, #1
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	ddd9      	ble.n	8002bd2 <NoteOn+0x152>
			}
		}
		//  voice    
		if (min == 127) {
 8002c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c22:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c24:	d103      	bne.n	8002c2e <NoteOn+0x1ae>
			count = 0;
 8002c26:	4b2d      	ldr	r3, [pc, #180]	@ (8002cdc <NoteOn+0x25c>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	701a      	strb	r2, [r3, #0]
 8002c2c:	e03e      	b.n	8002cac <NoteOn+0x22c>
		} else {
			int8_t offset = (int8_t) (min - 1);
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	70fb      	strb	r3, [r7, #3]

			// 2)  voice count    ( )
			for (int i = 0; i < MAX_VOICES; i++) {
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
 8002c3a:	e02a      	b.n	8002c92 <NoteOn+0x212>
				if (adsrs[i].state != ADSR_IDLE) {
 8002c3c:	4a24      	ldr	r2, [pc, #144]	@ (8002cd0 <NoteOn+0x250>)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	212c      	movs	r1, #44	@ 0x2c
 8002c42:	fb01 f303 	mul.w	r3, r1, r3
 8002c46:	4413      	add	r3, r2
 8002c48:	3320      	adds	r3, #32
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d014      	beq.n	8002c7a <NoteOn+0x1fa>
					adsrs[i].count -= offset;
 8002c50:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd0 <NoteOn+0x250>)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	212c      	movs	r1, #44	@ 0x2c
 8002c56:	fb01 f303 	mul.w	r3, r1, r3
 8002c5a:	4413      	add	r3, r2
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	781a      	ldrb	r2, [r3, #0]
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	b2d8      	uxtb	r0, r3
 8002c66:	4a1a      	ldr	r2, [pc, #104]	@ (8002cd0 <NoteOn+0x250>)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	212c      	movs	r1, #44	@ 0x2c
 8002c6c:	fb01 f303 	mul.w	r3, r1, r3
 8002c70:	4413      	add	r3, r2
 8002c72:	3304      	adds	r3, #4
 8002c74:	4602      	mov	r2, r0
 8002c76:	701a      	strb	r2, [r3, #0]
 8002c78:	e008      	b.n	8002c8c <NoteOn+0x20c>
				} else {
					adsrs[i].count = 0;
 8002c7a:	4a15      	ldr	r2, [pc, #84]	@ (8002cd0 <NoteOn+0x250>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	212c      	movs	r1, #44	@ 0x2c
 8002c80:	fb01 f303 	mul.w	r3, r1, r3
 8002c84:	4413      	add	r3, r2
 8002c86:	3304      	adds	r3, #4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < MAX_VOICES; i++) {
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	607b      	str	r3, [r7, #4]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	ddd1      	ble.n	8002c3c <NoteOn+0x1bc>
				}
			}
			// 3)  count   
			count -= offset;
 8002c98:	4b10      	ldr	r3, [pc, #64]	@ (8002cdc <NoteOn+0x25c>)
 8002c9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	78fb      	ldrb	r3, [r7, #3]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	b25a      	sxtb	r2, r3
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <NoteOn+0x25c>)
 8002caa:	701a      	strb	r2, [r3, #0]

		}
	}
	count_arr[KEY] = count;
 8002cac:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <NoteOn+0x25c>)
 8002cae:	f993 1000 	ldrsb.w	r1, [r3]
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce8 <NoteOn+0x268>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	b2c9      	uxtb	r1, r1
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <NoteOn+0x26c>)
 8002cbe:	5499      	strb	r1, [r3, r2]
}
 8002cc0:	bf00      	nop
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8002cc8:	00000000 	.word	0x00000000
 8002ccc:	40e58880 	.word	0x40e58880
 8002cd0:	20003d14 	.word	0x20003d14
 8002cd4:	20000054 	.word	0x20000054
 8002cd8:	20000044 	.word	0x20000044
 8002cdc:	20003d98 	.word	0x20003d98
 8002ce0:	3dcccccd 	.word	0x3dcccccd
 8002ce4:	41f00000 	.word	0x41f00000
 8002ce8:	2000028c 	.word	0x2000028c
 8002cec:	20000500 	.word	0x20000500

08002cf0 <NoteOff>:

void NoteOff(void) {
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0

	for (int i = 0; i < MAX_VOICES; i++) {
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	607b      	str	r3, [r7, #4]
 8002cfa:	e03c      	b.n	8002d76 <NoteOff+0x86>
		if (adsrs[i].count == count_arr[KEY]) {
 8002cfc:	4a23      	ldr	r2, [pc, #140]	@ (8002d8c <NoteOff+0x9c>)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	212c      	movs	r1, #44	@ 0x2c
 8002d02:	fb01 f303 	mul.w	r3, r1, r3
 8002d06:	4413      	add	r3, r2
 8002d08:	3304      	adds	r3, #4
 8002d0a:	781a      	ldrb	r2, [r3, #0]
 8002d0c:	4b20      	ldr	r3, [pc, #128]	@ (8002d90 <NoteOff+0xa0>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	4619      	mov	r1, r3
 8002d14:	4b1f      	ldr	r3, [pc, #124]	@ (8002d94 <NoteOff+0xa4>)
 8002d16:	5c5b      	ldrb	r3, [r3, r1]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d129      	bne.n	8002d70 <NoteOff+0x80>
			adsrs[i].state = ADSR_RELEASE;
 8002d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002d8c <NoteOff+0x9c>)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	212c      	movs	r1, #44	@ 0x2c
 8002d22:	fb01 f303 	mul.w	r3, r1, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	3320      	adds	r3, #32
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	701a      	strb	r2, [r3, #0]
			adsrs[i].step_val = adsrs[i].current_level
 8002d2e:	4a17      	ldr	r2, [pc, #92]	@ (8002d8c <NoteOff+0x9c>)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	212c      	movs	r1, #44	@ 0x2c
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	3324      	adds	r3, #36	@ 0x24
 8002d3c:	edd3 6a00 	vldr	s13, [r3]
					/ (float) adsrs[i].release_steps;
 8002d40:	4a12      	ldr	r2, [pc, #72]	@ (8002d8c <NoteOff+0x9c>)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	212c      	movs	r1, #44	@ 0x2c
 8002d46:	fb01 f303 	mul.w	r3, r1, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	331c      	adds	r3, #28
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	ee07 3a90 	vmov	s15, r3
 8002d54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d58:	eec6 7a87 	vdiv.f32	s15, s13, s14
			adsrs[i].step_val = adsrs[i].current_level
 8002d5c:	4a0b      	ldr	r2, [pc, #44]	@ (8002d8c <NoteOff+0x9c>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	212c      	movs	r1, #44	@ 0x2c
 8002d62:	fb01 f303 	mul.w	r3, r1, r3
 8002d66:	4413      	add	r3, r2
 8002d68:	3328      	adds	r3, #40	@ 0x28
 8002d6a:	edc3 7a00 	vstr	s15, [r3]
			break;
 8002d6e:	e006      	b.n	8002d7e <NoteOff+0x8e>
	for (int i = 0; i < MAX_VOICES; i++) {
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3301      	adds	r3, #1
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	ddbf      	ble.n	8002cfc <NoteOff+0xc>
		}
	}

}
 8002d7c:	bf00      	nop
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	20003d14 	.word	0x20003d14
 8002d90:	2000028c 	.word	0x2000028c
 8002d94:	20000500 	.word	0x20000500

08002d98 <Init_All_LUTs>:

void Init_All_LUTs(void) {
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	ed2d 8b02 	vpush	{d8}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
	int16_t amplitude = 7000; //   ,     32,767
 8002da2:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8002da6:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < LUT_SIZE; i++) {
 8002da8:	2300      	movs	r3, #0
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	e061      	b.n	8002e72 <Init_All_LUTs+0xda>
		// 1. Sine Wave ( )
		sine_lut[i] = (int16_t) (amplitude
				* sinf(2.0f * 3.141592f * (float) i / (float) LUT_SIZE));
 8002dae:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	ee07 3a90 	vmov	s15, r3
 8002dc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dc4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002e88 <Init_All_LUTs+0xf0>
 8002dc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dcc:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002e8c <Init_All_LUTs+0xf4>
 8002dd0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002dd4:	eeb0 0a47 	vmov.f32	s0, s14
 8002dd8:	f00a feba 	bl	800db50 <sinf>
 8002ddc:	eef0 7a40 	vmov.f32	s15, s0
 8002de0:	ee68 7a27 	vmul.f32	s15, s16, s15
		sine_lut[i] = (int16_t) (amplitude
 8002de4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002de8:	ee17 3a90 	vmov	r3, s15
 8002dec:	b219      	sxth	r1, r3
 8002dee:	4a28      	ldr	r2, [pc, #160]	@ (8002e90 <Init_All_LUTs+0xf8>)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 2. Sawtooth Wave (: -Amp ~ +Amp  )
		// : -Amp + (2 * Amp * i / Size)
		float saw_val = -amplitude + (2.0f * amplitude * i / (float) LUT_SIZE);
 8002df6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002dfa:	425b      	negs	r3, r3
 8002dfc:	ee07 3a90 	vmov	s15, r3
 8002e00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e04:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e08:	ee07 3a90 	vmov	s15, r3
 8002e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e10:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	ee07 3a90 	vmov	s15, r3
 8002e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e22:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002e8c <Init_All_LUTs+0xf4>
 8002e26:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e2e:	edc7 7a01 	vstr	s15, [r7, #4]
		saw_lut[i] = (int16_t) saw_val;
 8002e32:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e3a:	ee17 3a90 	vmov	r3, s15
 8002e3e:	b219      	sxth	r1, r3
 8002e40:	4a14      	ldr	r2, [pc, #80]	@ (8002e94 <Init_All_LUTs+0xfc>)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 3. Square Wave (:  +Amp,  -Amp)
		if (i < LUT_SIZE / 2) {
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e4e:	da05      	bge.n	8002e5c <Init_All_LUTs+0xc4>
			square_lut[i] = amplitude;
 8002e50:	4911      	ldr	r1, [pc, #68]	@ (8002e98 <Init_All_LUTs+0x100>)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	897a      	ldrh	r2, [r7, #10]
 8002e56:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8002e5a:	e007      	b.n	8002e6c <Init_All_LUTs+0xd4>
		} else {
			square_lut[i] = -amplitude;
 8002e5c:	897b      	ldrh	r3, [r7, #10]
 8002e5e:	425b      	negs	r3, r3
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	b219      	sxth	r1, r3
 8002e64:	4a0c      	ldr	r2, [pc, #48]	@ (8002e98 <Init_All_LUTs+0x100>)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < LUT_SIZE; i++) {
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e78:	db99      	blt.n	8002dae <Init_All_LUTs+0x16>
		}
	}
}
 8002e7a:	bf00      	nop
 8002e7c:	bf00      	nop
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	ecbd 8b02 	vpop	{d8}
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40c90fd8 	.word	0x40c90fd8
 8002e8c:	44800000 	.word	0x44800000
 8002e90:	20002508 	.word	0x20002508
 8002e94:	20002d08 	.word	0x20002d08
 8002e98:	20003508 	.word	0x20003508

08002e9c <Calc_Wave_LUT>:

void Calc_Wave_LUT(int16_t *buffer, int length) {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08c      	sub	sp, #48	@ 0x30
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]

	//      ( )
	static Biquad lpf;
	static int inited = 0;

	if (!inited) {
 8002ea6:	4bb3      	ldr	r3, [pc, #716]	@ (8003174 <Calc_Wave_LUT+0x2d8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d114      	bne.n	8002ed8 <Calc_Wave_LUT+0x3c>
		biquad_reset(&lpf);
 8002eae:	48b2      	ldr	r0, [pc, #712]	@ (8003178 <Calc_Wave_LUT+0x2dc>)
 8002eb0:	f7fe fe32 	bl	8001b18 <biquad_reset>
		biquad_set_lpf(&lpf, (float) SAMPLE_RATE, g_lpf_FC, g_lpf_Q); //  Fs SAMPLE_RATE
 8002eb4:	4bb1      	ldr	r3, [pc, #708]	@ (800317c <Calc_Wave_LUT+0x2e0>)
 8002eb6:	edd3 7a00 	vldr	s15, [r3]
 8002eba:	4bb1      	ldr	r3, [pc, #708]	@ (8003180 <Calc_Wave_LUT+0x2e4>)
 8002ebc:	ed93 7a00 	vldr	s14, [r3]
 8002ec0:	eeb0 1a47 	vmov.f32	s2, s14
 8002ec4:	eef0 0a67 	vmov.f32	s1, s15
 8002ec8:	ed9f 0aae 	vldr	s0, [pc, #696]	@ 8003184 <Calc_Wave_LUT+0x2e8>
 8002ecc:	48aa      	ldr	r0, [pc, #680]	@ (8003178 <Calc_Wave_LUT+0x2dc>)
 8002ece:	f7fe fe41 	bl	8001b54 <biquad_set_lpf>
		inited = 1;
 8002ed2:	4ba8      	ldr	r3, [pc, #672]	@ (8003174 <Calc_Wave_LUT+0x2d8>)
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
	}

	if (g_lpf_dirty) {
 8002ed8:	4bab      	ldr	r3, [pc, #684]	@ (8003188 <Calc_Wave_LUT+0x2ec>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d011      	beq.n	8002f06 <Calc_Wave_LUT+0x6a>
		g_lpf_dirty = 0;
 8002ee2:	4ba9      	ldr	r3, [pc, #676]	@ (8003188 <Calc_Wave_LUT+0x2ec>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	701a      	strb	r2, [r3, #0]
		biquad_set_lpf(&lpf, (float) SAMPLE_RATE, g_lpf_FC, g_lpf_Q);
 8002ee8:	4ba4      	ldr	r3, [pc, #656]	@ (800317c <Calc_Wave_LUT+0x2e0>)
 8002eea:	edd3 7a00 	vldr	s15, [r3]
 8002eee:	4ba4      	ldr	r3, [pc, #656]	@ (8003180 <Calc_Wave_LUT+0x2e4>)
 8002ef0:	ed93 7a00 	vldr	s14, [r3]
 8002ef4:	eeb0 1a47 	vmov.f32	s2, s14
 8002ef8:	eef0 0a67 	vmov.f32	s1, s15
 8002efc:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8003184 <Calc_Wave_LUT+0x2e8>
 8002f00:	489d      	ldr	r0, [pc, #628]	@ (8003178 <Calc_Wave_LUT+0x2dc>)
 8002f02:	f7fe fe27 	bl	8001b54 <biquad_set_lpf>
	}

	for (int i = 0; i < length; i += 2) {
 8002f06:	2300      	movs	r3, #0
 8002f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f0a:	e21e      	b.n	800334a <Calc_Wave_LUT+0x4ae>
		buffer[i] = 0;
 8002f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	4413      	add	r3, r2
 8002f14:	2200      	movs	r2, #0
 8002f16:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] = 0;
 8002f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	4413      	add	r3, r2
 8002f22:	2200      	movs	r2, #0
 8002f24:	801a      	strh	r2, [r3, #0]
		float s = 0;
 8002f26:	f04f 0300 	mov.w	r3, #0
 8002f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f30:	e1a8      	b.n	8003284 <Calc_Wave_LUT+0x3e8>
			target_freq = adsrs[voice_idx].freq;
 8002f32:	4a96      	ldr	r2, [pc, #600]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	212c      	movs	r1, #44	@ 0x2c
 8002f38:	fb01 f303 	mul.w	r3, r1, r3
 8002f3c:	4413      	add	r3, r2
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a93      	ldr	r2, [pc, #588]	@ (8003190 <Calc_Wave_LUT+0x2f4>)
 8002f42:	6013      	str	r3, [r2, #0]
			tuning_word = adsrs[voice_idx].tuning_word; //(uint32_t)((double)target_freq * 4294967296.0 / (double)SAMPLE_RATE);
 8002f44:	4a91      	ldr	r2, [pc, #580]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	212c      	movs	r1, #44	@ 0x2c
 8002f4a:	fb01 f303 	mul.w	r3, r1, r3
 8002f4e:	4413      	add	r3, r2
 8002f50:	330c      	adds	r3, #12
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a8f      	ldr	r2, [pc, #572]	@ (8003194 <Calc_Wave_LUT+0x2f8>)
 8002f56:	6013      	str	r3, [r2, #0]

			// --- [1] ADSR    ---
			switch (adsrs[voice_idx].state) {
 8002f58:	4a8c      	ldr	r2, [pc, #560]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5c:	212c      	movs	r1, #44	@ 0x2c
 8002f5e:	fb01 f303 	mul.w	r3, r1, r3
 8002f62:	4413      	add	r3, r2
 8002f64:	3320      	adds	r3, #32
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b04      	cmp	r3, #4
 8002f6a:	f200 8129 	bhi.w	80031c0 <Calc_Wave_LUT+0x324>
 8002f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f74 <Calc_Wave_LUT+0xd8>)
 8002f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f74:	08002f89 	.word	0x08002f89
 8002f78:	08002f9f 	.word	0x08002f9f
 8002f7c:	0800306b 	.word	0x0800306b
 8002f80:	080031c1 	.word	0x080031c1
 8002f84:	0800311d 	.word	0x0800311d
			case ADSR_IDLE:
				adsrs[voice_idx].current_level = 0.0f;
 8002f88:	4a80      	ldr	r2, [pc, #512]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8c:	212c      	movs	r1, #44	@ 0x2c
 8002f8e:	fb01 f303 	mul.w	r3, r1, r3
 8002f92:	4413      	add	r3, r2
 8002f94:	3324      	adds	r3, #36	@ 0x24
 8002f96:	f04f 0200 	mov.w	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
				break;
 8002f9c:	e110      	b.n	80031c0 <Calc_Wave_LUT+0x324>

			case ADSR_ATTACK:
				adsrs[voice_idx].current_level += adsrs[voice_idx].step_val;
 8002f9e:	4a7b      	ldr	r2, [pc, #492]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa2:	212c      	movs	r1, #44	@ 0x2c
 8002fa4:	fb01 f303 	mul.w	r3, r1, r3
 8002fa8:	4413      	add	r3, r2
 8002faa:	3324      	adds	r3, #36	@ 0x24
 8002fac:	ed93 7a00 	vldr	s14, [r3]
 8002fb0:	4a76      	ldr	r2, [pc, #472]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	212c      	movs	r1, #44	@ 0x2c
 8002fb6:	fb01 f303 	mul.w	r3, r1, r3
 8002fba:	4413      	add	r3, r2
 8002fbc:	3328      	adds	r3, #40	@ 0x28
 8002fbe:	edd3 7a00 	vldr	s15, [r3]
 8002fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc6:	4a71      	ldr	r2, [pc, #452]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fca:	212c      	movs	r1, #44	@ 0x2c
 8002fcc:	fb01 f303 	mul.w	r3, r1, r3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	3324      	adds	r3, #36	@ 0x24
 8002fd4:	edc3 7a00 	vstr	s15, [r3]

				if (adsrs[voice_idx].current_level >= 1.0f) {
 8002fd8:	4a6c      	ldr	r2, [pc, #432]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	212c      	movs	r1, #44	@ 0x2c
 8002fde:	fb01 f303 	mul.w	r3, r1, r3
 8002fe2:	4413      	add	r3, r2
 8002fe4:	3324      	adds	r3, #36	@ 0x24
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	da00      	bge.n	8002ffa <Calc_Wave_LUT+0x15e>
					adsrs[voice_idx].step_val = (1.0f
							- adsrs[voice_idx].sustain_level)
							/ (float) adsrs[voice_idx].decay_steps;
//					printf("attack to decay\n");
				}
				break;
 8002ff8:	e0e2      	b.n	80031c0 <Calc_Wave_LUT+0x324>
					adsrs[voice_idx].current_level = 1.0f;
 8002ffa:	4a64      	ldr	r2, [pc, #400]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	212c      	movs	r1, #44	@ 0x2c
 8003000:	fb01 f303 	mul.w	r3, r1, r3
 8003004:	4413      	add	r3, r2
 8003006:	3324      	adds	r3, #36	@ 0x24
 8003008:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800300c:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_DECAY;
 800300e:	4a5f      	ldr	r2, [pc, #380]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003012:	212c      	movs	r1, #44	@ 0x2c
 8003014:	fb01 f303 	mul.w	r3, r1, r3
 8003018:	4413      	add	r3, r2
 800301a:	3320      	adds	r3, #32
 800301c:	2202      	movs	r2, #2
 800301e:	701a      	strb	r2, [r3, #0]
							- adsrs[voice_idx].sustain_level)
 8003020:	4a5a      	ldr	r2, [pc, #360]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	212c      	movs	r1, #44	@ 0x2c
 8003026:	fb01 f303 	mul.w	r3, r1, r3
 800302a:	4413      	add	r3, r2
 800302c:	3318      	adds	r3, #24
 800302e:	edd3 7a00 	vldr	s15, [r3]
 8003032:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003036:	ee77 6a67 	vsub.f32	s13, s14, s15
							/ (float) adsrs[voice_idx].decay_steps;
 800303a:	4a54      	ldr	r2, [pc, #336]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 800303c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303e:	212c      	movs	r1, #44	@ 0x2c
 8003040:	fb01 f303 	mul.w	r3, r1, r3
 8003044:	4413      	add	r3, r2
 8003046:	3314      	adds	r3, #20
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	ee07 3a90 	vmov	s15, r3
 800304e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003052:	eec6 7a87 	vdiv.f32	s15, s13, s14
					adsrs[voice_idx].step_val = (1.0f
 8003056:	4a4d      	ldr	r2, [pc, #308]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305a:	212c      	movs	r1, #44	@ 0x2c
 800305c:	fb01 f303 	mul.w	r3, r1, r3
 8003060:	4413      	add	r3, r2
 8003062:	3328      	adds	r3, #40	@ 0x28
 8003064:	edc3 7a00 	vstr	s15, [r3]
				break;
 8003068:	e0aa      	b.n	80031c0 <Calc_Wave_LUT+0x324>

			case ADSR_DECAY:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 800306a:	4a48      	ldr	r2, [pc, #288]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 800306c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306e:	212c      	movs	r1, #44	@ 0x2c
 8003070:	fb01 f303 	mul.w	r3, r1, r3
 8003074:	4413      	add	r3, r2
 8003076:	3324      	adds	r3, #36	@ 0x24
 8003078:	ed93 7a00 	vldr	s14, [r3]
 800307c:	4a43      	ldr	r2, [pc, #268]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	212c      	movs	r1, #44	@ 0x2c
 8003082:	fb01 f303 	mul.w	r3, r1, r3
 8003086:	4413      	add	r3, r2
 8003088:	3328      	adds	r3, #40	@ 0x28
 800308a:	edd3 7a00 	vldr	s15, [r3]
 800308e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003092:	4a3e      	ldr	r2, [pc, #248]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003096:	212c      	movs	r1, #44	@ 0x2c
 8003098:	fb01 f303 	mul.w	r3, r1, r3
 800309c:	4413      	add	r3, r2
 800309e:	3324      	adds	r3, #36	@ 0x24
 80030a0:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level
 80030a4:	4a39      	ldr	r2, [pc, #228]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	212c      	movs	r1, #44	@ 0x2c
 80030aa:	fb01 f303 	mul.w	r3, r1, r3
 80030ae:	4413      	add	r3, r2
 80030b0:	3324      	adds	r3, #36	@ 0x24
 80030b2:	ed93 7a00 	vldr	s14, [r3]
						<= adsrs[voice_idx].sustain_level) {
 80030b6:	4a35      	ldr	r2, [pc, #212]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	212c      	movs	r1, #44	@ 0x2c
 80030bc:	fb01 f303 	mul.w	r3, r1, r3
 80030c0:	4413      	add	r3, r2
 80030c2:	3318      	adds	r3, #24
 80030c4:	edd3 7a00 	vldr	s15, [r3]
				if (adsrs[voice_idx].current_level
 80030c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d0:	d900      	bls.n	80030d4 <Calc_Wave_LUT+0x238>
							adsrs[voice_idx].sustain_level;
					adsrs[voice_idx].state = ADSR_SUSTAIN;
					adsrs[voice_idx].step_val = 0.0f;
//				    printf("ADSR_DECAY to ADSR_SUSTAIN\n");
				}
				break;
 80030d2:	e075      	b.n	80031c0 <Calc_Wave_LUT+0x324>
							adsrs[voice_idx].sustain_level;
 80030d4:	4a2d      	ldr	r2, [pc, #180]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 80030d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d8:	212c      	movs	r1, #44	@ 0x2c
 80030da:	fb01 f303 	mul.w	r3, r1, r3
 80030de:	4413      	add	r3, r2
 80030e0:	3318      	adds	r3, #24
 80030e2:	681a      	ldr	r2, [r3, #0]
					adsrs[voice_idx].current_level =
 80030e4:	4929      	ldr	r1, [pc, #164]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	202c      	movs	r0, #44	@ 0x2c
 80030ea:	fb00 f303 	mul.w	r3, r0, r3
 80030ee:	440b      	add	r3, r1
 80030f0:	3324      	adds	r3, #36	@ 0x24
 80030f2:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_SUSTAIN;
 80030f4:	4a25      	ldr	r2, [pc, #148]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	212c      	movs	r1, #44	@ 0x2c
 80030fa:	fb01 f303 	mul.w	r3, r1, r3
 80030fe:	4413      	add	r3, r2
 8003100:	3320      	adds	r3, #32
 8003102:	2203      	movs	r2, #3
 8003104:	701a      	strb	r2, [r3, #0]
					adsrs[voice_idx].step_val = 0.0f;
 8003106:	4a21      	ldr	r2, [pc, #132]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310a:	212c      	movs	r1, #44	@ 0x2c
 800310c:	fb01 f303 	mul.w	r3, r1, r3
 8003110:	4413      	add	r3, r2
 8003112:	3328      	adds	r3, #40	@ 0x28
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
				break;
 800311a:	e051      	b.n	80031c0 <Calc_Wave_LUT+0x324>

			case ADSR_SUSTAIN:
				break;

			case ADSR_RELEASE:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 800311c:	4a1b      	ldr	r2, [pc, #108]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	212c      	movs	r1, #44	@ 0x2c
 8003122:	fb01 f303 	mul.w	r3, r1, r3
 8003126:	4413      	add	r3, r2
 8003128:	3324      	adds	r3, #36	@ 0x24
 800312a:	ed93 7a00 	vldr	s14, [r3]
 800312e:	4a17      	ldr	r2, [pc, #92]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	212c      	movs	r1, #44	@ 0x2c
 8003134:	fb01 f303 	mul.w	r3, r1, r3
 8003138:	4413      	add	r3, r2
 800313a:	3328      	adds	r3, #40	@ 0x28
 800313c:	edd3 7a00 	vldr	s15, [r3]
 8003140:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003144:	4a11      	ldr	r2, [pc, #68]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	212c      	movs	r1, #44	@ 0x2c
 800314a:	fb01 f303 	mul.w	r3, r1, r3
 800314e:	4413      	add	r3, r2
 8003150:	3324      	adds	r3, #36	@ 0x24
 8003152:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level <= 0.0f) {
 8003156:	4a0d      	ldr	r2, [pc, #52]	@ (800318c <Calc_Wave_LUT+0x2f0>)
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	212c      	movs	r1, #44	@ 0x2c
 800315c:	fb01 f303 	mul.w	r3, r1, r3
 8003160:	4413      	add	r3, r2
 8003162:	3324      	adds	r3, #36	@ 0x24
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003170:	d912      	bls.n	8003198 <Calc_Wave_LUT+0x2fc>
					adsrs[voice_idx].current_level = 0.0f;
					adsrs[voice_idx].state = ADSR_IDLE;
//					printf("ADSR_RELEASE to idle\n");
				}
				break;
 8003172:	e024      	b.n	80031be <Calc_Wave_LUT+0x322>
 8003174:	20003d9c 	.word	0x20003d9c
 8003178:	20003da0 	.word	0x20003da0
 800317c:	2000004c 	.word	0x2000004c
 8003180:	20000048 	.word	0x20000048
 8003184:	472c4400 	.word	0x472c4400
 8003188:	20000050 	.word	0x20000050
 800318c:	20003d14 	.word	0x20003d14
 8003190:	20000044 	.word	0x20000044
 8003194:	20003d08 	.word	0x20003d08
					adsrs[voice_idx].current_level = 0.0f;
 8003198:	4a71      	ldr	r2, [pc, #452]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 800319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319c:	212c      	movs	r1, #44	@ 0x2c
 800319e:	fb01 f303 	mul.w	r3, r1, r3
 80031a2:	4413      	add	r3, r2
 80031a4:	3324      	adds	r3, #36	@ 0x24
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_IDLE;
 80031ac:	4a6c      	ldr	r2, [pc, #432]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 80031ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b0:	212c      	movs	r1, #44	@ 0x2c
 80031b2:	fb01 f303 	mul.w	r3, r1, r3
 80031b6:	4413      	add	r3, r2
 80031b8:	3320      	adds	r3, #32
 80031ba:	2200      	movs	r2, #0
 80031bc:	701a      	strb	r2, [r3, #0]
				break;
 80031be:	bf00      	nop
			}

			// --- [2]   0 ---
			if (adsrs[voice_idx].current_level <= 0.0001f) {
 80031c0:	4a67      	ldr	r2, [pc, #412]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	212c      	movs	r1, #44	@ 0x2c
 80031c6:	fb01 f303 	mul.w	r3, r1, r3
 80031ca:	4413      	add	r3, r2
 80031cc:	3324      	adds	r3, #36	@ 0x24
 80031ce:	edd3 7a00 	vldr	s15, [r3]
 80031d2:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8003364 <Calc_Wave_LUT+0x4c8>
 80031d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031de:	d813      	bhi.n	8003208 <Calc_Wave_LUT+0x36c>

				adsrs[voice_idx].phase_accumulator += tuning_word;
 80031e0:	4a5f      	ldr	r2, [pc, #380]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 80031e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e4:	212c      	movs	r1, #44	@ 0x2c
 80031e6:	fb01 f303 	mul.w	r3, r1, r3
 80031ea:	4413      	add	r3, r2
 80031ec:	3308      	adds	r3, #8
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4b5d      	ldr	r3, [pc, #372]	@ (8003368 <Calc_Wave_LUT+0x4cc>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	441a      	add	r2, r3
 80031f6:	495a      	ldr	r1, [pc, #360]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	202c      	movs	r0, #44	@ 0x2c
 80031fc:	fb00 f303 	mul.w	r3, r0, r3
 8003200:	440b      	add	r3, r1
 8003202:	3308      	adds	r3, #8
 8003204:	601a      	str	r2, [r3, #0]
				continue;
 8003206:	e03a      	b.n	800327e <Calc_Wave_LUT+0x3e2>
			}

			// --- [3]   + ADSR ---
			uint32_t index = adsrs[voice_idx].phase_accumulator >> LUT_SHIFT;
 8003208:	4a55      	ldr	r2, [pc, #340]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 800320a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320c:	212c      	movs	r1, #44	@ 0x2c
 800320e:	fb01 f303 	mul.w	r3, r1, r3
 8003212:	4413      	add	r3, r2
 8003214:	3308      	adds	r3, #8
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	0d9b      	lsrs	r3, r3, #22
 800321a:	613b      	str	r3, [r7, #16]
			adsrs[voice_idx].phase_accumulator += tuning_word;
 800321c:	4a50      	ldr	r2, [pc, #320]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 800321e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003220:	212c      	movs	r1, #44	@ 0x2c
 8003222:	fb01 f303 	mul.w	r3, r1, r3
 8003226:	4413      	add	r3, r2
 8003228:	3308      	adds	r3, #8
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	4b4e      	ldr	r3, [pc, #312]	@ (8003368 <Calc_Wave_LUT+0x4cc>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	441a      	add	r2, r3
 8003232:	494b      	ldr	r1, [pc, #300]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 8003234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003236:	202c      	movs	r0, #44	@ 0x2c
 8003238:	fb00 f303 	mul.w	r3, r0, r3
 800323c:	440b      	add	r3, r1
 800323e:	3308      	adds	r3, #8
 8003240:	601a      	str	r2, [r3, #0]

			int16_t raw_val = current_lut[index];
 8003242:	4b4a      	ldr	r3, [pc, #296]	@ (800336c <Calc_Wave_LUT+0x4d0>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4413      	add	r3, r2
 800324c:	881b      	ldrh	r3, [r3, #0]
 800324e:	81fb      	strh	r3, [r7, #14]
			s += (float) raw_val * adsrs[voice_idx].current_level; // float 
 8003250:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003254:	ee07 3a90 	vmov	s15, r3
 8003258:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800325c:	4a40      	ldr	r2, [pc, #256]	@ (8003360 <Calc_Wave_LUT+0x4c4>)
 800325e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003260:	212c      	movs	r1, #44	@ 0x2c
 8003262:	fb01 f303 	mul.w	r3, r1, r3
 8003266:	4413      	add	r3, r2
 8003268:	3324      	adds	r3, #36	@ 0x24
 800326a:	edd3 7a00 	vldr	s15, [r3]
 800326e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003272:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800327a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	3301      	adds	r3, #1
 8003282:	627b      	str	r3, [r7, #36]	@ 0x24
 8003284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003286:	2b02      	cmp	r3, #2
 8003288:	f77f ae53 	ble.w	8002f32 <Calc_Wave_LUT+0x96>

		}
		// --- [4]  IIR   ---
		float x = s / 32768.0f;
 800328c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003290:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8003370 <Calc_Wave_LUT+0x4d4>
 8003294:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003298:	edc7 7a07 	vstr	s15, [r7, #28]
		float y = biquad_process(&lpf, x);
 800329c:	ed97 0a07 	vldr	s0, [r7, #28]
 80032a0:	4834      	ldr	r0, [pc, #208]	@ (8003374 <Calc_Wave_LUT+0x4d8>)
 80032a2:	f7fe fd39 	bl	8001d18 <biquad_process>
 80032a6:	ed87 0a06 	vstr	s0, [r7, #24]

		float out_f = y * enc_val;
 80032aa:	4b33      	ldr	r3, [pc, #204]	@ (8003378 <Calc_Wave_LUT+0x4dc>)
 80032ac:	edd3 7a00 	vldr	s15, [r3]
 80032b0:	ed97 7a06 	vldr	s14, [r7, #24]
 80032b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032b8:	edc7 7a08 	vstr	s15, [r7, #32]
		if (out_f > 32767.0f)
 80032bc:	edd7 7a08 	vldr	s15, [r7, #32]
 80032c0:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800337c <Calc_Wave_LUT+0x4e0>
 80032c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032cc:	dd01      	ble.n	80032d2 <Calc_Wave_LUT+0x436>
			out_f = 32767.0f;
 80032ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003380 <Calc_Wave_LUT+0x4e4>)
 80032d0:	623b      	str	r3, [r7, #32]
		if (out_f < -32768.0f)
 80032d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80032d6:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8003384 <Calc_Wave_LUT+0x4e8>
 80032da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e2:	d502      	bpl.n	80032ea <Calc_Wave_LUT+0x44e>
			out_f = -32768.0f;
 80032e4:	f04f 4347 	mov.w	r3, #3338665984	@ 0xc7000000
 80032e8:	623b      	str	r3, [r7, #32]

		int16_t out = (int16_t) out_f / 2;
 80032ea:	edd7 7a08 	vldr	s15, [r7, #32]
 80032ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032f2:	ee17 3a90 	vmov	r3, s15
 80032f6:	b21b      	sxth	r3, r3
 80032f8:	0fda      	lsrs	r2, r3, #31
 80032fa:	4413      	add	r3, r2
 80032fc:	105b      	asrs	r3, r3, #1
 80032fe:	82fb      	strh	r3, [r7, #22]

		buffer[i] += out;
 8003300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	4413      	add	r3, r2
 8003308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800330c:	b29a      	uxth	r2, r3
 800330e:	8afb      	ldrh	r3, [r7, #22]
 8003310:	4413      	add	r3, r2
 8003312:	b299      	uxth	r1, r3
 8003314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	4413      	add	r3, r2
 800331c:	b20a      	sxth	r2, r1
 800331e:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] += out;
 8003320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003322:	3301      	adds	r3, #1
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	4413      	add	r3, r2
 800332a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800332e:	b29a      	uxth	r2, r3
 8003330:	8afb      	ldrh	r3, [r7, #22]
 8003332:	4413      	add	r3, r2
 8003334:	b299      	uxth	r1, r3
 8003336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003338:	3301      	adds	r3, #1
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	4413      	add	r3, r2
 8003340:	b20a      	sxth	r2, r1
 8003342:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < length; i += 2) {
 8003344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003346:	3302      	adds	r3, #2
 8003348:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800334a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	429a      	cmp	r2, r3
 8003350:	f6ff addc 	blt.w	8002f0c <Calc_Wave_LUT+0x70>

	}
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	3730      	adds	r7, #48	@ 0x30
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20003d14 	.word	0x20003d14
 8003364:	38d1b717 	.word	0x38d1b717
 8003368:	20003d08 	.word	0x20003d08
 800336c:	20000040 	.word	0x20000040
 8003370:	47000000 	.word	0x47000000
 8003374:	20003da0 	.word	0x20003da0
 8003378:	20003d10 	.word	0x20003d10
 800337c:	46fffe00 	.word	0x46fffe00
 8003380:	46fffe00 	.word	0x46fffe00
 8003384:	c7000000 	.word	0xc7000000

08003388 <StartAudioTask>:
void StartAudioTask(void *argument) {
 8003388:	b5b0      	push	{r4, r5, r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]

	audioTaskHandle = xTaskGetCurrentTaskHandle();
 8003390:	f006 f9b6 	bl	8009700 <xTaskGetCurrentTaskHandle>
 8003394:	4603      	mov	r3, r0
 8003396:	4a2a      	ldr	r2, [pc, #168]	@ (8003440 <StartAudioTask+0xb8>)
 8003398:	6013      	str	r3, [r2, #0]

	for (int i = 0; i < MAX_VOICES; i++) {
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	e013      	b.n	80033c8 <StartAudioTask+0x40>
		adsrs[i] = basic_adsr;
 80033a0:	4a28      	ldr	r2, [pc, #160]	@ (8003444 <StartAudioTask+0xbc>)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	212c      	movs	r1, #44	@ 0x2c
 80033a6:	fb01 f303 	mul.w	r3, r1, r3
 80033aa:	4413      	add	r3, r2
 80033ac:	4a26      	ldr	r2, [pc, #152]	@ (8003448 <StartAudioTask+0xc0>)
 80033ae:	461c      	mov	r4, r3
 80033b0:	4615      	mov	r5, r2
 80033b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80033be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for (int i = 0; i < MAX_VOICES; i++) {
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	3301      	adds	r3, #1
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	dde8      	ble.n	80033a0 <StartAudioTask+0x18>
	}

	Init_All_LUTs();
 80033ce:	f7ff fce3 	bl	8002d98 <Init_All_LUTs>

	Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE);
 80033d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80033d6:	481d      	ldr	r0, [pc, #116]	@ (800344c <StartAudioTask+0xc4>)
 80033d8:	f7ff fd60 	bl	8002e9c <Calc_Wave_LUT>

	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) i2s_buffer, BUFFER_SIZE);
 80033dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80033e0:	491a      	ldr	r1, [pc, #104]	@ (800344c <StartAudioTask+0xc4>)
 80033e2:	481b      	ldr	r0, [pc, #108]	@ (8003450 <StartAudioTask+0xc8>)
 80033e4:	f002 f848 	bl	8005478 <HAL_I2S_Transmit_DMA>
	uint32_t ulNotificationValue;

	//  

	for (;;) {
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 80033e8:	f107 0208 	add.w	r2, r7, #8
 80033ec:	f04f 33ff 	mov.w	r3, #4294967295
 80033f0:	f04f 31ff 	mov.w	r1, #4294967295
 80033f4:	2000      	movs	r0, #0
 80033f6:	f006 fb21 	bl	8009a3c <xTaskNotifyWait>

		enc_val = SOUND_MAX / 100 * g_enc_pos[1];
 80033fa:	4b16      	ldr	r3, [pc, #88]	@ (8003454 <StartAudioTask+0xcc>)
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	ee07 3a90 	vmov	s15, r3
 8003402:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003406:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003458 <StartAudioTask+0xd0>
 800340a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800340e:	4b13      	ldr	r3, [pc, #76]	@ (800345c <StartAudioTask+0xd4>)
 8003410:	edc3 7a00 	vstr	s15, [r3]

		if ((ulNotificationValue & 0x01) != 0) {
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <StartAudioTask+0xa0>
			Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE / 2); //  
 800341e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003422:	480a      	ldr	r0, [pc, #40]	@ (800344c <StartAudioTask+0xc4>)
 8003424:	f7ff fd3a 	bl	8002e9c <Calc_Wave_LUT>
		}

		if ((ulNotificationValue & 0x02) != 0) {
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0da      	beq.n	80033e8 <StartAudioTask+0x60>
			Calc_Wave_LUT(&i2s_buffer[BUFFER_SIZE / 2], BUFFER_SIZE / 2); //  
 8003432:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003436:	480a      	ldr	r0, [pc, #40]	@ (8003460 <StartAudioTask+0xd8>)
 8003438:	f7ff fd30 	bl	8002e9c <Calc_Wave_LUT>
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 800343c:	e7d4      	b.n	80033e8 <StartAudioTask+0x60>
 800343e:	bf00      	nop
 8003440:	20003d0c 	.word	0x20003d0c
 8003444:	20003d14 	.word	0x20003d14
 8003448:	20000054 	.word	0x20000054
 800344c:	20000508 	.word	0x20000508
 8003450:	200002a4 	.word	0x200002a4
 8003454:	200004f8 	.word	0x200004f8
 8003458:	43a3d5c3 	.word	0x43a3d5c3
 800345c:	20003d10 	.word	0x20003d10
 8003460:	20001508 	.word	0x20001508

08003464 <HAL_I2S_TxHalfCpltCallback>:
		}
	}
}

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af02      	add	r7, sp, #8
 800346a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8003470:	4b0e      	ldr	r3, [pc, #56]	@ (80034ac <HAL_I2S_TxHalfCpltCallback+0x48>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d014      	beq.n	80034a2 <HAL_I2S_TxHalfCpltCallback+0x3e>
		//    (Bit 0 )
		xTaskNotifyFromISR(audioTaskHandle, 0x01, eSetBits,
 8003478:	4b0c      	ldr	r3, [pc, #48]	@ (80034ac <HAL_I2S_TxHalfCpltCallback+0x48>)
 800347a:	6818      	ldr	r0, [r3, #0]
 800347c:	f107 030c 	add.w	r3, r7, #12
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	2300      	movs	r3, #0
 8003484:	2201      	movs	r2, #1
 8003486:	2101      	movs	r1, #1
 8003488:	f006 fb38 	bl	8009afc <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //    
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <HAL_I2S_TxHalfCpltCallback+0x3e>
 8003492:	4b07      	ldr	r3, [pc, #28]	@ (80034b0 <HAL_I2S_TxHalfCpltCallback+0x4c>)
 8003494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	f3bf 8f4f 	dsb	sy
 800349e:	f3bf 8f6f 	isb	sy
	}
}
 80034a2:	bf00      	nop
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20003d0c 	.word	0x20003d0c
 80034b0:	e000ed04 	.word	0xe000ed04

080034b4 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af02      	add	r7, sp, #8
 80034ba:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80034bc:	2300      	movs	r3, #0
 80034be:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 80034c0:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <HAL_I2S_TxCpltCallback+0x48>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d014      	beq.n	80034f2 <HAL_I2S_TxCpltCallback+0x3e>
		//    (Bit 1 )
		xTaskNotifyFromISR(audioTaskHandle, 0x02, eSetBits,
 80034c8:	4b0c      	ldr	r3, [pc, #48]	@ (80034fc <HAL_I2S_TxCpltCallback+0x48>)
 80034ca:	6818      	ldr	r0, [r3, #0]
 80034cc:	f107 030c 	add.w	r3, r7, #12
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	2300      	movs	r3, #0
 80034d4:	2201      	movs	r2, #1
 80034d6:	2102      	movs	r1, #2
 80034d8:	f006 fb10 	bl	8009afc <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d007      	beq.n	80034f2 <HAL_I2S_TxCpltCallback+0x3e>
 80034e2:	4b07      	ldr	r3, [pc, #28]	@ (8003500 <HAL_I2S_TxCpltCallback+0x4c>)
 80034e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034e8:	601a      	str	r2, [r3, #0]
 80034ea:	f3bf 8f4f 	dsb	sy
 80034ee:	f3bf 8f6f 	isb	sy
	}
}
 80034f2:	bf00      	nop
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	20003d0c 	.word	0x20003d0c
 8003500:	e000ed04 	.word	0xe000ed04

08003504 <InitTasks>:

void InitTasks(void) {
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af02      	add	r7, sp, #8
	xTaskCreate(StartAudioTask, "AudioTask", 256, NULL, 52, &audioTaskHandle);
 800350a:	4b07      	ldr	r3, [pc, #28]	@ (8003528 <InitTasks+0x24>)
 800350c:	9301      	str	r3, [sp, #4]
 800350e:	2334      	movs	r3, #52	@ 0x34
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	2300      	movs	r3, #0
 8003514:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003518:	4904      	ldr	r1, [pc, #16]	@ (800352c <InitTasks+0x28>)
 800351a:	4805      	ldr	r0, [pc, #20]	@ (8003530 <InitTasks+0x2c>)
 800351c:	f005 faf8 	bl	8008b10 <xTaskCreate>
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20003d0c 	.word	0x20003d0c
 800352c:	0800f5c0 	.word	0x0800f5c0
 8003530:	08003389 	.word	0x08003389

08003534 <Test>:

void Test(void) {
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
//	// 5. (G4)
//	target_freq = FREQ_G4;
//	NoteOn();
//	vTaskDelay(pdMS_TO_TICKS(1000));
//	NoteOff();
	vTaskDelay(pdMS_TO_TICKS(1000));
 8003538:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800353c:	f005 fc46 	bl	8008dcc <vTaskDelay>
}
 8003540:	bf00      	nop
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	607b      	str	r3, [r7, #4]
 800354e:	4b12      	ldr	r3, [pc, #72]	@ (8003598 <HAL_MspInit+0x54>)
 8003550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003552:	4a11      	ldr	r2, [pc, #68]	@ (8003598 <HAL_MspInit+0x54>)
 8003554:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003558:	6453      	str	r3, [r2, #68]	@ 0x44
 800355a:	4b0f      	ldr	r3, [pc, #60]	@ (8003598 <HAL_MspInit+0x54>)
 800355c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800355e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003562:	607b      	str	r3, [r7, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	603b      	str	r3, [r7, #0]
 800356a:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <HAL_MspInit+0x54>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	4a0a      	ldr	r2, [pc, #40]	@ (8003598 <HAL_MspInit+0x54>)
 8003570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003574:	6413      	str	r3, [r2, #64]	@ 0x40
 8003576:	4b08      	ldr	r3, [pc, #32]	@ (8003598 <HAL_MspInit+0x54>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003582:	2200      	movs	r2, #0
 8003584:	210f      	movs	r1, #15
 8003586:	f06f 0001 	mvn.w	r0, #1
 800358a:	f001 f8cd 	bl	8004728 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800358e:	bf00      	nop
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40023800 	.word	0x40023800

0800359c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b090      	sub	sp, #64	@ 0x40
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	605a      	str	r2, [r3, #4]
 80035ae:	609a      	str	r2, [r3, #8]
 80035b0:	60da      	str	r2, [r3, #12]
 80035b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80035b4:	f107 0314 	add.w	r3, r7, #20
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	609a      	str	r2, [r3, #8]
 80035c0:	60da      	str	r2, [r3, #12]
 80035c2:	611a      	str	r2, [r3, #16]
 80035c4:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI1)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a3f      	ldr	r2, [pc, #252]	@ (80036c8 <HAL_I2S_MspInit+0x12c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d176      	bne.n	80036be <HAL_I2S_MspInit+0x122>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80035d0:	2301      	movs	r3, #1
 80035d2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80035d4:	23c0      	movs	r3, #192	@ 0xc0
 80035d6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 80035d8:	2310      	movs	r3, #16
 80035da:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80035dc:	2302      	movs	r3, #2
 80035de:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035e0:	f107 0314 	add.w	r3, r7, #20
 80035e4:	4618      	mov	r0, r3
 80035e6:	f003 f817 	bl	8006618 <HAL_RCCEx_PeriphCLKConfig>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 80035f0:	f7ff f94c 	bl	800288c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035f4:	2300      	movs	r3, #0
 80035f6:	613b      	str	r3, [r7, #16]
 80035f8:	4b34      	ldr	r3, [pc, #208]	@ (80036cc <HAL_I2S_MspInit+0x130>)
 80035fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035fc:	4a33      	ldr	r2, [pc, #204]	@ (80036cc <HAL_I2S_MspInit+0x130>)
 80035fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003602:	6453      	str	r3, [r2, #68]	@ 0x44
 8003604:	4b31      	ldr	r3, [pc, #196]	@ (80036cc <HAL_I2S_MspInit+0x130>)
 8003606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003608:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	4b2d      	ldr	r3, [pc, #180]	@ (80036cc <HAL_I2S_MspInit+0x130>)
 8003616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003618:	4a2c      	ldr	r2, [pc, #176]	@ (80036cc <HAL_I2S_MspInit+0x130>)
 800361a:	f043 0301 	orr.w	r3, r3, #1
 800361e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003620:	4b2a      	ldr	r3, [pc, #168]	@ (80036cc <HAL_I2S_MspInit+0x130>)
 8003622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 800362c:	23b0      	movs	r3, #176	@ 0xb0
 800362e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003630:	2302      	movs	r3, #2
 8003632:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003638:	2300      	movs	r3, #0
 800363a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800363c:	2305      	movs	r3, #5
 800363e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003640:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003644:	4619      	mov	r1, r3
 8003646:	4822      	ldr	r0, [pc, #136]	@ (80036d0 <HAL_I2S_MspInit+0x134>)
 8003648:	f001 fc08 	bl	8004e5c <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 800364c:	4b21      	ldr	r3, [pc, #132]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 800364e:	4a22      	ldr	r2, [pc, #136]	@ (80036d8 <HAL_I2S_MspInit+0x13c>)
 8003650:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8003652:	4b20      	ldr	r3, [pc, #128]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003654:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003658:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800365a:	4b1e      	ldr	r3, [pc, #120]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 800365c:	2240      	movs	r2, #64	@ 0x40
 800365e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003660:	4b1c      	ldr	r3, [pc, #112]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003666:	4b1b      	ldr	r3, [pc, #108]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003668:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800366c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800366e:	4b19      	ldr	r3, [pc, #100]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003670:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003674:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003676:	4b17      	ldr	r3, [pc, #92]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003678:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800367c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 800367e:	4b15      	ldr	r3, [pc, #84]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003680:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003684:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003686:	4b13      	ldr	r3, [pc, #76]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003688:	2200      	movs	r2, #0
 800368a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800368c:	4b11      	ldr	r3, [pc, #68]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 800368e:	2200      	movs	r2, #0
 8003690:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003692:	4810      	ldr	r0, [pc, #64]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 8003694:	f001 f872 	bl	800477c <HAL_DMA_Init>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 800369e:	f7ff f8f5 	bl	800288c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a0b      	ldr	r2, [pc, #44]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 80036a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80036a8:	4a0a      	ldr	r2, [pc, #40]	@ (80036d4 <HAL_I2S_MspInit+0x138>)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80036ae:	2200      	movs	r2, #0
 80036b0:	2105      	movs	r1, #5
 80036b2:	2023      	movs	r0, #35	@ 0x23
 80036b4:	f001 f838 	bl	8004728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80036b8:	2023      	movs	r0, #35	@ 0x23
 80036ba:	f001 f851 	bl	8004760 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80036be:	bf00      	nop
 80036c0:	3740      	adds	r7, #64	@ 0x40
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40013000 	.word	0x40013000
 80036cc:	40023800 	.word	0x40023800
 80036d0:	40020000 	.word	0x40020000
 80036d4:	200002ec 	.word	0x200002ec
 80036d8:	40026440 	.word	0x40026440

080036dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08a      	sub	sp, #40	@ 0x28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e4:	f107 0314 	add.w	r3, r7, #20
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	605a      	str	r2, [r3, #4]
 80036ee:	609a      	str	r2, [r3, #8]
 80036f0:	60da      	str	r2, [r3, #12]
 80036f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a47      	ldr	r2, [pc, #284]	@ (8003818 <HAL_SPI_MspInit+0x13c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	f040 8087 	bne.w	800380e <HAL_SPI_MspInit+0x132>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003700:	2300      	movs	r3, #0
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	4b45      	ldr	r3, [pc, #276]	@ (800381c <HAL_SPI_MspInit+0x140>)
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	4a44      	ldr	r2, [pc, #272]	@ (800381c <HAL_SPI_MspInit+0x140>)
 800370a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800370e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003710:	4b42      	ldr	r3, [pc, #264]	@ (800381c <HAL_SPI_MspInit+0x140>)
 8003712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003718:	613b      	str	r3, [r7, #16]
 800371a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800371c:	2300      	movs	r3, #0
 800371e:	60fb      	str	r3, [r7, #12]
 8003720:	4b3e      	ldr	r3, [pc, #248]	@ (800381c <HAL_SPI_MspInit+0x140>)
 8003722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003724:	4a3d      	ldr	r2, [pc, #244]	@ (800381c <HAL_SPI_MspInit+0x140>)
 8003726:	f043 0302 	orr.w	r3, r3, #2
 800372a:	6313      	str	r3, [r2, #48]	@ 0x30
 800372c:	4b3b      	ldr	r3, [pc, #236]	@ (800381c <HAL_SPI_MspInit+0x140>)
 800372e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003738:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 800373c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800373e:	2302      	movs	r3, #2
 8003740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003742:	2300      	movs	r3, #0
 8003744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003746:	2303      	movs	r3, #3
 8003748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800374a:	2305      	movs	r3, #5
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800374e:	f107 0314 	add.w	r3, r7, #20
 8003752:	4619      	mov	r1, r3
 8003754:	4832      	ldr	r0, [pc, #200]	@ (8003820 <HAL_SPI_MspInit+0x144>)
 8003756:	f001 fb81 	bl	8004e5c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800375a:	4b32      	ldr	r3, [pc, #200]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 800375c:	4a32      	ldr	r2, [pc, #200]	@ (8003828 <HAL_SPI_MspInit+0x14c>)
 800375e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003760:	4b30      	ldr	r3, [pc, #192]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 8003762:	2200      	movs	r2, #0
 8003764:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003766:	4b2f      	ldr	r3, [pc, #188]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 8003768:	2240      	movs	r2, #64	@ 0x40
 800376a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800376c:	4b2d      	ldr	r3, [pc, #180]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 800376e:	2200      	movs	r2, #0
 8003770:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003772:	4b2c      	ldr	r3, [pc, #176]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 8003774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003778:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800377a:	4b2a      	ldr	r3, [pc, #168]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 800377c:	2200      	movs	r2, #0
 800377e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003780:	4b28      	ldr	r3, [pc, #160]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 8003782:	2200      	movs	r2, #0
 8003784:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003786:	4b27      	ldr	r3, [pc, #156]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 8003788:	2200      	movs	r2, #0
 800378a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800378c:	4b25      	ldr	r3, [pc, #148]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 800378e:	2200      	movs	r2, #0
 8003790:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003792:	4b24      	ldr	r3, [pc, #144]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 8003794:	2200      	movs	r2, #0
 8003796:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003798:	4822      	ldr	r0, [pc, #136]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 800379a:	f000 ffef 	bl	800477c <HAL_DMA_Init>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80037a4:	f7ff f872 	bl	800288c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a1e      	ldr	r2, [pc, #120]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 80037ac:	649a      	str	r2, [r3, #72]	@ 0x48
 80037ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003824 <HAL_SPI_MspInit+0x148>)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80037b4:	4b1d      	ldr	r3, [pc, #116]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003830 <HAL_SPI_MspInit+0x154>)
 80037b8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80037ba:	4b1c      	ldr	r3, [pc, #112]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037bc:	2200      	movs	r2, #0
 80037be:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037c0:	4b1a      	ldr	r3, [pc, #104]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037c6:	4b19      	ldr	r3, [pc, #100]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037cc:	4b17      	ldr	r3, [pc, #92]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80037d2:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037d4:	4b15      	ldr	r3, [pc, #84]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037da:	4b14      	ldr	r3, [pc, #80]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037dc:	2200      	movs	r2, #0
 80037de:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80037e0:	4b12      	ldr	r3, [pc, #72]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80037e6:	4b11      	ldr	r3, [pc, #68]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037ec:	4b0f      	ldr	r3, [pc, #60]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80037f2:	480e      	ldr	r0, [pc, #56]	@ (800382c <HAL_SPI_MspInit+0x150>)
 80037f4:	f000 ffc2 	bl	800477c <HAL_DMA_Init>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_SPI_MspInit+0x126>
    {
      Error_Handler();
 80037fe:	f7ff f845 	bl	800288c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a09      	ldr	r2, [pc, #36]	@ (800382c <HAL_SPI_MspInit+0x150>)
 8003806:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003808:	4a08      	ldr	r2, [pc, #32]	@ (800382c <HAL_SPI_MspInit+0x150>)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800380e:	bf00      	nop
 8003810:	3728      	adds	r7, #40	@ 0x28
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40003800 	.word	0x40003800
 800381c:	40023800 	.word	0x40023800
 8003820:	40020400 	.word	0x40020400
 8003824:	200003a4 	.word	0x200003a4
 8003828:	40026070 	.word	0x40026070
 800382c:	20000404 	.word	0x20000404
 8003830:	40026058 	.word	0x40026058

08003834 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08c      	sub	sp, #48	@ 0x30
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800383c:	f107 031c 	add.w	r3, r7, #28
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	605a      	str	r2, [r3, #4]
 8003846:	609a      	str	r2, [r3, #8]
 8003848:	60da      	str	r2, [r3, #12]
 800384a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a32      	ldr	r2, [pc, #200]	@ (800391c <HAL_TIM_Encoder_MspInit+0xe8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d12c      	bne.n	80038b0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003856:	2300      	movs	r3, #0
 8003858:	61bb      	str	r3, [r7, #24]
 800385a:	4b31      	ldr	r3, [pc, #196]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	4a30      	ldr	r2, [pc, #192]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 8003860:	f043 0304 	orr.w	r3, r3, #4
 8003864:	6413      	str	r3, [r2, #64]	@ 0x40
 8003866:	4b2e      	ldr	r3, [pc, #184]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	f003 0304 	and.w	r3, r3, #4
 800386e:	61bb      	str	r3, [r7, #24]
 8003870:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003872:	2300      	movs	r3, #0
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	4b2a      	ldr	r3, [pc, #168]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 8003878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387a:	4a29      	ldr	r2, [pc, #164]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 800387c:	f043 0302 	orr.w	r3, r3, #2
 8003880:	6313      	str	r3, [r2, #48]	@ 0x30
 8003882:	4b27      	ldr	r3, [pc, #156]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 8003884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	617b      	str	r3, [r7, #20]
 800388c:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = Rotary1_S1_Pin|Rotary1_S2_Pin;
 800388e:	23c0      	movs	r3, #192	@ 0xc0
 8003890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003892:	2302      	movs	r3, #2
 8003894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003896:	2300      	movs	r3, #0
 8003898:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800389a:	2300      	movs	r3, #0
 800389c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800389e:	2302      	movs	r3, #2
 80038a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a2:	f107 031c 	add.w	r3, r7, #28
 80038a6:	4619      	mov	r1, r3
 80038a8:	481e      	ldr	r0, [pc, #120]	@ (8003924 <HAL_TIM_Encoder_MspInit+0xf0>)
 80038aa:	f001 fad7 	bl	8004e5c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80038ae:	e030      	b.n	8003912 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003928 <HAL_TIM_Encoder_MspInit+0xf4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d12b      	bne.n	8003912 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80038ba:	2300      	movs	r3, #0
 80038bc:	613b      	str	r3, [r7, #16]
 80038be:	4b18      	ldr	r3, [pc, #96]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	4a17      	ldr	r2, [pc, #92]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 80038c4:	f043 0308 	orr.w	r3, r3, #8
 80038c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ca:	4b15      	ldr	r3, [pc, #84]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	613b      	str	r3, [r7, #16]
 80038d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	4b11      	ldr	r3, [pc, #68]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 80038dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038de:	4a10      	ldr	r2, [pc, #64]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 80038e0:	f043 0301 	orr.w	r3, r3, #1
 80038e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003920 <HAL_TIM_Encoder_MspInit+0xec>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Rotary2_S1_Pin|Rotary2_S2_Pin;
 80038f2:	2303      	movs	r3, #3
 80038f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038f6:	2302      	movs	r3, #2
 80038f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fa:	2300      	movs	r3, #0
 80038fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038fe:	2300      	movs	r3, #0
 8003900:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003902:	2302      	movs	r3, #2
 8003904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003906:	f107 031c 	add.w	r3, r7, #28
 800390a:	4619      	mov	r1, r3
 800390c:	4807      	ldr	r0, [pc, #28]	@ (800392c <HAL_TIM_Encoder_MspInit+0xf8>)
 800390e:	f001 faa5 	bl	8004e5c <HAL_GPIO_Init>
}
 8003912:	bf00      	nop
 8003914:	3730      	adds	r7, #48	@ 0x30
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40000800 	.word	0x40000800
 8003920:	40023800 	.word	0x40023800
 8003924:	40020400 	.word	0x40020400
 8003928:	40000c00 	.word	0x40000c00
 800392c:	40020000 	.word	0x40020000

08003930 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08c      	sub	sp, #48	@ 0x30
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003940:	2300      	movs	r3, #0
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	4b2e      	ldr	r3, [pc, #184]	@ (8003a00 <HAL_InitTick+0xd0>)
 8003946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003948:	4a2d      	ldr	r2, [pc, #180]	@ (8003a00 <HAL_InitTick+0xd0>)
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003950:	4b2b      	ldr	r3, [pc, #172]	@ (8003a00 <HAL_InitTick+0xd0>)
 8003952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800395c:	f107 020c 	add.w	r2, r7, #12
 8003960:	f107 0310 	add.w	r3, r7, #16
 8003964:	4611      	mov	r1, r2
 8003966:	4618      	mov	r0, r3
 8003968:	f002 fe24 	bl	80065b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800396c:	f002 fe0e 	bl	800658c <HAL_RCC_GetPCLK2Freq>
 8003970:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003974:	4a23      	ldr	r2, [pc, #140]	@ (8003a04 <HAL_InitTick+0xd4>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	0c9b      	lsrs	r3, r3, #18
 800397c:	3b01      	subs	r3, #1
 800397e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003980:	4b21      	ldr	r3, [pc, #132]	@ (8003a08 <HAL_InitTick+0xd8>)
 8003982:	4a22      	ldr	r2, [pc, #136]	@ (8003a0c <HAL_InitTick+0xdc>)
 8003984:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003986:	4b20      	ldr	r3, [pc, #128]	@ (8003a08 <HAL_InitTick+0xd8>)
 8003988:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800398c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800398e:	4a1e      	ldr	r2, [pc, #120]	@ (8003a08 <HAL_InitTick+0xd8>)
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003994:	4b1c      	ldr	r3, [pc, #112]	@ (8003a08 <HAL_InitTick+0xd8>)
 8003996:	2200      	movs	r2, #0
 8003998:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800399a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a08 <HAL_InitTick+0xd8>)
 800399c:	2200      	movs	r2, #0
 800399e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039a0:	4b19      	ldr	r3, [pc, #100]	@ (8003a08 <HAL_InitTick+0xd8>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80039a6:	4818      	ldr	r0, [pc, #96]	@ (8003a08 <HAL_InitTick+0xd8>)
 80039a8:	f003 fb84 	bl	80070b4 <HAL_TIM_Base_Init>
 80039ac:	4603      	mov	r3, r0
 80039ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80039b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d11b      	bne.n	80039f2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80039ba:	4813      	ldr	r0, [pc, #76]	@ (8003a08 <HAL_InitTick+0xd8>)
 80039bc:	f003 fbd4 	bl	8007168 <HAL_TIM_Base_Start_IT>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80039c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d111      	bne.n	80039f2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80039ce:	2019      	movs	r0, #25
 80039d0:	f000 fec6 	bl	8004760 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b0f      	cmp	r3, #15
 80039d8:	d808      	bhi.n	80039ec <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80039da:	2200      	movs	r2, #0
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	2019      	movs	r0, #25
 80039e0:	f000 fea2 	bl	8004728 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80039e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003a10 <HAL_InitTick+0xe0>)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	e002      	b.n	80039f2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80039f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3730      	adds	r7, #48	@ 0x30
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40023800 	.word	0x40023800
 8003a04:	431bde83 	.word	0x431bde83
 8003a08:	20003dc4 	.word	0x20003dc4
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	20000098 	.word	0x20000098

08003a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a18:	bf00      	nop
 8003a1a:	e7fd      	b.n	8003a18 <NMI_Handler+0x4>

08003a1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a20:	bf00      	nop
 8003a22:	e7fd      	b.n	8003a20 <HardFault_Handler+0x4>

08003a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a28:	bf00      	nop
 8003a2a:	e7fd      	b.n	8003a28 <MemManage_Handler+0x4>

08003a2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a30:	bf00      	nop
 8003a32:	e7fd      	b.n	8003a30 <BusFault_Handler+0x4>

08003a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a38:	bf00      	nop
 8003a3a:	e7fd      	b.n	8003a38 <UsageFault_Handler+0x4>

08003a3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a40:	bf00      	nop
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary2_KEY_Pin);
 8003a4e:	2004      	movs	r0, #4
 8003a50:	f001 fbba 	bl	80051c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003a54:	bf00      	nop
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003a5c:	4802      	ldr	r0, [pc, #8]	@ (8003a68 <DMA1_Stream3_IRQHandler+0x10>)
 8003a5e:	f000 ff93 	bl	8004988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003a62:	bf00      	nop
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	20000404 	.word	0x20000404

08003a6c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003a70:	4802      	ldr	r0, [pc, #8]	@ (8003a7c <DMA1_Stream4_IRQHandler+0x10>)
 8003a72:	f000 ff89 	bl	8004988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003a76:	bf00      	nop
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	200003a4 	.word	0x200003a4

08003a80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_KEY_Pin);
 8003a84:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003a88:	f001 fb9e 	bl	80051c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a8c:	bf00      	nop
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003a94:	4802      	ldr	r0, [pc, #8]	@ (8003aa0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003a96:	f003 fcfd 	bl	8007494 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20003dc4 	.word	0x20003dc4

08003aa4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8003aa8:	4802      	ldr	r0, [pc, #8]	@ (8003ab4 <SPI1_IRQHandler+0x10>)
 8003aaa:	f001 fd89 	bl	80055c0 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	200002a4 	.word	0x200002a4

08003ab8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003abc:	4802      	ldr	r0, [pc, #8]	@ (8003ac8 <DMA2_Stream2_IRQHandler+0x10>)
 8003abe:	f000 ff63 	bl	8004988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	200002ec 	.word	0x200002ec

08003acc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return 1;
 8003ad0:	2301      	movs	r3, #1
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <_kill>:

int _kill(int pid, int sig)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ae6:	f007 ff1f 	bl	800b928 <__errno>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2216      	movs	r2, #22
 8003aee:	601a      	str	r2, [r3, #0]
  return -1;
 8003af0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <_exit>:

void _exit (int status)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b04:	f04f 31ff 	mov.w	r1, #4294967295
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7ff ffe7 	bl	8003adc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b0e:	bf00      	nop
 8003b10:	e7fd      	b.n	8003b0e <_exit+0x12>

08003b12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b086      	sub	sp, #24
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	60f8      	str	r0, [r7, #12]
 8003b1a:	60b9      	str	r1, [r7, #8]
 8003b1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b1e:	2300      	movs	r3, #0
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	e00a      	b.n	8003b3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b24:	f3af 8000 	nop.w
 8003b28:	4601      	mov	r1, r0
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	1c5a      	adds	r2, r3, #1
 8003b2e:	60ba      	str	r2, [r7, #8]
 8003b30:	b2ca      	uxtb	r2, r1
 8003b32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	3301      	adds	r3, #1
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	dbf0      	blt.n	8003b24 <_read+0x12>
  }

  return len;
 8003b42:	687b      	ldr	r3, [r7, #4]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <_close>:
  }
  return len;
}

int _close(int file)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b74:	605a      	str	r2, [r3, #4]
  return 0;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <_isatty>:

int _isatty(int file)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b8c:	2301      	movs	r3, #1
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b085      	sub	sp, #20
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	60f8      	str	r0, [r7, #12]
 8003ba2:	60b9      	str	r1, [r7, #8]
 8003ba4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bbc:	4a14      	ldr	r2, [pc, #80]	@ (8003c10 <_sbrk+0x5c>)
 8003bbe:	4b15      	ldr	r3, [pc, #84]	@ (8003c14 <_sbrk+0x60>)
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bc8:	4b13      	ldr	r3, [pc, #76]	@ (8003c18 <_sbrk+0x64>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d102      	bne.n	8003bd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bd0:	4b11      	ldr	r3, [pc, #68]	@ (8003c18 <_sbrk+0x64>)
 8003bd2:	4a12      	ldr	r2, [pc, #72]	@ (8003c1c <_sbrk+0x68>)
 8003bd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bd6:	4b10      	ldr	r3, [pc, #64]	@ (8003c18 <_sbrk+0x64>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4413      	add	r3, r2
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d207      	bcs.n	8003bf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003be4:	f007 fea0 	bl	800b928 <__errno>
 8003be8:	4603      	mov	r3, r0
 8003bea:	220c      	movs	r2, #12
 8003bec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bee:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf2:	e009      	b.n	8003c08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bf4:	4b08      	ldr	r3, [pc, #32]	@ (8003c18 <_sbrk+0x64>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bfa:	4b07      	ldr	r3, [pc, #28]	@ (8003c18 <_sbrk+0x64>)
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4413      	add	r3, r2
 8003c02:	4a05      	ldr	r2, [pc, #20]	@ (8003c18 <_sbrk+0x64>)
 8003c04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c06:	68fb      	ldr	r3, [r7, #12]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20020000 	.word	0x20020000
 8003c14:	00000400 	.word	0x00000400
 8003c18:	20003e0c 	.word	0x20003e0c
 8003c1c:	20009160 	.word	0x20009160

08003c20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c24:	4b06      	ldr	r3, [pc, #24]	@ (8003c40 <SystemInit+0x20>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c2a:	4a05      	ldr	r2, [pc, #20]	@ (8003c40 <SystemInit+0x20>)
 8003c2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	e000ed00 	.word	0xe000ed00

08003c44 <display_init>:
static void LCD_Task(void *argument);	// LCD 
static void Generate_ADSR_Samples(void);	// ADSR  
static void Generate_Sine_Samples(void);	// SIN  
static void draw_dual_graph(uint8_t force_clear); // ADSR + SIN  

void display_init(void) {
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
	Generate_ADSR_Samples();
 8003c48:	f000 f8ba 	bl	8003dc0 <Generate_ADSR_Samples>
	Generate_Sine_Samples();
 8003c4c:	f000 f854 	bl	8003cf8 <Generate_Sine_Samples>

	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8003c50:	2200      	movs	r2, #0
 8003c52:	2120      	movs	r1, #32
 8003c54:	480a      	ldr	r0, [pc, #40]	@ (8003c80 <display_init+0x3c>)
 8003c56:	f001 fa9d 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003c5a:	2064      	movs	r0, #100	@ 0x64
 8003c5c:	f000 fc88 	bl	8004570 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8003c60:	2201      	movs	r2, #1
 8003c62:	2120      	movs	r1, #32
 8003c64:	4806      	ldr	r0, [pc, #24]	@ (8003c80 <display_init+0x3c>)
 8003c66:	f001 fa95 	bl	8005194 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003c6a:	2064      	movs	r0, #100	@ 0x64
 8003c6c:	f000 fc80 	bl	8004570 <HAL_Delay>

	ILI9341_Init();
 8003c70:	f7fd fbfc 	bl	800146c <ILI9341_Init>
	ILI9341_Fill_Screen(BLACK);
 8003c74:	2000      	movs	r0, #0
 8003c76:	f7fd fda9 	bl	80017cc <ILI9341_Fill_Screen>
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40020400 	.word	0x40020400

08003c84 <UI_Init>:

void UI_Init(void) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af02      	add	r7, sp, #8
	// 3.    
	lcdQueueHandle = xQueueCreate(5, sizeof(uint32_t));
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2104      	movs	r1, #4
 8003c8e:	2005      	movs	r0, #5
 8003c90:	f004 f935 	bl	8007efe <xQueueGenericCreate>
 8003c94:	4603      	mov	r3, r0
 8003c96:	4a13      	ldr	r2, [pc, #76]	@ (8003ce4 <UI_Init+0x60>)
 8003c98:	6013      	str	r3, [r2, #0]
	if (lcdQueueHandle == NULL) {
 8003c9a:	4b12      	ldr	r3, [pc, #72]	@ (8003ce4 <UI_Init+0x60>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <UI_Init+0x22>
		Error_Handler();
 8003ca2:	f7fe fdf3 	bl	800288c <Error_Handler>
	}

	xQueueReset(lcdQueueHandle); //     
 8003ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce4 <UI_Init+0x60>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2100      	movs	r1, #0
 8003cac:	4618      	mov	r0, r3
 8003cae:	f004 f83f 	bl	8007d30 <xQueueGenericReset>

	// 4.   
	//   MAIN_DASH EXTI    if .
	selected_adsr_idx = 0;
 8003cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce8 <UI_Init+0x64>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	701a      	strb	r2, [r3, #0]

	// 5. Task 
	BaseType_t result = xTaskCreate(LCD_Task, "LCDTask", 2048,
 8003cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cec <UI_Init+0x68>)
 8003cba:	9301      	str	r3, [sp, #4]
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cc6:	490a      	ldr	r1, [pc, #40]	@ (8003cf0 <UI_Init+0x6c>)
 8003cc8:	480a      	ldr	r0, [pc, #40]	@ (8003cf4 <UI_Init+0x70>)
 8003cca:	f004 ff21 	bl	8008b10 <xTaskCreate>
 8003cce:	6078      	str	r0, [r7, #4]
	NULL,
	tskIDLE_PRIORITY + 2, &lcdTaskHandle);

	if (result != pdPASS) {
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d001      	beq.n	8003cda <UI_Init+0x56>
		Error_Handler();
 8003cd6:	f7fe fdd9 	bl	800288c <Error_Handler>
	}
}
 8003cda:	bf00      	nop
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	20003e14 	.word	0x20003e14
 8003ce8:	20003e19 	.word	0x20003e19
 8003cec:	20003e10 	.word	0x20003e10
 8003cf0:	0800f5e8 	.word	0x0800f5e8
 8003cf4:	08004345 	.word	0x08004345

08003cf8 <Generate_Sine_Samples>:

// SIN   
// 1024    
// 5  SIN  
static void Generate_Sine_Samples(void) {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
	for (int i = 0; i < 1024; i++) {
 8003cfe:	2300      	movs	r3, #0
 8003d00:	607b      	str	r3, [r7, #4]
 8003d02:	e043      	b.n	8003d8c <Generate_Sine_Samples+0x94>
		sin_samples[i] = (uint8_t) (127
				+ 100 * sin(2.0 * M_PI * i / 1024.0 * 5.0));
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f7fc fc15 	bl	8000534 <__aeabi_i2d>
 8003d0a:	a32b      	add	r3, pc, #172	@ (adr r3, 8003db8 <Generate_Sine_Samples+0xc0>)
 8003d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d10:	f7fc fc7a 	bl	8000608 <__aeabi_dmul>
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	4610      	mov	r0, r2
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	f04f 0200 	mov.w	r2, #0
 8003d20:	4b21      	ldr	r3, [pc, #132]	@ (8003da8 <Generate_Sine_Samples+0xb0>)
 8003d22:	f7fc fd9b 	bl	800085c <__aeabi_ddiv>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	4b1e      	ldr	r3, [pc, #120]	@ (8003dac <Generate_Sine_Samples+0xb4>)
 8003d34:	f7fc fc68 	bl	8000608 <__aeabi_dmul>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	ec43 2b17 	vmov	d7, r2, r3
 8003d40:	eeb0 0a47 	vmov.f32	s0, s14
 8003d44:	eef0 0a67 	vmov.f32	s1, s15
 8003d48:	f009 fe6a 	bl	800da20 <sin>
 8003d4c:	ec51 0b10 	vmov	r0, r1, d0
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	4b16      	ldr	r3, [pc, #88]	@ (8003db0 <Generate_Sine_Samples+0xb8>)
 8003d56:	f7fc fc57 	bl	8000608 <__aeabi_dmul>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	4610      	mov	r0, r2
 8003d60:	4619      	mov	r1, r3
 8003d62:	a30f      	add	r3, pc, #60	@ (adr r3, 8003da0 <Generate_Sine_Samples+0xa8>)
 8003d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d68:	f7fc fa98 	bl	800029c <__adddf3>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	460b      	mov	r3, r1
		sin_samples[i] = (uint8_t) (127
 8003d70:	4610      	mov	r0, r2
 8003d72:	4619      	mov	r1, r3
 8003d74:	f7fc ff20 	bl	8000bb8 <__aeabi_d2uiz>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	b2d9      	uxtb	r1, r3
 8003d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003db4 <Generate_Sine_Samples+0xbc>)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4413      	add	r3, r2
 8003d82:	460a      	mov	r2, r1
 8003d84:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 1024; i++) {
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	607b      	str	r3, [r7, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d92:	dbb7      	blt.n	8003d04 <Generate_Sine_Samples+0xc>
	}
}
 8003d94:	bf00      	nop
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	00000000 	.word	0x00000000
 8003da4:	405fc000 	.word	0x405fc000
 8003da8:	40900000 	.word	0x40900000
 8003dac:	40140000 	.word	0x40140000
 8003db0:	40590000 	.word	0x40590000
 8003db4:	2000421c 	.word	0x2000421c
 8003db8:	54442d18 	.word	0x54442d18
 8003dbc:	401921fb 	.word	0x401921fb

08003dc0 <Generate_ADSR_Samples>:

// ADSR   
static void Generate_ADSR_Samples(void) {
 8003dc0:	b480      	push	{r7}
 8003dc2:	b089      	sub	sp, #36	@ 0x24
 8003dc4:	af00      	add	r7, sp, #0
	//     
	uint16_t attack_len = 100; //    (0~1024)
 8003dc6:	2364      	movs	r3, #100	@ 0x64
 8003dc8:	817b      	strh	r3, [r7, #10]
	uint16_t decay_len = 200; //     
 8003dca:	23c8      	movs	r3, #200	@ 0xc8
 8003dcc:	813b      	strh	r3, [r7, #8]
	uint16_t sustain_len = 400; //  
 8003dce:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003dd2:	80fb      	strh	r3, [r7, #6]
	uint16_t release_len = 324; //      ( 1024 )
 8003dd4:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8003dd8:	80bb      	strh	r3, [r7, #4]

	uint8_t peak_level = 240; // Attack   (0~255)
 8003dda:	23f0      	movs	r3, #240	@ 0xf0
 8003ddc:	70fb      	strb	r3, [r7, #3]
	uint8_t sustain_level = 120; // Sustain   (0~peak_level)
 8003dde:	2378      	movs	r3, #120	@ 0x78
 8003de0:	70bb      	strb	r3, [r7, #2]
	uint8_t base_level = 30;  //  
 8003de2:	231e      	movs	r3, #30
 8003de4:	707b      	strb	r3, [r7, #1]
	uint16_t idx = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	83fb      	strh	r3, [r7, #30]

	// ADSR  
	for (int i = 0; i < attack_len && idx < 1024; i++, idx++)
 8003dea:	2300      	movs	r3, #0
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	e015      	b.n	8003e1c <Generate_ADSR_Samples+0x5c>
		adsr_samples[idx] = base_level
				+ (peak_level - base_level) * i / attack_len;
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	787b      	ldrb	r3, [r7, #1]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	fb03 f202 	mul.w	r2, r3, r2
 8003dfc:	897b      	ldrh	r3, [r7, #10]
 8003dfe:	fb92 f3f3 	sdiv	r3, r2, r3
 8003e02:	b2d9      	uxtb	r1, r3
		adsr_samples[idx] = base_level
 8003e04:	8bfb      	ldrh	r3, [r7, #30]
				+ (peak_level - base_level) * i / attack_len;
 8003e06:	787a      	ldrb	r2, [r7, #1]
 8003e08:	440a      	add	r2, r1
 8003e0a:	b2d1      	uxtb	r1, r2
		adsr_samples[idx] = base_level
 8003e0c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f00 <Generate_ADSR_Samples+0x140>)
 8003e0e:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < attack_len && idx < 1024; i++, idx++)
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	3301      	adds	r3, #1
 8003e14:	61bb      	str	r3, [r7, #24]
 8003e16:	8bfb      	ldrh	r3, [r7, #30]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	83fb      	strh	r3, [r7, #30]
 8003e1c:	897b      	ldrh	r3, [r7, #10]
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	da03      	bge.n	8003e2c <Generate_ADSR_Samples+0x6c>
 8003e24:	8bfb      	ldrh	r3, [r7, #30]
 8003e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e2a:	d3e1      	bcc.n	8003df0 <Generate_ADSR_Samples+0x30>
	for (int i = 0; i < decay_len && idx < 1024; i++, idx++)
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	e015      	b.n	8003e5e <Generate_ADSR_Samples+0x9e>
		adsr_samples[idx] = peak_level
				- (peak_level - sustain_level) * i / decay_len;
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	78bb      	ldrb	r3, [r7, #2]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	fb03 f202 	mul.w	r2, r3, r2
 8003e3e:	893b      	ldrh	r3, [r7, #8]
 8003e40:	fb92 f3f3 	sdiv	r3, r2, r3
 8003e44:	b2da      	uxtb	r2, r3
		adsr_samples[idx] = peak_level
 8003e46:	8bfb      	ldrh	r3, [r7, #30]
				- (peak_level - sustain_level) * i / decay_len;
 8003e48:	78f9      	ldrb	r1, [r7, #3]
 8003e4a:	1a8a      	subs	r2, r1, r2
 8003e4c:	b2d1      	uxtb	r1, r2
		adsr_samples[idx] = peak_level
 8003e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8003f00 <Generate_ADSR_Samples+0x140>)
 8003e50:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < decay_len && idx < 1024; i++, idx++)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	3301      	adds	r3, #1
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	8bfb      	ldrh	r3, [r7, #30]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	83fb      	strh	r3, [r7, #30]
 8003e5e:	893b      	ldrh	r3, [r7, #8]
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	da03      	bge.n	8003e6e <Generate_ADSR_Samples+0xae>
 8003e66:	8bfb      	ldrh	r3, [r7, #30]
 8003e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6c:	d3e1      	bcc.n	8003e32 <Generate_ADSR_Samples+0x72>
	for (int i = 0; i < sustain_len && idx < 1024; i++, idx++)
 8003e6e:	2300      	movs	r3, #0
 8003e70:	613b      	str	r3, [r7, #16]
 8003e72:	e009      	b.n	8003e88 <Generate_ADSR_Samples+0xc8>
		adsr_samples[idx] = sustain_level;
 8003e74:	8bfb      	ldrh	r3, [r7, #30]
 8003e76:	4922      	ldr	r1, [pc, #136]	@ (8003f00 <Generate_ADSR_Samples+0x140>)
 8003e78:	78ba      	ldrb	r2, [r7, #2]
 8003e7a:	54ca      	strb	r2, [r1, r3]
	for (int i = 0; i < sustain_len && idx < 1024; i++, idx++)
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	8bfb      	ldrh	r3, [r7, #30]
 8003e84:	3301      	adds	r3, #1
 8003e86:	83fb      	strh	r3, [r7, #30]
 8003e88:	88fb      	ldrh	r3, [r7, #6]
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	da03      	bge.n	8003e98 <Generate_ADSR_Samples+0xd8>
 8003e90:	8bfb      	ldrh	r3, [r7, #30]
 8003e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e96:	d3ed      	bcc.n	8003e74 <Generate_ADSR_Samples+0xb4>
	for (int i = 0; i < release_len && idx < 1024; i++, idx++)
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	e015      	b.n	8003eca <Generate_ADSR_Samples+0x10a>
		adsr_samples[idx] = sustain_level
				- (sustain_level - base_level) * i / release_len;
 8003e9e:	78ba      	ldrb	r2, [r7, #2]
 8003ea0:	787b      	ldrb	r3, [r7, #1]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	fb03 f202 	mul.w	r2, r3, r2
 8003eaa:	88bb      	ldrh	r3, [r7, #4]
 8003eac:	fb92 f3f3 	sdiv	r3, r2, r3
 8003eb0:	b2da      	uxtb	r2, r3
		adsr_samples[idx] = sustain_level
 8003eb2:	8bfb      	ldrh	r3, [r7, #30]
				- (sustain_level - base_level) * i / release_len;
 8003eb4:	78b9      	ldrb	r1, [r7, #2]
 8003eb6:	1a8a      	subs	r2, r1, r2
 8003eb8:	b2d1      	uxtb	r1, r2
		adsr_samples[idx] = sustain_level
 8003eba:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <Generate_ADSR_Samples+0x140>)
 8003ebc:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < release_len && idx < 1024; i++, idx++)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	60fb      	str	r3, [r7, #12]
 8003ec4:	8bfb      	ldrh	r3, [r7, #30]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	83fb      	strh	r3, [r7, #30]
 8003eca:	88bb      	ldrh	r3, [r7, #4]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	da0b      	bge.n	8003eea <Generate_ADSR_Samples+0x12a>
 8003ed2:	8bfb      	ldrh	r3, [r7, #30]
 8003ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed8:	d3e1      	bcc.n	8003e9e <Generate_ADSR_Samples+0xde>
	while (idx < 1024)
 8003eda:	e006      	b.n	8003eea <Generate_ADSR_Samples+0x12a>
		adsr_samples[idx++] = base_level;
 8003edc:	8bfb      	ldrh	r3, [r7, #30]
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	83fa      	strh	r2, [r7, #30]
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4a06      	ldr	r2, [pc, #24]	@ (8003f00 <Generate_ADSR_Samples+0x140>)
 8003ee6:	787b      	ldrb	r3, [r7, #1]
 8003ee8:	5453      	strb	r3, [r2, r1]
	while (idx < 1024)
 8003eea:	8bfb      	ldrh	r3, [r7, #30]
 8003eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef0:	d3f4      	bcc.n	8003edc <Generate_ADSR_Samples+0x11c>
}
 8003ef2:	bf00      	nop
 8003ef4:	bf00      	nop
 8003ef6:	3724      	adds	r7, #36	@ 0x24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	20003e1c 	.word	0x20003e1c

08003f04 <draw_dual_graph>:

static void draw_dual_graph(uint8_t force_clear) {
 8003f04:	b5b0      	push	{r4, r5, r7, lr}
 8003f06:	b09c      	sub	sp, #112	@ 0x70
 8003f08:	af02      	add	r7, sp, #8
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	71fb      	strb	r3, [r7, #7]
	static int current_note_idx = 0;  //  : C=0, D=1, E=2, F=3, G=4, A=5, B=6
	static int current_octave = 2;		//  : 2 ~ 3
	static int last_idx_for_note = -1; //    

	// [2]     
	if (selected_adsr_idx != last_idx_for_note) {
 8003f0e:	4bac      	ldr	r3, [pc, #688]	@ (80041c0 <draw_dual_graph+0x2bc>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	4bab      	ldr	r3, [pc, #684]	@ (80041c4 <draw_dual_graph+0x2c0>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d019      	beq.n	8003f50 <draw_dual_graph+0x4c>
		current_note_idx++;
 8003f1c:	4baa      	ldr	r3, [pc, #680]	@ (80041c8 <draw_dual_graph+0x2c4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3301      	adds	r3, #1
 8003f22:	4aa9      	ldr	r2, [pc, #676]	@ (80041c8 <draw_dual_graph+0x2c4>)
 8003f24:	6013      	str	r3, [r2, #0]
		if (current_note_idx > 6) {
 8003f26:	4ba8      	ldr	r3, [pc, #672]	@ (80041c8 <draw_dual_graph+0x2c4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b06      	cmp	r3, #6
 8003f2c:	dd0b      	ble.n	8003f46 <draw_dual_graph+0x42>
			current_note_idx = 0;
 8003f2e:	4ba6      	ldr	r3, [pc, #664]	@ (80041c8 <draw_dual_graph+0x2c4>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]
			current_octave = (current_octave == 2) ? 3 : 2; // 2 <-> 3 
 8003f34:	4ba5      	ldr	r3, [pc, #660]	@ (80041cc <draw_dual_graph+0x2c8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d101      	bne.n	8003f40 <draw_dual_graph+0x3c>
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e000      	b.n	8003f42 <draw_dual_graph+0x3e>
 8003f40:	2302      	movs	r3, #2
 8003f42:	4aa2      	ldr	r2, [pc, #648]	@ (80041cc <draw_dual_graph+0x2c8>)
 8003f44:	6013      	str	r3, [r2, #0]
		}
		last_idx_for_note = selected_adsr_idx;
 8003f46:	4b9e      	ldr	r3, [pc, #632]	@ (80041c0 <draw_dual_graph+0x2bc>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	4b9d      	ldr	r3, [pc, #628]	@ (80041c4 <draw_dual_graph+0x2c0>)
 8003f4e:	601a      	str	r2, [r3, #0]
	}

	//   
	if (force_clear) {
 8003f50:	79fb      	ldrb	r3, [r7, #7]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01d      	beq.n	8003f92 <draw_dual_graph+0x8e>
		//   
		ILI9341_Fill_Screen(BLACK);
 8003f56:	2000      	movs	r0, #0
 8003f58:	f7fd fc38 	bl	80017cc <ILI9341_Fill_Screen>
//		vTaskDelay(pdMS_TO_TICKS(5));

		// [] ADSR   
		// ILI9341_Draw_Horizontal_Line :   
		// ILI9341_Draw_Text :   
		ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, CYAN);
 8003f5c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	231e      	movs	r3, #30
 8003f64:	22f0      	movs	r2, #240	@ 0xf0
 8003f66:	2100      	movs	r1, #0
 8003f68:	2000      	movs	r0, #0
 8003f6a:	f7fd f82b 	bl	8000fc4 <ILI9341_Draw_Filled_Rectangle_Coord>
		ILI9341_Draw_Text("ADSR ENVELOPE", 42, 8, BLACK, 2, CYAN);
 8003f6e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003f72:	9301      	str	r3, [sp, #4]
 8003f74:	2302      	movs	r3, #2
 8003f76:	9300      	str	r3, [sp, #0]
 8003f78:	2300      	movs	r3, #0
 8003f7a:	2208      	movs	r2, #8
 8003f7c:	212a      	movs	r1, #42	@ 0x2a
 8003f7e:	4894      	ldr	r0, [pc, #592]	@ (80041d0 <draw_dual_graph+0x2cc>)
 8003f80:	f7fd f918 	bl	80011b4 <ILI9341_Draw_Text>
		ILI9341_Draw_Horizontal_Line(0, 30, 240, WHITE);
 8003f84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f88:	22f0      	movs	r2, #240	@ 0xf0
 8003f8a:	211e      	movs	r1, #30
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	f7fd fd7f 	bl	8001a90 <ILI9341_Draw_Horizontal_Line>
	}

	// ADSR  ()
	for (int x = 0; x < 240; x++) {
 8003f92:	2300      	movs	r3, #0
 8003f94:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f96:	e028      	b.n	8003fea <draw_dual_graph+0xe6>
		uint32_t index = (x * 1024) / 240;
 8003f98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f9a:	029b      	lsls	r3, r3, #10
 8003f9c:	4a8d      	ldr	r2, [pc, #564]	@ (80041d4 <draw_dual_graph+0x2d0>)
 8003f9e:	fb82 1203 	smull	r1, r2, r2, r3
 8003fa2:	441a      	add	r2, r3
 8003fa4:	11d2      	asrs	r2, r2, #7
 8003fa6:	17db      	asrs	r3, r3, #31
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	643b      	str	r3, [r7, #64]	@ 0x40
		int16_t y_raw = 110 - ((adsr_samples[index] * 60) / 255);
 8003fac:	4a8a      	ldr	r2, [pc, #552]	@ (80041d8 <draw_dual_graph+0x2d4>)
 8003fae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fb0:	4413      	add	r3, r2
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	4a87      	ldr	r2, [pc, #540]	@ (80041dc <draw_dual_graph+0x2d8>)
 8003fc0:	fb82 1203 	smull	r1, r2, r2, r3
 8003fc4:	441a      	add	r2, r3
 8003fc6:	11d2      	asrs	r2, r2, #7
 8003fc8:	17db      	asrs	r3, r3, #31
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	336e      	adds	r3, #110	@ 0x6e
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
		ILI9341_Draw_Pixel(x, (uint16_t) y_raw, YELLOW);
 8003fd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 8003fda:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fd fc1a 	bl	8001818 <ILI9341_Draw_Pixel>
	for (int x = 0; x < 240; x++) {
 8003fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003fea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fec:	2bef      	cmp	r3, #239	@ 0xef
 8003fee:	ddd3      	ble.n	8003f98 <draw_dual_graph+0x94>
	}

	// []    (Y=295 )
	for (int x = 0; x < 240; x++) {
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ff4:	e036      	b.n	8004064 <draw_dual_graph+0x160>
		uint32_t index = (x * 1024) / 240;
 8003ff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ff8:	029b      	lsls	r3, r3, #10
 8003ffa:	4a76      	ldr	r2, [pc, #472]	@ (80041d4 <draw_dual_graph+0x2d0>)
 8003ffc:	fb82 1203 	smull	r1, r2, r2, r3
 8004000:	441a      	add	r2, r3
 8004002:	11d2      	asrs	r2, r2, #7
 8004004:	17db      	asrs	r3, r3, #31
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	64bb      	str	r3, [r7, #72]	@ 0x48
		uint8_t sample_val = sin_samples[index];
 800400a:	4a75      	ldr	r2, [pc, #468]	@ (80041e0 <draw_dual_graph+0x2dc>)
 800400c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800400e:	4413      	add	r3, r2
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		int16_t y_raw = 295 - ((sample_val * 50) / 255);
 8004016:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800401a:	2232      	movs	r2, #50	@ 0x32
 800401c:	fb02 f303 	mul.w	r3, r2, r3
 8004020:	4a6e      	ldr	r2, [pc, #440]	@ (80041dc <draw_dual_graph+0x2d8>)
 8004022:	fb82 1203 	smull	r1, r2, r2, r3
 8004026:	441a      	add	r2, r3
 8004028:	11d2      	asrs	r2, r2, #7
 800402a:	17db      	asrs	r3, r3, #31
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	b29b      	uxth	r3, r3
 8004030:	f203 1327 	addw	r3, r3, #295	@ 0x127
 8004034:	b29b      	uxth	r3, r3
 8004036:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		if (y_raw > 318)
 800403a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 800403e:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8004042:	dd03      	ble.n	800404c <draw_dual_graph+0x148>
			y_raw = 318;
 8004044:	f44f 739f 	mov.w	r3, #318	@ 0x13e
 8004048:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		ILI9341_Draw_Pixel(x, (uint16_t) y_raw, GREEN);
 800404c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800404e:	b29b      	uxth	r3, r3
 8004050:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 8004054:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004058:	4618      	mov	r0, r3
 800405a:	f7fd fbdd 	bl	8001818 <ILI9341_Draw_Pixel>
	for (int x = 0; x < 240; x++) {
 800405e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004060:	3301      	adds	r3, #1
 8004062:	663b      	str	r3, [r7, #96]	@ 0x60
 8004064:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004066:	2bef      	cmp	r3, #239	@ 0xef
 8004068:	ddc5      	ble.n	8003ff6 <draw_dual_graph+0xf2>
	}

	// 1. ADSR  (A, D, S, R)
	//    
	//    
	uint16_t adrs_y = 135;
 800406a:	2387      	movs	r3, #135	@ 0x87
 800406c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
//	ILI9341_Draw_Filled_Rectangle_Coord(0, 130, 240, 153, BLACK);
	ILI9341_Draw_Text("A", 30, adrs_y, (selected_adsr_idx == 0 ? RED : WHITE),
 8004070:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004074:	b2da      	uxtb	r2, r3
 8004076:	4b52      	ldr	r3, [pc, #328]	@ (80041c0 <draw_dual_graph+0x2bc>)
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d102      	bne.n	8004084 <draw_dual_graph+0x180>
 800407e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004082:	e001      	b.n	8004088 <draw_dual_graph+0x184>
 8004084:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004088:	2100      	movs	r1, #0
 800408a:	9101      	str	r1, [sp, #4]
 800408c:	2102      	movs	r1, #2
 800408e:	9100      	str	r1, [sp, #0]
 8004090:	211e      	movs	r1, #30
 8004092:	4854      	ldr	r0, [pc, #336]	@ (80041e4 <draw_dual_graph+0x2e0>)
 8004094:	f7fd f88e 	bl	80011b4 <ILI9341_Draw_Text>
			2, BLACK);
	ILI9341_Draw_Text("D", 85, adrs_y, (selected_adsr_idx == 1 ? RED : WHITE),
 8004098:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800409c:	b2da      	uxtb	r2, r3
 800409e:	4b48      	ldr	r3, [pc, #288]	@ (80041c0 <draw_dual_graph+0x2bc>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d102      	bne.n	80040ac <draw_dual_graph+0x1a8>
 80040a6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80040aa:	e001      	b.n	80040b0 <draw_dual_graph+0x1ac>
 80040ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040b0:	2100      	movs	r1, #0
 80040b2:	9101      	str	r1, [sp, #4]
 80040b4:	2102      	movs	r1, #2
 80040b6:	9100      	str	r1, [sp, #0]
 80040b8:	2155      	movs	r1, #85	@ 0x55
 80040ba:	484b      	ldr	r0, [pc, #300]	@ (80041e8 <draw_dual_graph+0x2e4>)
 80040bc:	f7fd f87a 	bl	80011b4 <ILI9341_Draw_Text>
			2, BLACK);
	ILI9341_Draw_Text("S", 140, adrs_y, (selected_adsr_idx == 2 ? RED : WHITE),
 80040c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80040c4:	b2da      	uxtb	r2, r3
 80040c6:	4b3e      	ldr	r3, [pc, #248]	@ (80041c0 <draw_dual_graph+0x2bc>)
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d102      	bne.n	80040d4 <draw_dual_graph+0x1d0>
 80040ce:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80040d2:	e001      	b.n	80040d8 <draw_dual_graph+0x1d4>
 80040d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040d8:	2100      	movs	r1, #0
 80040da:	9101      	str	r1, [sp, #4]
 80040dc:	2102      	movs	r1, #2
 80040de:	9100      	str	r1, [sp, #0]
 80040e0:	218c      	movs	r1, #140	@ 0x8c
 80040e2:	4842      	ldr	r0, [pc, #264]	@ (80041ec <draw_dual_graph+0x2e8>)
 80040e4:	f7fd f866 	bl	80011b4 <ILI9341_Draw_Text>
			2, BLACK);
	ILI9341_Draw_Text("R", 195, adrs_y, (selected_adsr_idx == 3 ? RED : WHITE),
 80040e8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	4b34      	ldr	r3, [pc, #208]	@ (80041c0 <draw_dual_graph+0x2bc>)
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	2b03      	cmp	r3, #3
 80040f4:	d102      	bne.n	80040fc <draw_dual_graph+0x1f8>
 80040f6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80040fa:	e001      	b.n	8004100 <draw_dual_graph+0x1fc>
 80040fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004100:	2100      	movs	r1, #0
 8004102:	9101      	str	r1, [sp, #4]
 8004104:	2102      	movs	r1, #2
 8004106:	9100      	str	r1, [sp, #0]
 8004108:	21c3      	movs	r1, #195	@ 0xc3
 800410a:	4839      	ldr	r0, [pc, #228]	@ (80041f0 <draw_dual_graph+0x2ec>)
 800410c:	f7fd f852 	bl	80011b4 <ILI9341_Draw_Text>
			2, BLACK);

	// 2.    +    ( )
	uint16_t wave_bar_color = (selected_adsr_idx == 4 ? RED : MAGENTA);
 8004110:	4b2b      	ldr	r3, [pc, #172]	@ (80041c0 <draw_dual_graph+0x2bc>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	2b04      	cmp	r3, #4
 8004116:	d102      	bne.n	800411e <draw_dual_graph+0x21a>
 8004118:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800411c:	e001      	b.n	8004122 <draw_dual_graph+0x21e>
 800411e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8004122:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
	ILI9341_Draw_Filled_Rectangle_Coord(0, 160, 240, 185, wave_bar_color);
 8004126:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	23b9      	movs	r3, #185	@ 0xb9
 800412e:	22f0      	movs	r2, #240	@ 0xf0
 8004130:	21a0      	movs	r1, #160	@ 0xa0
 8004132:	2000      	movs	r0, #0
 8004134:	f7fc ff46 	bl	8000fc4 <ILI9341_Draw_Filled_Rectangle_Coord>

	//   ( )
	ILI9341_Draw_Text(wave_names[selected_wave_type], 5, 165, WHITE, 2,
 8004138:	4b2e      	ldr	r3, [pc, #184]	@ (80041f4 <draw_dual_graph+0x2f0>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	461a      	mov	r2, r3
 8004140:	4b2d      	ldr	r3, [pc, #180]	@ (80041f8 <draw_dual_graph+0x2f4>)
 8004142:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004146:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800414a:	9301      	str	r3, [sp, #4]
 800414c:	2302      	movs	r3, #2
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004154:	22a5      	movs	r2, #165	@ 0xa5
 8004156:	2105      	movs	r1, #5
 8004158:	f7fd f82c 	bl	80011b4 <ILI9341_Draw_Text>
			wave_bar_color);

	//   ( )
	const char *notes[] = { "C", "D", "E", "F", "G", "A", "B" };
 800415c:	4b27      	ldr	r3, [pc, #156]	@ (80041fc <draw_dual_graph+0x2f8>)
 800415e:	f107 0420 	add.w	r4, r7, #32
 8004162:	461d      	mov	r5, r3
 8004164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004168:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800416c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	char note_buf[12];
	sprintf(note_buf, "NOTE:%s%d", notes[current_note_idx], current_octave);
 8004170:	4b15      	ldr	r3, [pc, #84]	@ (80041c8 <draw_dual_graph+0x2c4>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	3368      	adds	r3, #104	@ 0x68
 8004178:	443b      	add	r3, r7
 800417a:	f853 2c48 	ldr.w	r2, [r3, #-72]
 800417e:	4b13      	ldr	r3, [pc, #76]	@ (80041cc <draw_dual_graph+0x2c8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f107 0014 	add.w	r0, r7, #20
 8004186:	491e      	ldr	r1, [pc, #120]	@ (8004200 <draw_dual_graph+0x2fc>)
 8004188:	f007 fab8 	bl	800b6fc <siprintf>
	ILI9341_Draw_Text(note_buf, 145, 165, YELLOW, 2, wave_bar_color);
 800418c:	f107 0014 	add.w	r0, r7, #20
 8004190:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8004194:	9301      	str	r3, [sp, #4]
 8004196:	2302      	movs	r3, #2
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800419e:	22a5      	movs	r2, #165	@ 0xa5
 80041a0:	2191      	movs	r1, #145	@ 0x91
 80041a2:	f7fd f807 	bl	80011b4 <ILI9341_Draw_Text>

	// 3.   (RESO, CUTOFF)
	// ILI9341_Draw_Filled_Rectangle_Coord :   
	uint16_t filter_y = 195;
 80041a6:	23c3      	movs	r3, #195	@ 0xc3
 80041a8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
//	ILI9341_Draw_Filled_Rectangle_Coord(0, 190, 240, 215, BLACK);
	ILI9341_Draw_Text("RESO", 45, filter_y,
 80041ac:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80041b0:	b2da      	uxtb	r2, r3
			(selected_adsr_idx == 5 ? RED : WHITE), 2, BLACK);
 80041b2:	4b03      	ldr	r3, [pc, #12]	@ (80041c0 <draw_dual_graph+0x2bc>)
 80041b4:	781b      	ldrb	r3, [r3, #0]
	ILI9341_Draw_Text("RESO", 45, filter_y,
 80041b6:	2b05      	cmp	r3, #5
 80041b8:	d124      	bne.n	8004204 <draw_dual_graph+0x300>
 80041ba:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80041be:	e023      	b.n	8004208 <draw_dual_graph+0x304>
 80041c0:	20003e19 	.word	0x20003e19
 80041c4:	20000090 	.word	0x20000090
 80041c8:	2000461c 	.word	0x2000461c
 80041cc:	20000094 	.word	0x20000094
 80041d0:	0800f5f0 	.word	0x0800f5f0
 80041d4:	88888889 	.word	0x88888889
 80041d8:	20003e1c 	.word	0x20003e1c
 80041dc:	80808081 	.word	0x80808081
 80041e0:	2000421c 	.word	0x2000421c
 80041e4:	0800f600 	.word	0x0800f600
 80041e8:	0800f604 	.word	0x0800f604
 80041ec:	0800f608 	.word	0x0800f608
 80041f0:	0800f60c 	.word	0x0800f60c
 80041f4:	20003e1b 	.word	0x20003e1b
 80041f8:	20000084 	.word	0x20000084
 80041fc:	0800f648 	.word	0x0800f648
 8004200:	0800f610 	.word	0x0800f610
 8004204:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004208:	2100      	movs	r1, #0
 800420a:	9101      	str	r1, [sp, #4]
 800420c:	2102      	movs	r1, #2
 800420e:	9100      	str	r1, [sp, #0]
 8004210:	212d      	movs	r1, #45	@ 0x2d
 8004212:	4845      	ldr	r0, [pc, #276]	@ (8004328 <draw_dual_graph+0x424>)
 8004214:	f7fc ffce 	bl	80011b4 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("CUTOFF", 125, filter_y,
 8004218:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800421c:	b2da      	uxtb	r2, r3
			(selected_adsr_idx == 6 ? RED : WHITE), 2, BLACK);
 800421e:	4b43      	ldr	r3, [pc, #268]	@ (800432c <draw_dual_graph+0x428>)
 8004220:	781b      	ldrb	r3, [r3, #0]
	ILI9341_Draw_Text("CUTOFF", 125, filter_y,
 8004222:	2b06      	cmp	r3, #6
 8004224:	d102      	bne.n	800422c <draw_dual_graph+0x328>
 8004226:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800422a:	e001      	b.n	8004230 <draw_dual_graph+0x32c>
 800422c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004230:	2100      	movs	r1, #0
 8004232:	9101      	str	r1, [sp, #4]
 8004234:	2102      	movs	r1, #2
 8004236:	9100      	str	r1, [sp, #0]
 8004238:	217d      	movs	r1, #125	@ 0x7d
 800423a:	483d      	ldr	r0, [pc, #244]	@ (8004330 <draw_dual_graph+0x42c>)
 800423c:	f7fc ffba 	bl	80011b4 <ILI9341_Draw_Text>

	// 4.  
	uint16_t vol_y = 220;
 8004240:	23dc      	movs	r3, #220	@ 0xdc
 8004242:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
	uint16_t vol_color = (selected_adsr_idx == 7 ? RED : WHITE);
 8004246:	4b39      	ldr	r3, [pc, #228]	@ (800432c <draw_dual_graph+0x428>)
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	2b07      	cmp	r3, #7
 800424c:	d102      	bne.n	8004254 <draw_dual_graph+0x350>
 800424e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004252:	e001      	b.n	8004258 <draw_dual_graph+0x354>
 8004254:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004258:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
//	ILI9341_Draw_Filled_Rectangle_Coord(0, vol_y - 2, 240, vol_y + 12, BLACK);
	ILI9341_Draw_Text("Vol", 15, vol_y, vol_color, 1, BLACK);
 800425c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004260:	b2da      	uxtb	r2, r3
 8004262:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004266:	2100      	movs	r1, #0
 8004268:	9101      	str	r1, [sp, #4]
 800426a:	2101      	movs	r1, #1
 800426c:	9100      	str	r1, [sp, #0]
 800426e:	210f      	movs	r1, #15
 8004270:	4830      	ldr	r0, [pc, #192]	@ (8004334 <draw_dual_graph+0x430>)
 8004272:	f7fc ff9f 	bl	80011b4 <ILI9341_Draw_Text>

	//     
	// i = 0~9 10  ( 10)
	// volume_val 10   i 
	// i      
	for (int i = 0; i < 10; i++) {
 8004276:	2300      	movs	r3, #0
 8004278:	65bb      	str	r3, [r7, #88]	@ 0x58
 800427a:	e035      	b.n	80042e8 <draw_dual_graph+0x3e4>
		uint16_t bar_x = 45 + (i * 17);
 800427c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800427e:	b29b      	uxth	r3, r3
 8004280:	461a      	mov	r2, r3
 8004282:	0112      	lsls	r2, r2, #4
 8004284:	4413      	add	r3, r2
 8004286:	b29b      	uxth	r3, r3
 8004288:	332d      	adds	r3, #45	@ 0x2d
 800428a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		if (i < (volume_val / 10)) {
 800428e:	4b2a      	ldr	r3, [pc, #168]	@ (8004338 <draw_dual_graph+0x434>)
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	b2db      	uxtb	r3, r3
 8004294:	4a29      	ldr	r2, [pc, #164]	@ (800433c <draw_dual_graph+0x438>)
 8004296:	fba2 2303 	umull	r2, r3, r2, r3
 800429a:	08db      	lsrs	r3, r3, #3
 800429c:	b2db      	uxtb	r3, r3
 800429e:	461a      	mov	r2, r3
 80042a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042a2:	4293      	cmp	r3, r2
 80042a4:	da12      	bge.n	80042cc <draw_dual_graph+0x3c8>
			ILI9341_Draw_Filled_Rectangle_Coord(bar_x, vol_y, bar_x + 13,
 80042a6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80042aa:	330d      	adds	r3, #13
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80042b2:	3308      	adds	r3, #8
 80042b4:	b29c      	uxth	r4, r3
 80042b6:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 80042ba:	f8b7 004c 	ldrh.w	r0, [r7, #76]	@ 0x4c
 80042be:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	4623      	mov	r3, r4
 80042c6:	f7fc fe7d 	bl	8000fc4 <ILI9341_Draw_Filled_Rectangle_Coord>
 80042ca:	e00a      	b.n	80042e2 <draw_dual_graph+0x3de>
					vol_y + 8, vol_color);
		} else {
			ILI9341_Draw_Rectangle(bar_x, vol_y, 13, 8, DARKGREY);
 80042cc:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 80042d0:	f8b7 004c 	ldrh.w	r0, [r7, #76]	@ 0x4c
 80042d4:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	2308      	movs	r3, #8
 80042dc:	220d      	movs	r2, #13
 80042de:	f7fd fb7b 	bl	80019d8 <ILI9341_Draw_Rectangle>
	for (int i = 0; i < 10; i++) {
 80042e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042e4:	3301      	adds	r3, #1
 80042e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042ea:	2b09      	cmp	r3, #9
 80042ec:	ddc6      	ble.n	800427c <draw_dual_graph+0x378>
	}
	// ILI9341_Draw_Rectangle :     

	// 10 ~ 100  
	char vol_buf[5];
	sprintf(vol_buf, "%d", volume_val);
 80042ee:	4b12      	ldr	r3, [pc, #72]	@ (8004338 <draw_dual_graph+0x434>)
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	461a      	mov	r2, r3
 80042f6:	f107 030c 	add.w	r3, r7, #12
 80042fa:	4911      	ldr	r1, [pc, #68]	@ (8004340 <draw_dual_graph+0x43c>)
 80042fc:	4618      	mov	r0, r3
 80042fe:	f007 f9fd 	bl	800b6fc <siprintf>
	ILI9341_Draw_Text(vol_buf, 215, vol_y, vol_color, 1, BLACK);
 8004302:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004306:	b2da      	uxtb	r2, r3
 8004308:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800430c:	f107 000c 	add.w	r0, r7, #12
 8004310:	2100      	movs	r1, #0
 8004312:	9101      	str	r1, [sp, #4]
 8004314:	2101      	movs	r1, #1
 8004316:	9100      	str	r1, [sp, #0]
 8004318:	21d7      	movs	r1, #215	@ 0xd7
 800431a:	f7fc ff4b 	bl	80011b4 <ILI9341_Draw_Text>
}
 800431e:	bf00      	nop
 8004320:	3768      	adds	r7, #104	@ 0x68
 8004322:	46bd      	mov	sp, r7
 8004324:	bdb0      	pop	{r4, r5, r7, pc}
 8004326:	bf00      	nop
 8004328:	0800f61c 	.word	0x0800f61c
 800432c:	20003e19 	.word	0x20003e19
 8004330:	0800f624 	.word	0x0800f624
 8004334:	0800f62c 	.word	0x0800f62c
 8004338:	20003e1a 	.word	0x20003e1a
 800433c:	cccccccd 	.word	0xcccccccd
 8004340:	0800f630 	.word	0x0800f630

08004344 <LCD_Task>:

static void LCD_Task(void *argument) {
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
	uint32_t received;

	//     
	draw_dual_graph(1);
 800434c:	2001      	movs	r0, #1
 800434e:	f7ff fdd9 	bl	8003f04 <draw_dual_graph>
//	LcdState_t lastState = LCD_STATE_ADSR_VIEW;

	for (;;) {
		if (xQueueReceive(lcdQueueHandle, &received, portMAX_DELAY) == pdTRUE) {
 8004352:	4b17      	ldr	r3, [pc, #92]	@ (80043b0 <LCD_Task+0x6c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f107 0114 	add.w	r1, r7, #20
 800435a:	f04f 32ff 	mov.w	r2, #4294967295
 800435e:	4618      	mov	r0, r3
 8004360:	f003 fffe 	bl	8008360 <xQueueReceive>
 8004364:	4603      	mov	r3, r0
 8004366:	2b01      	cmp	r3, #1
 8004368:	d1f3      	bne.n	8004352 <LCD_Task+0xe>

			volume_val = g_enc_pos[1];
 800436a:	4b12      	ldr	r3, [pc, #72]	@ (80043b4 <LCD_Task+0x70>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	b2da      	uxtb	r2, r3
 8004370:	4b11      	ldr	r3, [pc, #68]	@ (80043b8 <LCD_Task+0x74>)
 8004372:	701a      	strb	r2, [r3, #0]

			draw_dual_graph(0);
 8004374:	2000      	movs	r0, #0
 8004376:	f7ff fdc5 	bl	8003f04 <draw_dual_graph>

			vTaskDelay(pdMS_TO_TICKS(50));
 800437a:	2032      	movs	r0, #50	@ 0x32
 800437c:	f004 fd26 	bl	8008dcc <vTaskDelay>

			uint32_t msg = (uint32_t) currentLcdState;
 8004380:	4b0e      	ldr	r3, [pc, #56]	@ (80043bc <LCD_Task+0x78>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	613b      	str	r3, [r7, #16]
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004386:	2300      	movs	r3, #0
 8004388:	60fb      	str	r3, [r7, #12]
			xQueueSendFromISR(lcdQueueHandle, &msg, &xHigherPriorityTaskWoken);
 800438a:	4b09      	ldr	r3, [pc, #36]	@ (80043b0 <LCD_Task+0x6c>)
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	f107 020c 	add.w	r2, r7, #12
 8004392:	f107 0110 	add.w	r1, r7, #16
 8004396:	2300      	movs	r3, #0
 8004398:	f003 ff44 	bl	8008224 <xQueueGenericSendFromISR>
			portYIELD()
 800439c:	4b08      	ldr	r3, [pc, #32]	@ (80043c0 <LCD_Task+0x7c>)
 800439e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	f3bf 8f4f 	dsb	sy
 80043a8:	f3bf 8f6f 	isb	sy
		if (xQueueReceive(lcdQueueHandle, &received, portMAX_DELAY) == pdTRUE) {
 80043ac:	e7d1      	b.n	8004352 <LCD_Task+0xe>
 80043ae:	bf00      	nop
 80043b0:	20003e14 	.word	0x20003e14
 80043b4:	200004f8 	.word	0x200004f8
 80043b8:	20003e1a 	.word	0x20003e1a
 80043bc:	20003e18 	.word	0x20003e18
 80043c0:	e000ed04 	.word	0xe000ed04

080043c4 <HAL_GPIO_EXTI_Callback>:
		}
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4603      	mov	r3, r0
 80043cc:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_tick = 0;

	uint32_t now = HAL_GetTick();
 80043ce:	f000 f8c3 	bl	8004558 <HAL_GetTick>
 80043d2:	6178      	str	r0, [r7, #20]

	if (GPIO_PIN == Rotary1_KEY_Pin) {
 80043d4:	88fb      	ldrh	r3, [r7, #6]
 80043d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043da:	d14e      	bne.n	800447a <HAL_GPIO_EXTI_Callback+0xb6>
		// 1  
		//     
		if (now < 1000)
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043e2:	d347      	bcc.n	8004474 <HAL_GPIO_EXTI_Callback+0xb0>
			return;

		//    
		if (now - last_tick < 250)
 80043e4:	4b26      	ldr	r3, [pc, #152]	@ (8004480 <HAL_GPIO_EXTI_Callback+0xbc>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2bf9      	cmp	r3, #249	@ 0xf9
 80043ee:	d943      	bls.n	8004478 <HAL_GPIO_EXTI_Callback+0xb4>
			return;
		last_tick = now;
 80043f0:	4a23      	ldr	r2, [pc, #140]	@ (8004480 <HAL_GPIO_EXTI_Callback+0xbc>)
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	6013      	str	r3, [r2, #0]

		//     
		//        ,  if
		//         else
//		else if (currentLcdState == LCD_STATE_ADSR_VIEW) {
		if (selected_adsr_idx == 4) { // 1.   
 80043f6:	4b23      	ldr	r3, [pc, #140]	@ (8004484 <HAL_GPIO_EXTI_Callback+0xc0>)
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d112      	bne.n	8004424 <HAL_GPIO_EXTI_Callback+0x60>
			selected_wave_type++;
 80043fe:	4b22      	ldr	r3, [pc, #136]	@ (8004488 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	b2db      	uxtb	r3, r3
 8004404:	3301      	adds	r3, #1
 8004406:	b2da      	uxtb	r2, r3
 8004408:	4b1f      	ldr	r3, [pc, #124]	@ (8004488 <HAL_GPIO_EXTI_Callback+0xc4>)
 800440a:	701a      	strb	r2, [r3, #0]
			if (selected_wave_type > 2) {
 800440c:	4b1e      	ldr	r3, [pc, #120]	@ (8004488 <HAL_GPIO_EXTI_Callback+0xc4>)
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d914      	bls.n	8004440 <HAL_GPIO_EXTI_Callback+0x7c>
				selected_wave_type = 0;
 8004416:	4b1c      	ldr	r3, [pc, #112]	@ (8004488 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004418:	2200      	movs	r2, #0
 800441a:	701a      	strb	r2, [r3, #0]
				selected_adsr_idx = 5; // : RESO 
 800441c:	4b19      	ldr	r3, [pc, #100]	@ (8004484 <HAL_GPIO_EXTI_Callback+0xc0>)
 800441e:	2205      	movs	r2, #5
 8004420:	701a      	strb	r2, [r3, #0]
 8004422:	e00d      	b.n	8004440 <HAL_GPIO_EXTI_Callback+0x7c>
			}
		} else if (selected_adsr_idx == 6) { // 2.    ( )
 8004424:	4b17      	ldr	r3, [pc, #92]	@ (8004484 <HAL_GPIO_EXTI_Callback+0xc0>)
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b06      	cmp	r3, #6
 800442a:	d103      	bne.n	8004434 <HAL_GPIO_EXTI_Callback+0x70>
			selected_adsr_idx = 0; //  : Attack(A) 
 800442c:	4b15      	ldr	r3, [pc, #84]	@ (8004484 <HAL_GPIO_EXTI_Callback+0xc0>)
 800442e:	2200      	movs	r2, #0
 8004430:	701a      	strb	r2, [r3, #0]
 8004432:	e005      	b.n	8004440 <HAL_GPIO_EXTI_Callback+0x7c>

		} else {
			// 0~3(ADSR), 5(RESO), 6(CUTOFF)    
			selected_adsr_idx++;
 8004434:	4b13      	ldr	r3, [pc, #76]	@ (8004484 <HAL_GPIO_EXTI_Callback+0xc0>)
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	3301      	adds	r3, #1
 800443a:	b2da      	uxtb	r2, r3
 800443c:	4b11      	ldr	r3, [pc, #68]	@ (8004484 <HAL_GPIO_EXTI_Callback+0xc0>)
 800443e:	701a      	strb	r2, [r3, #0]
		}
//		}

		//  
		// !!
		uint32_t msg = (uint32_t) currentLcdState;
 8004440:	4b12      	ldr	r3, [pc, #72]	@ (800448c <HAL_GPIO_EXTI_Callback+0xc8>)
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	613b      	str	r3, [r7, #16]
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004446:	2300      	movs	r3, #0
 8004448:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(lcdQueueHandle, &msg, &xHigherPriorityTaskWoken);
 800444a:	4b11      	ldr	r3, [pc, #68]	@ (8004490 <HAL_GPIO_EXTI_Callback+0xcc>)
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	f107 020c 	add.w	r2, r7, #12
 8004452:	f107 0110 	add.w	r1, r7, #16
 8004456:	2300      	movs	r3, #0
 8004458:	f003 fee4 	bl	8008224 <xQueueGenericSendFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00b      	beq.n	800447a <HAL_GPIO_EXTI_Callback+0xb6>
 8004462:	4b0c      	ldr	r3, [pc, #48]	@ (8004494 <HAL_GPIO_EXTI_Callback+0xd0>)
 8004464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	f3bf 8f4f 	dsb	sy
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	e002      	b.n	800447a <HAL_GPIO_EXTI_Callback+0xb6>
			return;
 8004474:	bf00      	nop
 8004476:	e000      	b.n	800447a <HAL_GPIO_EXTI_Callback+0xb6>
			return;
 8004478:	bf00      	nop
	}
}
 800447a:	3718      	adds	r7, #24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	20004620 	.word	0x20004620
 8004484:	20003e19 	.word	0x20003e19
 8004488:	20003e1b 	.word	0x20003e1b
 800448c:	20003e18 	.word	0x20003e18
 8004490:	20003e14 	.word	0x20003e14
 8004494:	e000ed04 	.word	0xe000ed04

08004498 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004498:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80044d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800449c:	f7ff fbc0 	bl	8003c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044a0:	480c      	ldr	r0, [pc, #48]	@ (80044d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80044a2:	490d      	ldr	r1, [pc, #52]	@ (80044d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80044a4:	4a0d      	ldr	r2, [pc, #52]	@ (80044dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80044a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044a8:	e002      	b.n	80044b0 <LoopCopyDataInit>

080044aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044ae:	3304      	adds	r3, #4

080044b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044b4:	d3f9      	bcc.n	80044aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044b6:	4a0a      	ldr	r2, [pc, #40]	@ (80044e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044b8:	4c0a      	ldr	r4, [pc, #40]	@ (80044e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80044ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044bc:	e001      	b.n	80044c2 <LoopFillZerobss>

080044be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044c0:	3204      	adds	r2, #4

080044c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044c4:	d3fb      	bcc.n	80044be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80044c6:	f007 fa35 	bl	800b934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044ca:	f7fd fefd 	bl	80022c8 <main>
  bx  lr    
 80044ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80044d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80044d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044d8:	2000026c 	.word	0x2000026c
  ldr r2, =_sidata
 80044dc:	08010260 	.word	0x08010260
  ldr r2, =_sbss
 80044e0:	2000026c 	.word	0x2000026c
  ldr r4, =_ebss
 80044e4:	2000915c 	.word	0x2000915c

080044e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044e8:	e7fe      	b.n	80044e8 <ADC_IRQHandler>
	...

080044ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044f0:	4b0e      	ldr	r3, [pc, #56]	@ (800452c <HAL_Init+0x40>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a0d      	ldr	r2, [pc, #52]	@ (800452c <HAL_Init+0x40>)
 80044f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044fc:	4b0b      	ldr	r3, [pc, #44]	@ (800452c <HAL_Init+0x40>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a0a      	ldr	r2, [pc, #40]	@ (800452c <HAL_Init+0x40>)
 8004502:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004506:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004508:	4b08      	ldr	r3, [pc, #32]	@ (800452c <HAL_Init+0x40>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a07      	ldr	r2, [pc, #28]	@ (800452c <HAL_Init+0x40>)
 800450e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004512:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004514:	2003      	movs	r0, #3
 8004516:	f000 f8fc 	bl	8004712 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800451a:	200f      	movs	r0, #15
 800451c:	f7ff fa08 	bl	8003930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004520:	f7ff f810 	bl	8003544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	40023c00 	.word	0x40023c00

08004530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004534:	4b06      	ldr	r3, [pc, #24]	@ (8004550 <HAL_IncTick+0x20>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	461a      	mov	r2, r3
 800453a:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <HAL_IncTick+0x24>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4413      	add	r3, r2
 8004540:	4a04      	ldr	r2, [pc, #16]	@ (8004554 <HAL_IncTick+0x24>)
 8004542:	6013      	str	r3, [r2, #0]
}
 8004544:	bf00      	nop
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	2000009c 	.word	0x2000009c
 8004554:	20004624 	.word	0x20004624

08004558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  return uwTick;
 800455c:	4b03      	ldr	r3, [pc, #12]	@ (800456c <HAL_GetTick+0x14>)
 800455e:	681b      	ldr	r3, [r3, #0]
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	20004624 	.word	0x20004624

08004570 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004578:	f7ff ffee 	bl	8004558 <HAL_GetTick>
 800457c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004588:	d005      	beq.n	8004596 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800458a:	4b0a      	ldr	r3, [pc, #40]	@ (80045b4 <HAL_Delay+0x44>)
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4413      	add	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004596:	bf00      	nop
 8004598:	f7ff ffde 	bl	8004558 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d8f7      	bhi.n	8004598 <HAL_Delay+0x28>
  {
  }
}
 80045a8:	bf00      	nop
 80045aa:	bf00      	nop
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	2000009c 	.word	0x2000009c

080045b8 <__NVIC_SetPriorityGrouping>:
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f003 0307 	and.w	r3, r3, #7
 80045c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045c8:	4b0c      	ldr	r3, [pc, #48]	@ (80045fc <__NVIC_SetPriorityGrouping+0x44>)
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80045d4:	4013      	ands	r3, r2
 80045d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80045e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045ea:	4a04      	ldr	r2, [pc, #16]	@ (80045fc <__NVIC_SetPriorityGrouping+0x44>)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	60d3      	str	r3, [r2, #12]
}
 80045f0:	bf00      	nop
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	e000ed00 	.word	0xe000ed00

08004600 <__NVIC_GetPriorityGrouping>:
{
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004604:	4b04      	ldr	r3, [pc, #16]	@ (8004618 <__NVIC_GetPriorityGrouping+0x18>)
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	0a1b      	lsrs	r3, r3, #8
 800460a:	f003 0307 	and.w	r3, r3, #7
}
 800460e:	4618      	mov	r0, r3
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	e000ed00 	.word	0xe000ed00

0800461c <__NVIC_EnableIRQ>:
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462a:	2b00      	cmp	r3, #0
 800462c:	db0b      	blt.n	8004646 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	f003 021f 	and.w	r2, r3, #31
 8004634:	4907      	ldr	r1, [pc, #28]	@ (8004654 <__NVIC_EnableIRQ+0x38>)
 8004636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800463a:	095b      	lsrs	r3, r3, #5
 800463c:	2001      	movs	r0, #1
 800463e:	fa00 f202 	lsl.w	r2, r0, r2
 8004642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	e000e100 	.word	0xe000e100

08004658 <__NVIC_SetPriority>:
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	4603      	mov	r3, r0
 8004660:	6039      	str	r1, [r7, #0]
 8004662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004668:	2b00      	cmp	r3, #0
 800466a:	db0a      	blt.n	8004682 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	b2da      	uxtb	r2, r3
 8004670:	490c      	ldr	r1, [pc, #48]	@ (80046a4 <__NVIC_SetPriority+0x4c>)
 8004672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004676:	0112      	lsls	r2, r2, #4
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	440b      	add	r3, r1
 800467c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004680:	e00a      	b.n	8004698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	b2da      	uxtb	r2, r3
 8004686:	4908      	ldr	r1, [pc, #32]	@ (80046a8 <__NVIC_SetPriority+0x50>)
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	3b04      	subs	r3, #4
 8004690:	0112      	lsls	r2, r2, #4
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	440b      	add	r3, r1
 8004696:	761a      	strb	r2, [r3, #24]
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	e000e100 	.word	0xe000e100
 80046a8:	e000ed00 	.word	0xe000ed00

080046ac <NVIC_EncodePriority>:
{
 80046ac:	b480      	push	{r7}
 80046ae:	b089      	sub	sp, #36	@ 0x24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f003 0307 	and.w	r3, r3, #7
 80046be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	f1c3 0307 	rsb	r3, r3, #7
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	bf28      	it	cs
 80046ca:	2304      	movcs	r3, #4
 80046cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	3304      	adds	r3, #4
 80046d2:	2b06      	cmp	r3, #6
 80046d4:	d902      	bls.n	80046dc <NVIC_EncodePriority+0x30>
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	3b03      	subs	r3, #3
 80046da:	e000      	b.n	80046de <NVIC_EncodePriority+0x32>
 80046dc:	2300      	movs	r3, #0
 80046de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046e0:	f04f 32ff 	mov.w	r2, #4294967295
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ea:	43da      	mvns	r2, r3
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	401a      	ands	r2, r3
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046f4:	f04f 31ff 	mov.w	r1, #4294967295
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	fa01 f303 	lsl.w	r3, r1, r3
 80046fe:	43d9      	mvns	r1, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004704:	4313      	orrs	r3, r2
}
 8004706:	4618      	mov	r0, r3
 8004708:	3724      	adds	r7, #36	@ 0x24
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr

08004712 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b082      	sub	sp, #8
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff ff4c 	bl	80045b8 <__NVIC_SetPriorityGrouping>
}
 8004720:	bf00      	nop
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
 8004734:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004736:	2300      	movs	r3, #0
 8004738:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800473a:	f7ff ff61 	bl	8004600 <__NVIC_GetPriorityGrouping>
 800473e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	68b9      	ldr	r1, [r7, #8]
 8004744:	6978      	ldr	r0, [r7, #20]
 8004746:	f7ff ffb1 	bl	80046ac <NVIC_EncodePriority>
 800474a:	4602      	mov	r2, r0
 800474c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004750:	4611      	mov	r1, r2
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff ff80 	bl	8004658 <__NVIC_SetPriority>
}
 8004758:	bf00      	nop
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	4603      	mov	r3, r0
 8004768:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800476a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff ff54 	bl	800461c <__NVIC_EnableIRQ>
}
 8004774:	bf00      	nop
 8004776:	3708      	adds	r7, #8
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004788:	f7ff fee6 	bl	8004558 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d101      	bne.n	8004798 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e099      	b.n	80048cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0201 	bic.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047b8:	e00f      	b.n	80047da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047ba:	f7ff fecd 	bl	8004558 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b05      	cmp	r3, #5
 80047c6:	d908      	bls.n	80047da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2220      	movs	r2, #32
 80047cc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2203      	movs	r2, #3
 80047d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e078      	b.n	80048cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1e8      	bne.n	80047ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	4b38      	ldr	r3, [pc, #224]	@ (80048d4 <HAL_DMA_Init+0x158>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004806:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004812:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800481e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	4313      	orrs	r3, r2
 800482a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	2b04      	cmp	r3, #4
 8004832:	d107      	bne.n	8004844 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483c:	4313      	orrs	r3, r2
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f023 0307 	bic.w	r3, r3, #7
 800485a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486a:	2b04      	cmp	r3, #4
 800486c:	d117      	bne.n	800489e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00e      	beq.n	800489e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fa6f 	bl	8004d64 <DMA_CheckFifoParam>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d008      	beq.n	800489e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2240      	movs	r2, #64	@ 0x40
 8004890:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800489a:	2301      	movs	r3, #1
 800489c:	e016      	b.n	80048cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fa26 	bl	8004cf8 <DMA_CalcBaseAndBitshift>
 80048ac:	4603      	mov	r3, r0
 80048ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048b4:	223f      	movs	r2, #63	@ 0x3f
 80048b6:	409a      	lsls	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3718      	adds	r7, #24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	f010803f 	.word	0xf010803f

080048d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
 80048e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d101      	bne.n	80048fe <HAL_DMA_Start_IT+0x26>
 80048fa:	2302      	movs	r3, #2
 80048fc:	e040      	b.n	8004980 <HAL_DMA_Start_IT+0xa8>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b01      	cmp	r3, #1
 8004910:	d12f      	bne.n	8004972 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2202      	movs	r2, #2
 8004916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	68b9      	ldr	r1, [r7, #8]
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f000 f9b8 	bl	8004c9c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004930:	223f      	movs	r2, #63	@ 0x3f
 8004932:	409a      	lsls	r2, r3
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0216 	orr.w	r2, r2, #22
 8004946:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d007      	beq.n	8004960 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f042 0208 	orr.w	r2, r2, #8
 800495e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	e005      	b.n	800497e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800497a:	2302      	movs	r3, #2
 800497c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800497e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004994:	4b8e      	ldr	r3, [pc, #568]	@ (8004bd0 <HAL_DMA_IRQHandler+0x248>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a8e      	ldr	r2, [pc, #568]	@ (8004bd4 <HAL_DMA_IRQHandler+0x24c>)
 800499a:	fba2 2303 	umull	r2, r3, r2, r3
 800499e:	0a9b      	lsrs	r3, r3, #10
 80049a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b2:	2208      	movs	r2, #8
 80049b4:	409a      	lsls	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d01a      	beq.n	80049f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d013      	beq.n	80049f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0204 	bic.w	r2, r2, #4
 80049da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e0:	2208      	movs	r2, #8
 80049e2:	409a      	lsls	r2, r3
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ec:	f043 0201 	orr.w	r2, r3, #1
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f8:	2201      	movs	r2, #1
 80049fa:	409a      	lsls	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d012      	beq.n	8004a2a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00b      	beq.n	8004a2a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a16:	2201      	movs	r2, #1
 8004a18:	409a      	lsls	r2, r3
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a22:	f043 0202 	orr.w	r2, r3, #2
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a2e:	2204      	movs	r2, #4
 8004a30:	409a      	lsls	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d012      	beq.n	8004a60 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00b      	beq.n	8004a60 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a4c:	2204      	movs	r2, #4
 8004a4e:	409a      	lsls	r2, r3
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a58:	f043 0204 	orr.w	r2, r3, #4
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a64:	2210      	movs	r2, #16
 8004a66:	409a      	lsls	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d043      	beq.n	8004af8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0308 	and.w	r3, r3, #8
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d03c      	beq.n	8004af8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a82:	2210      	movs	r2, #16
 8004a84:	409a      	lsls	r2, r3
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d018      	beq.n	8004aca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d108      	bne.n	8004ab8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d024      	beq.n	8004af8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	4798      	blx	r3
 8004ab6:	e01f      	b.n	8004af8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d01b      	beq.n	8004af8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	4798      	blx	r3
 8004ac8:	e016      	b.n	8004af8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d107      	bne.n	8004ae8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f022 0208 	bic.w	r2, r2, #8
 8004ae6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d003      	beq.n	8004af8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004afc:	2220      	movs	r2, #32
 8004afe:	409a      	lsls	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4013      	ands	r3, r2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 808f 	beq.w	8004c28 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0310 	and.w	r3, r3, #16
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8087 	beq.w	8004c28 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b1e:	2220      	movs	r2, #32
 8004b20:	409a      	lsls	r2, r3
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b05      	cmp	r3, #5
 8004b30:	d136      	bne.n	8004ba0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0216 	bic.w	r2, r2, #22
 8004b40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	695a      	ldr	r2, [r3, #20]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d103      	bne.n	8004b62 <HAL_DMA_IRQHandler+0x1da>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d007      	beq.n	8004b72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0208 	bic.w	r2, r2, #8
 8004b70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b76:	223f      	movs	r2, #63	@ 0x3f
 8004b78:	409a      	lsls	r2, r3
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d07e      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	4798      	blx	r3
        }
        return;
 8004b9e:	e079      	b.n	8004c94 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d01d      	beq.n	8004bea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d10d      	bne.n	8004bd8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d031      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	4798      	blx	r3
 8004bcc:	e02c      	b.n	8004c28 <HAL_DMA_IRQHandler+0x2a0>
 8004bce:	bf00      	nop
 8004bd0:	20000080 	.word	0x20000080
 8004bd4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d023      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	4798      	blx	r3
 8004be8:	e01e      	b.n	8004c28 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10f      	bne.n	8004c18 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0210 	bic.w	r2, r2, #16
 8004c06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d032      	beq.n	8004c96 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d022      	beq.n	8004c82 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2205      	movs	r2, #5
 8004c40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	3301      	adds	r3, #1
 8004c58:	60bb      	str	r3, [r7, #8]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d307      	bcc.n	8004c70 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1f2      	bne.n	8004c54 <HAL_DMA_IRQHandler+0x2cc>
 8004c6e:	e000      	b.n	8004c72 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004c70:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d005      	beq.n	8004c96 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	4798      	blx	r3
 8004c92:	e000      	b.n	8004c96 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c94:	bf00      	nop
    }
  }
}
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cb8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	2b40      	cmp	r3, #64	@ 0x40
 8004cc8:	d108      	bne.n	8004cdc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004cda:	e007      	b.n	8004cec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	60da      	str	r2, [r3, #12]
}
 8004cec:	bf00      	nop
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	3b10      	subs	r3, #16
 8004d08:	4a14      	ldr	r2, [pc, #80]	@ (8004d5c <DMA_CalcBaseAndBitshift+0x64>)
 8004d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0e:	091b      	lsrs	r3, r3, #4
 8004d10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d12:	4a13      	ldr	r2, [pc, #76]	@ (8004d60 <DMA_CalcBaseAndBitshift+0x68>)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4413      	add	r3, r2
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d909      	bls.n	8004d3a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004d2e:	f023 0303 	bic.w	r3, r3, #3
 8004d32:	1d1a      	adds	r2, r3, #4
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d38:	e007      	b.n	8004d4a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004d42:	f023 0303 	bic.w	r3, r3, #3
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	aaaaaaab 	.word	0xaaaaaaab
 8004d60:	0800f928 	.word	0x0800f928

08004d64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d11f      	bne.n	8004dbe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	2b03      	cmp	r3, #3
 8004d82:	d856      	bhi.n	8004e32 <DMA_CheckFifoParam+0xce>
 8004d84:	a201      	add	r2, pc, #4	@ (adr r2, 8004d8c <DMA_CheckFifoParam+0x28>)
 8004d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8a:	bf00      	nop
 8004d8c:	08004d9d 	.word	0x08004d9d
 8004d90:	08004daf 	.word	0x08004daf
 8004d94:	08004d9d 	.word	0x08004d9d
 8004d98:	08004e33 	.word	0x08004e33
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d046      	beq.n	8004e36 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dac:	e043      	b.n	8004e36 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004db6:	d140      	bne.n	8004e3a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dbc:	e03d      	b.n	8004e3a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dc6:	d121      	bne.n	8004e0c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2b03      	cmp	r3, #3
 8004dcc:	d837      	bhi.n	8004e3e <DMA_CheckFifoParam+0xda>
 8004dce:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd4 <DMA_CheckFifoParam+0x70>)
 8004dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd4:	08004de5 	.word	0x08004de5
 8004dd8:	08004deb 	.word	0x08004deb
 8004ddc:	08004de5 	.word	0x08004de5
 8004de0:	08004dfd 	.word	0x08004dfd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	73fb      	strb	r3, [r7, #15]
      break;
 8004de8:	e030      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d025      	beq.n	8004e42 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dfa:	e022      	b.n	8004e42 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e00:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004e04:	d11f      	bne.n	8004e46 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e0a:	e01c      	b.n	8004e46 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d903      	bls.n	8004e1a <DMA_CheckFifoParam+0xb6>
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	2b03      	cmp	r3, #3
 8004e16:	d003      	beq.n	8004e20 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e18:	e018      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8004e1e:	e015      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00e      	beq.n	8004e4a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e30:	e00b      	b.n	8004e4a <DMA_CheckFifoParam+0xe6>
      break;
 8004e32:	bf00      	nop
 8004e34:	e00a      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      break;
 8004e36:	bf00      	nop
 8004e38:	e008      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      break;
 8004e3a:	bf00      	nop
 8004e3c:	e006      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      break;
 8004e3e:	bf00      	nop
 8004e40:	e004      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      break;
 8004e42:	bf00      	nop
 8004e44:	e002      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      break;   
 8004e46:	bf00      	nop
 8004e48:	e000      	b.n	8004e4c <DMA_CheckFifoParam+0xe8>
      break;
 8004e4a:	bf00      	nop
    }
  } 
  
  return status; 
 8004e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop

08004e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b089      	sub	sp, #36	@ 0x24
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e72:	2300      	movs	r3, #0
 8004e74:	61fb      	str	r3, [r7, #28]
 8004e76:	e159      	b.n	800512c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e78:	2201      	movs	r2, #1
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	f040 8148 	bne.w	8005126 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f003 0303 	and.w	r3, r3, #3
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d005      	beq.n	8004eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d130      	bne.n	8004f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	2203      	movs	r2, #3
 8004eba:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68da      	ldr	r2, [r3, #12]
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eec:	43db      	mvns	r3, r3
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	091b      	lsrs	r3, r3, #4
 8004efa:	f003 0201 	and.w	r2, r3, #1
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f003 0303 	and.w	r3, r3, #3
 8004f18:	2b03      	cmp	r3, #3
 8004f1a:	d017      	beq.n	8004f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	2203      	movs	r2, #3
 8004f28:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	69ba      	ldr	r2, [r7, #24]
 8004f30:	4013      	ands	r3, r2
 8004f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f003 0303 	and.w	r3, r3, #3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d123      	bne.n	8004fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	08da      	lsrs	r2, r3, #3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	3208      	adds	r2, #8
 8004f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	220f      	movs	r2, #15
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	43db      	mvns	r3, r3
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	691a      	ldr	r2, [r3, #16]
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	08da      	lsrs	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	3208      	adds	r2, #8
 8004f9a:	69b9      	ldr	r1, [r7, #24]
 8004f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	005b      	lsls	r3, r3, #1
 8004faa:	2203      	movs	r2, #3
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	43db      	mvns	r3, r3
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f003 0203 	and.w	r2, r3, #3
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	69ba      	ldr	r2, [r7, #24]
 8004fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 80a2 	beq.w	8005126 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60fb      	str	r3, [r7, #12]
 8004fe6:	4b57      	ldr	r3, [pc, #348]	@ (8005144 <HAL_GPIO_Init+0x2e8>)
 8004fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fea:	4a56      	ldr	r2, [pc, #344]	@ (8005144 <HAL_GPIO_Init+0x2e8>)
 8004fec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ff2:	4b54      	ldr	r3, [pc, #336]	@ (8005144 <HAL_GPIO_Init+0x2e8>)
 8004ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ffe:	4a52      	ldr	r2, [pc, #328]	@ (8005148 <HAL_GPIO_Init+0x2ec>)
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	089b      	lsrs	r3, r3, #2
 8005004:	3302      	adds	r3, #2
 8005006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800500a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f003 0303 	and.w	r3, r3, #3
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	220f      	movs	r2, #15
 8005016:	fa02 f303 	lsl.w	r3, r2, r3
 800501a:	43db      	mvns	r3, r3
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4013      	ands	r3, r2
 8005020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a49      	ldr	r2, [pc, #292]	@ (800514c <HAL_GPIO_Init+0x2f0>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d019      	beq.n	800505e <HAL_GPIO_Init+0x202>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a48      	ldr	r2, [pc, #288]	@ (8005150 <HAL_GPIO_Init+0x2f4>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d013      	beq.n	800505a <HAL_GPIO_Init+0x1fe>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a47      	ldr	r2, [pc, #284]	@ (8005154 <HAL_GPIO_Init+0x2f8>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d00d      	beq.n	8005056 <HAL_GPIO_Init+0x1fa>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a46      	ldr	r2, [pc, #280]	@ (8005158 <HAL_GPIO_Init+0x2fc>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d007      	beq.n	8005052 <HAL_GPIO_Init+0x1f6>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a45      	ldr	r2, [pc, #276]	@ (800515c <HAL_GPIO_Init+0x300>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d101      	bne.n	800504e <HAL_GPIO_Init+0x1f2>
 800504a:	2304      	movs	r3, #4
 800504c:	e008      	b.n	8005060 <HAL_GPIO_Init+0x204>
 800504e:	2307      	movs	r3, #7
 8005050:	e006      	b.n	8005060 <HAL_GPIO_Init+0x204>
 8005052:	2303      	movs	r3, #3
 8005054:	e004      	b.n	8005060 <HAL_GPIO_Init+0x204>
 8005056:	2302      	movs	r3, #2
 8005058:	e002      	b.n	8005060 <HAL_GPIO_Init+0x204>
 800505a:	2301      	movs	r3, #1
 800505c:	e000      	b.n	8005060 <HAL_GPIO_Init+0x204>
 800505e:	2300      	movs	r3, #0
 8005060:	69fa      	ldr	r2, [r7, #28]
 8005062:	f002 0203 	and.w	r2, r2, #3
 8005066:	0092      	lsls	r2, r2, #2
 8005068:	4093      	lsls	r3, r2
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	4313      	orrs	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005070:	4935      	ldr	r1, [pc, #212]	@ (8005148 <HAL_GPIO_Init+0x2ec>)
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	089b      	lsrs	r3, r3, #2
 8005076:	3302      	adds	r3, #2
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800507e:	4b38      	ldr	r3, [pc, #224]	@ (8005160 <HAL_GPIO_Init+0x304>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	43db      	mvns	r3, r3
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	4013      	ands	r3, r2
 800508c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	4313      	orrs	r3, r2
 80050a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050a2:	4a2f      	ldr	r2, [pc, #188]	@ (8005160 <HAL_GPIO_Init+0x304>)
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005160 <HAL_GPIO_Init+0x304>)
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	43db      	mvns	r3, r3
 80050b2:	69ba      	ldr	r2, [r7, #24]
 80050b4:	4013      	ands	r3, r2
 80050b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050cc:	4a24      	ldr	r2, [pc, #144]	@ (8005160 <HAL_GPIO_Init+0x304>)
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80050d2:	4b23      	ldr	r3, [pc, #140]	@ (8005160 <HAL_GPIO_Init+0x304>)
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	43db      	mvns	r3, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4013      	ands	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050f6:	4a1a      	ldr	r2, [pc, #104]	@ (8005160 <HAL_GPIO_Init+0x304>)
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050fc:	4b18      	ldr	r3, [pc, #96]	@ (8005160 <HAL_GPIO_Init+0x304>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	43db      	mvns	r3, r3
 8005106:	69ba      	ldr	r2, [r7, #24]
 8005108:	4013      	ands	r3, r2
 800510a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d003      	beq.n	8005120 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	4313      	orrs	r3, r2
 800511e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005120:	4a0f      	ldr	r2, [pc, #60]	@ (8005160 <HAL_GPIO_Init+0x304>)
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	3301      	adds	r3, #1
 800512a:	61fb      	str	r3, [r7, #28]
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	2b0f      	cmp	r3, #15
 8005130:	f67f aea2 	bls.w	8004e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005134:	bf00      	nop
 8005136:	bf00      	nop
 8005138:	3724      	adds	r7, #36	@ 0x24
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	40023800 	.word	0x40023800
 8005148:	40013800 	.word	0x40013800
 800514c:	40020000 	.word	0x40020000
 8005150:	40020400 	.word	0x40020400
 8005154:	40020800 	.word	0x40020800
 8005158:	40020c00 	.word	0x40020c00
 800515c:	40021000 	.word	0x40021000
 8005160:	40013c00 	.word	0x40013c00

08005164 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	460b      	mov	r3, r1
 800516e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691a      	ldr	r2, [r3, #16]
 8005174:	887b      	ldrh	r3, [r7, #2]
 8005176:	4013      	ands	r3, r2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d002      	beq.n	8005182 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800517c:	2301      	movs	r3, #1
 800517e:	73fb      	strb	r3, [r7, #15]
 8005180:	e001      	b.n	8005186 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005182:	2300      	movs	r3, #0
 8005184:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005186:	7bfb      	ldrb	r3, [r7, #15]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	460b      	mov	r3, r1
 800519e:	807b      	strh	r3, [r7, #2]
 80051a0:	4613      	mov	r3, r2
 80051a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80051a4:	787b      	ldrb	r3, [r7, #1]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051aa:	887a      	ldrh	r2, [r7, #2]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80051b0:	e003      	b.n	80051ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80051b2:	887b      	ldrh	r3, [r7, #2]
 80051b4:	041a      	lsls	r2, r3, #16
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	619a      	str	r2, [r3, #24]
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
	...

080051c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80051d2:	4b08      	ldr	r3, [pc, #32]	@ (80051f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051d4:	695a      	ldr	r2, [r3, #20]
 80051d6:	88fb      	ldrh	r3, [r7, #6]
 80051d8:	4013      	ands	r3, r2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d006      	beq.n	80051ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051de:	4a05      	ldr	r2, [pc, #20]	@ (80051f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051e0:	88fb      	ldrh	r3, [r7, #6]
 80051e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80051e4:	88fb      	ldrh	r3, [r7, #6]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f7ff f8ec 	bl	80043c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80051ec:	bf00      	nop
 80051ee:	3708      	adds	r7, #8
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40013c00 	.word	0x40013c00

080051f8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b088      	sub	sp, #32
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e128      	b.n	800545c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d109      	bne.n	800522a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a90      	ldr	r2, [pc, #576]	@ (8005464 <HAL_I2S_Init+0x26c>)
 8005222:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f7fe f9b9 	bl	800359c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2202      	movs	r2, #2
 800522e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6812      	ldr	r2, [r2, #0]
 800523c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005240:	f023 030f 	bic.w	r3, r3, #15
 8005244:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2202      	movs	r2, #2
 800524c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	2b02      	cmp	r3, #2
 8005254:	d060      	beq.n	8005318 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d102      	bne.n	8005264 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800525e:	2310      	movs	r3, #16
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	e001      	b.n	8005268 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005264:	2320      	movs	r3, #32
 8005266:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	2b20      	cmp	r3, #32
 800526e:	d802      	bhi.n	8005276 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005276:	2001      	movs	r0, #1
 8005278:	f001 fabe 	bl	80067f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800527c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005286:	d125      	bne.n	80052d4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d010      	beq.n	80052b2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	fbb2 f2f3 	udiv	r2, r2, r3
 800529a:	4613      	mov	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4413      	add	r3, r2
 80052a0:	005b      	lsls	r3, r3, #1
 80052a2:	461a      	mov	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ac:	3305      	adds	r3, #5
 80052ae:	613b      	str	r3, [r7, #16]
 80052b0:	e01f      	b.n	80052f2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	00db      	lsls	r3, r3, #3
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052bc:	4613      	mov	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	461a      	mov	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ce:	3305      	adds	r3, #5
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	e00e      	b.n	80052f2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052dc:	4613      	mov	r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	461a      	mov	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ee:	3305      	adds	r3, #5
 80052f0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	4a5c      	ldr	r2, [pc, #368]	@ (8005468 <HAL_I2S_Init+0x270>)
 80052f6:	fba2 2303 	umull	r2, r3, r2, r3
 80052fa:	08db      	lsrs	r3, r3, #3
 80052fc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	085b      	lsrs	r3, r3, #1
 800530e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	021b      	lsls	r3, r3, #8
 8005314:	61bb      	str	r3, [r7, #24]
 8005316:	e003      	b.n	8005320 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005318:	2302      	movs	r3, #2
 800531a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d902      	bls.n	800532c <HAL_I2S_Init+0x134>
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	2bff      	cmp	r3, #255	@ 0xff
 800532a:	d907      	bls.n	800533c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005330:	f043 0210 	orr.w	r2, r3, #16
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e08f      	b.n	800545c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	691a      	ldr	r2, [r3, #16]
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	ea42 0103 	orr.w	r1, r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	69fa      	ldr	r2, [r7, #28]
 800534c:	430a      	orrs	r2, r1
 800534e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800535a:	f023 030f 	bic.w	r3, r3, #15
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6851      	ldr	r1, [r2, #4]
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	6892      	ldr	r2, [r2, #8]
 8005366:	4311      	orrs	r1, r2
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	68d2      	ldr	r2, [r2, #12]
 800536c:	4311      	orrs	r1, r2
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	6992      	ldr	r2, [r2, #24]
 8005372:	430a      	orrs	r2, r1
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800537e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a1b      	ldr	r3, [r3, #32]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d161      	bne.n	800544c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a38      	ldr	r2, [pc, #224]	@ (800546c <HAL_I2S_Init+0x274>)
 800538c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a37      	ldr	r2, [pc, #220]	@ (8005470 <HAL_I2S_Init+0x278>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d101      	bne.n	800539c <HAL_I2S_Init+0x1a4>
 8005398:	4b36      	ldr	r3, [pc, #216]	@ (8005474 <HAL_I2S_Init+0x27c>)
 800539a:	e001      	b.n	80053a0 <HAL_I2S_Init+0x1a8>
 800539c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	6812      	ldr	r2, [r2, #0]
 80053a6:	4932      	ldr	r1, [pc, #200]	@ (8005470 <HAL_I2S_Init+0x278>)
 80053a8:	428a      	cmp	r2, r1
 80053aa:	d101      	bne.n	80053b0 <HAL_I2S_Init+0x1b8>
 80053ac:	4a31      	ldr	r2, [pc, #196]	@ (8005474 <HAL_I2S_Init+0x27c>)
 80053ae:	e001      	b.n	80053b4 <HAL_I2S_Init+0x1bc>
 80053b0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80053b4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80053b8:	f023 030f 	bic.w	r3, r3, #15
 80053bc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a2b      	ldr	r2, [pc, #172]	@ (8005470 <HAL_I2S_Init+0x278>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d101      	bne.n	80053cc <HAL_I2S_Init+0x1d4>
 80053c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005474 <HAL_I2S_Init+0x27c>)
 80053ca:	e001      	b.n	80053d0 <HAL_I2S_Init+0x1d8>
 80053cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053d0:	2202      	movs	r2, #2
 80053d2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a25      	ldr	r2, [pc, #148]	@ (8005470 <HAL_I2S_Init+0x278>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d101      	bne.n	80053e2 <HAL_I2S_Init+0x1ea>
 80053de:	4b25      	ldr	r3, [pc, #148]	@ (8005474 <HAL_I2S_Init+0x27c>)
 80053e0:	e001      	b.n	80053e6 <HAL_I2S_Init+0x1ee>
 80053e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053e6:	69db      	ldr	r3, [r3, #28]
 80053e8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053f2:	d003      	beq.n	80053fc <HAL_I2S_Init+0x204>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d103      	bne.n	8005404 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80053fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	e001      	b.n	8005408 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005404:	2300      	movs	r3, #0
 8005406:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005412:	4313      	orrs	r3, r2
 8005414:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800541c:	4313      	orrs	r3, r2
 800541e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005426:	4313      	orrs	r3, r2
 8005428:	b29a      	uxth	r2, r3
 800542a:	897b      	ldrh	r3, [r7, #10]
 800542c:	4313      	orrs	r3, r2
 800542e:	b29b      	uxth	r3, r3
 8005430:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005434:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a0d      	ldr	r2, [pc, #52]	@ (8005470 <HAL_I2S_Init+0x278>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d101      	bne.n	8005444 <HAL_I2S_Init+0x24c>
 8005440:	4b0c      	ldr	r3, [pc, #48]	@ (8005474 <HAL_I2S_Init+0x27c>)
 8005442:	e001      	b.n	8005448 <HAL_I2S_Init+0x250>
 8005444:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005448:	897a      	ldrh	r2, [r7, #10]
 800544a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3720      	adds	r7, #32
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	08005765 	.word	0x08005765
 8005468:	cccccccd 	.word	0xcccccccd
 800546c:	08005879 	.word	0x08005879
 8005470:	40003800 	.word	0x40003800
 8005474:	40003400 	.word	0x40003400

08005478 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b086      	sub	sp, #24
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	4613      	mov	r3, r2
 8005484:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d002      	beq.n	8005492 <HAL_I2S_Transmit_DMA+0x1a>
 800548c:	88fb      	ldrh	r3, [r7, #6]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e08a      	b.n	80055ac <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d001      	beq.n	80054a6 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80054a2:	2302      	movs	r3, #2
 80054a4:	e082      	b.n	80055ac <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d101      	bne.n	80054b6 <HAL_I2S_Transmit_DMA+0x3e>
 80054b2:	2302      	movs	r3, #2
 80054b4:	e07a      	b.n	80055ac <HAL_I2S_Transmit_DMA+0x134>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2203      	movs	r2, #3
 80054c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	69db      	ldr	r3, [r3, #28]
 80054d8:	f003 0307 	and.w	r3, r3, #7
 80054dc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d002      	beq.n	80054ea <HAL_I2S_Transmit_DMA+0x72>
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	2b05      	cmp	r3, #5
 80054e8:	d10a      	bne.n	8005500 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 80054ea:	88fb      	ldrh	r3, [r7, #6]
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80054f4:	88fb      	ldrh	r3, [r7, #6]
 80054f6:	005b      	lsls	r3, r3, #1
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054fe:	e005      	b.n	800550c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	88fa      	ldrh	r2, [r7, #6]
 8005504:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	88fa      	ldrh	r2, [r7, #6]
 800550a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005510:	4a28      	ldr	r2, [pc, #160]	@ (80055b4 <HAL_I2S_Transmit_DMA+0x13c>)
 8005512:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005518:	4a27      	ldr	r2, [pc, #156]	@ (80055b8 <HAL_I2S_Transmit_DMA+0x140>)
 800551a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005520:	4a26      	ldr	r2, [pc, #152]	@ (80055bc <HAL_I2S_Transmit_DMA+0x144>)
 8005522:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800552c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005534:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800553c:	f7ff f9cc 	bl	80048d8 <HAL_DMA_Start_IT>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00f      	beq.n	8005566 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800554a:	f043 0208 	orr.w	r2, r3, #8
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e022      	b.n	80055ac <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d107      	bne.n	800558c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f042 0202 	orr.w	r2, r2, #2
 800558a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	69db      	ldr	r3, [r3, #28]
 8005592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005596:	2b00      	cmp	r3, #0
 8005598:	d107      	bne.n	80055aa <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	69da      	ldr	r2, [r3, #28]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80055a8:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	08005643 	.word	0x08005643
 80055b8:	08005601 	.word	0x08005601
 80055bc:	0800565f 	.word	0x0800565f

080055c0 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	4798      	blx	r3
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10e      	bne.n	8005634 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f022 0202 	bic.w	r2, r2, #2
 8005624:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f7fd ff3d 	bl	80034b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800563a:	bf00      	nop
 800563c:	3710      	adds	r7, #16
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f7fd ff07 	bl	8003464 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005656:	bf00      	nop
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	b084      	sub	sp, #16
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0203 	bic.w	r2, r2, #3
 800567a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005694:	f043 0208 	orr.w	r2, r3, #8
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f7ff ffa5 	bl	80055ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80056a2:	bf00      	nop
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b082      	sub	sp, #8
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b6:	881a      	ldrh	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c2:	1c9a      	adds	r2, r3, #2
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	3b01      	subs	r3, #1
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10e      	bne.n	80056fe <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80056ee:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7fd fedb 	bl	80034b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80056fe:	bf00      	nop
 8005700:	3708      	adds	r7, #8
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b082      	sub	sp, #8
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005718:	b292      	uxth	r2, r2
 800571a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	1c9a      	adds	r2, r3, #2
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800572a:	b29b      	uxth	r3, r3
 800572c:	3b01      	subs	r3, #1
 800572e:	b29a      	uxth	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005738:	b29b      	uxth	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d10e      	bne.n	800575c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800574c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7ff ff3e 	bl	80055d8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800575c:	bf00      	nop
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b04      	cmp	r3, #4
 800577e:	d13a      	bne.n	80057f6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b01      	cmp	r3, #1
 8005788:	d109      	bne.n	800579e <I2S_IRQHandler+0x3a>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005794:	2b40      	cmp	r3, #64	@ 0x40
 8005796:	d102      	bne.n	800579e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f7ff ffb4 	bl	8005706 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a4:	2b40      	cmp	r3, #64	@ 0x40
 80057a6:	d126      	bne.n	80057f6 <I2S_IRQHandler+0x92>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f003 0320 	and.w	r3, r3, #32
 80057b2:	2b20      	cmp	r3, #32
 80057b4:	d11f      	bne.n	80057f6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80057c4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80057c6:	2300      	movs	r3, #0
 80057c8:	613b      	str	r3, [r7, #16]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	613b      	str	r3, [r7, #16]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	613b      	str	r3, [r7, #16]
 80057da:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057e8:	f043 0202 	orr.w	r2, r3, #2
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7ff fefb 	bl	80055ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d136      	bne.n	8005870 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b02      	cmp	r3, #2
 800580a:	d109      	bne.n	8005820 <I2S_IRQHandler+0xbc>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005816:	2b80      	cmp	r3, #128	@ 0x80
 8005818:	d102      	bne.n	8005820 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff ff45 	bl	80056aa <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f003 0308 	and.w	r3, r3, #8
 8005826:	2b08      	cmp	r3, #8
 8005828:	d122      	bne.n	8005870 <I2S_IRQHandler+0x10c>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 0320 	and.w	r3, r3, #32
 8005834:	2b20      	cmp	r3, #32
 8005836:	d11b      	bne.n	8005870 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005846:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005848:	2300      	movs	r3, #0
 800584a:	60fb      	str	r3, [r7, #12]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2201      	movs	r2, #1
 800585a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005862:	f043 0204 	orr.w	r2, r3, #4
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7ff febe 	bl	80055ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005870:	bf00      	nop
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a92      	ldr	r2, [pc, #584]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d101      	bne.n	8005896 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005892:	4b92      	ldr	r3, [pc, #584]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005894:	e001      	b.n	800589a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005896:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a8b      	ldr	r2, [pc, #556]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d101      	bne.n	80058b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80058b0:	4b8a      	ldr	r3, [pc, #552]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058b2:	e001      	b.n	80058b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80058b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058c4:	d004      	beq.n	80058d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f040 8099 	bne.w	8005a02 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	f003 0302 	and.w	r3, r3, #2
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d107      	bne.n	80058ea <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 f925 	bl	8005b34 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d107      	bne.n	8005904 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f9c8 	bl	8005c94 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800590a:	2b40      	cmp	r3, #64	@ 0x40
 800590c:	d13a      	bne.n	8005984 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	f003 0320 	and.w	r3, r3, #32
 8005914:	2b00      	cmp	r3, #0
 8005916:	d035      	beq.n	8005984 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a6e      	ldr	r2, [pc, #440]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d101      	bne.n	8005926 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005922:	4b6e      	ldr	r3, [pc, #440]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005924:	e001      	b.n	800592a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005926:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4969      	ldr	r1, [pc, #420]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005932:	428b      	cmp	r3, r1
 8005934:	d101      	bne.n	800593a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005936:	4b69      	ldr	r3, [pc, #420]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005938:	e001      	b.n	800593e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800593a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800593e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005942:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005952:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005954:	2300      	movs	r3, #0
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	60fb      	str	r3, [r7, #12]
 8005968:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005976:	f043 0202 	orr.w	r2, r3, #2
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7ff fe34 	bl	80055ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b08      	cmp	r3, #8
 800598c:	f040 80c3 	bne.w	8005b16 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f003 0320 	and.w	r3, r3, #32
 8005996:	2b00      	cmp	r3, #0
 8005998:	f000 80bd 	beq.w	8005b16 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80059aa:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a49      	ldr	r2, [pc, #292]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d101      	bne.n	80059ba <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80059b6:	4b49      	ldr	r3, [pc, #292]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059b8:	e001      	b.n	80059be <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80059ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4944      	ldr	r1, [pc, #272]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059c6:	428b      	cmp	r3, r1
 80059c8:	d101      	bne.n	80059ce <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80059ca:	4b44      	ldr	r3, [pc, #272]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059cc:	e001      	b.n	80059d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80059ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80059d6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80059d8:	2300      	movs	r3, #0
 80059da:	60bb      	str	r3, [r7, #8]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	60bb      	str	r3, [r7, #8]
 80059e4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f2:	f043 0204 	orr.w	r2, r3, #4
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7ff fdf6 	bl	80055ec <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a00:	e089      	b.n	8005b16 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d107      	bne.n	8005a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f8be 	bl	8005b98 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d107      	bne.n	8005a36 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f8fd 	bl	8005c30 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a3c:	2b40      	cmp	r3, #64	@ 0x40
 8005a3e:	d12f      	bne.n	8005aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f003 0320 	and.w	r3, r3, #32
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d02a      	beq.n	8005aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	685a      	ldr	r2, [r3, #4]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a58:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d101      	bne.n	8005a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005a64:	4b1d      	ldr	r3, [pc, #116]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a66:	e001      	b.n	8005a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005a68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4919      	ldr	r1, [pc, #100]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a74:	428b      	cmp	r3, r1
 8005a76:	d101      	bne.n	8005a7c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005a78:	4b18      	ldr	r3, [pc, #96]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a7a:	e001      	b.n	8005a80 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005a7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a80:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a84:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a92:	f043 0202 	orr.w	r2, r3, #2
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f7ff fda6 	bl	80055ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	f003 0308 	and.w	r3, r3, #8
 8005aa6:	2b08      	cmp	r3, #8
 8005aa8:	d136      	bne.n	8005b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f003 0320 	and.w	r3, r3, #32
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d031      	beq.n	8005b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a07      	ldr	r2, [pc, #28]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d101      	bne.n	8005ac2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005abe:	4b07      	ldr	r3, [pc, #28]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ac0:	e001      	b.n	8005ac6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005ac2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4902      	ldr	r1, [pc, #8]	@ (8005ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005ace:	428b      	cmp	r3, r1
 8005ad0:	d106      	bne.n	8005ae0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005ad2:	4b02      	ldr	r3, [pc, #8]	@ (8005adc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005ad4:	e006      	b.n	8005ae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005ad6:	bf00      	nop
 8005ad8:	40003800 	.word	0x40003800
 8005adc:	40003400 	.word	0x40003400
 8005ae0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ae4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ae8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005af8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b06:	f043 0204 	orr.w	r2, r3, #4
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7ff fd6c 	bl	80055ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b14:	e000      	b.n	8005b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005b16:	bf00      	nop
}
 8005b18:	bf00      	nop
 8005b1a:	3720      	adds	r7, #32
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	1c99      	adds	r1, r3, #2
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6251      	str	r1, [r2, #36]	@ 0x24
 8005b46:	881a      	ldrh	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	3b01      	subs	r3, #1
 8005b56:	b29a      	uxth	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d113      	bne.n	8005b8e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	685a      	ldr	r2, [r3, #4]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b74:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d106      	bne.n	8005b8e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f7ff ffc9 	bl	8005b20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b8e:	bf00      	nop
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba4:	1c99      	adds	r1, r3, #2
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	6251      	str	r1, [r2, #36]	@ 0x24
 8005baa:	8819      	ldrh	r1, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c28 <I2SEx_TxISR_I2SExt+0x90>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d101      	bne.n	8005bba <I2SEx_TxISR_I2SExt+0x22>
 8005bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c2c <I2SEx_TxISR_I2SExt+0x94>)
 8005bb8:	e001      	b.n	8005bbe <I2SEx_TxISR_I2SExt+0x26>
 8005bba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bbe:	460a      	mov	r2, r1
 8005bc0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d121      	bne.n	8005c1e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a12      	ldr	r2, [pc, #72]	@ (8005c28 <I2SEx_TxISR_I2SExt+0x90>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d101      	bne.n	8005be8 <I2SEx_TxISR_I2SExt+0x50>
 8005be4:	4b11      	ldr	r3, [pc, #68]	@ (8005c2c <I2SEx_TxISR_I2SExt+0x94>)
 8005be6:	e001      	b.n	8005bec <I2SEx_TxISR_I2SExt+0x54>
 8005be8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	490d      	ldr	r1, [pc, #52]	@ (8005c28 <I2SEx_TxISR_I2SExt+0x90>)
 8005bf4:	428b      	cmp	r3, r1
 8005bf6:	d101      	bne.n	8005bfc <I2SEx_TxISR_I2SExt+0x64>
 8005bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8005c2c <I2SEx_TxISR_I2SExt+0x94>)
 8005bfa:	e001      	b.n	8005c00 <I2SEx_TxISR_I2SExt+0x68>
 8005bfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c04:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d106      	bne.n	8005c1e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7ff ff81 	bl	8005b20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c1e:	bf00      	nop
 8005c20:	3708      	adds	r7, #8
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	40003800 	.word	0x40003800
 8005c2c:	40003400 	.word	0x40003400

08005c30 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68d8      	ldr	r0, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c42:	1c99      	adds	r1, r3, #2
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005c48:	b282      	uxth	r2, r0
 8005c4a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	3b01      	subs	r3, #1
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d113      	bne.n	8005c8c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005c72:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d106      	bne.n	8005c8c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7ff ff4a 	bl	8005b20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c8c:	bf00      	nop
 8005c8e:	3708      	adds	r7, #8
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a20      	ldr	r2, [pc, #128]	@ (8005d24 <I2SEx_RxISR_I2SExt+0x90>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d101      	bne.n	8005caa <I2SEx_RxISR_I2SExt+0x16>
 8005ca6:	4b20      	ldr	r3, [pc, #128]	@ (8005d28 <I2SEx_RxISR_I2SExt+0x94>)
 8005ca8:	e001      	b.n	8005cae <I2SEx_RxISR_I2SExt+0x1a>
 8005caa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cae:	68d8      	ldr	r0, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb4:	1c99      	adds	r1, r3, #2
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005cba:	b282      	uxth	r2, r0
 8005cbc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d121      	bne.n	8005d1a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a12      	ldr	r2, [pc, #72]	@ (8005d24 <I2SEx_RxISR_I2SExt+0x90>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d101      	bne.n	8005ce4 <I2SEx_RxISR_I2SExt+0x50>
 8005ce0:	4b11      	ldr	r3, [pc, #68]	@ (8005d28 <I2SEx_RxISR_I2SExt+0x94>)
 8005ce2:	e001      	b.n	8005ce8 <I2SEx_RxISR_I2SExt+0x54>
 8005ce4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	490d      	ldr	r1, [pc, #52]	@ (8005d24 <I2SEx_RxISR_I2SExt+0x90>)
 8005cf0:	428b      	cmp	r3, r1
 8005cf2:	d101      	bne.n	8005cf8 <I2SEx_RxISR_I2SExt+0x64>
 8005cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8005d28 <I2SEx_RxISR_I2SExt+0x94>)
 8005cf6:	e001      	b.n	8005cfc <I2SEx_RxISR_I2SExt+0x68>
 8005cf8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cfc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d00:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d106      	bne.n	8005d1a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff ff03 	bl	8005b20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d1a:	bf00      	nop
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	40003800 	.word	0x40003800
 8005d28:	40003400 	.word	0x40003400

08005d2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e267      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d075      	beq.n	8005e36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005d4a:	4b88      	ldr	r3, [pc, #544]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f003 030c 	and.w	r3, r3, #12
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d00c      	beq.n	8005d70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d56:	4b85      	ldr	r3, [pc, #532]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d112      	bne.n	8005d88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d62:	4b82      	ldr	r3, [pc, #520]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d6e:	d10b      	bne.n	8005d88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d70:	4b7e      	ldr	r3, [pc, #504]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d05b      	beq.n	8005e34 <HAL_RCC_OscConfig+0x108>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d157      	bne.n	8005e34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e242      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d90:	d106      	bne.n	8005da0 <HAL_RCC_OscConfig+0x74>
 8005d92:	4b76      	ldr	r3, [pc, #472]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a75      	ldr	r2, [pc, #468]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d9c:	6013      	str	r3, [r2, #0]
 8005d9e:	e01d      	b.n	8005ddc <HAL_RCC_OscConfig+0xb0>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005da8:	d10c      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x98>
 8005daa:	4b70      	ldr	r3, [pc, #448]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a6f      	ldr	r2, [pc, #444]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005db0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	4b6d      	ldr	r3, [pc, #436]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a6c      	ldr	r2, [pc, #432]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	e00b      	b.n	8005ddc <HAL_RCC_OscConfig+0xb0>
 8005dc4:	4b69      	ldr	r3, [pc, #420]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a68      	ldr	r2, [pc, #416]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005dca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	4b66      	ldr	r3, [pc, #408]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a65      	ldr	r2, [pc, #404]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005dd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005dda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d013      	beq.n	8005e0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de4:	f7fe fbb8 	bl	8004558 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dec:	f7fe fbb4 	bl	8004558 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b64      	cmp	r3, #100	@ 0x64
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e207      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dfe:	4b5b      	ldr	r3, [pc, #364]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0f0      	beq.n	8005dec <HAL_RCC_OscConfig+0xc0>
 8005e0a:	e014      	b.n	8005e36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e0c:	f7fe fba4 	bl	8004558 <HAL_GetTick>
 8005e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e12:	e008      	b.n	8005e26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e14:	f7fe fba0 	bl	8004558 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b64      	cmp	r3, #100	@ 0x64
 8005e20:	d901      	bls.n	8005e26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e1f3      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e26:	4b51      	ldr	r3, [pc, #324]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f0      	bne.n	8005e14 <HAL_RCC_OscConfig+0xe8>
 8005e32:	e000      	b.n	8005e36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d063      	beq.n	8005f0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005e42:	4b4a      	ldr	r3, [pc, #296]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 030c 	and.w	r3, r3, #12
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00b      	beq.n	8005e66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e4e:	4b47      	ldr	r3, [pc, #284]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005e56:	2b08      	cmp	r3, #8
 8005e58:	d11c      	bne.n	8005e94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e5a:	4b44      	ldr	r3, [pc, #272]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d116      	bne.n	8005e94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e66:	4b41      	ldr	r3, [pc, #260]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d005      	beq.n	8005e7e <HAL_RCC_OscConfig+0x152>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d001      	beq.n	8005e7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e1c7      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	00db      	lsls	r3, r3, #3
 8005e8c:	4937      	ldr	r1, [pc, #220]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e92:	e03a      	b.n	8005f0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d020      	beq.n	8005ede <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e9c:	4b34      	ldr	r3, [pc, #208]	@ (8005f70 <HAL_RCC_OscConfig+0x244>)
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea2:	f7fe fb59 	bl	8004558 <HAL_GetTick>
 8005ea6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea8:	e008      	b.n	8005ebc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eaa:	f7fe fb55 	bl	8004558 <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d901      	bls.n	8005ebc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e1a8      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0302 	and.w	r3, r3, #2
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0f0      	beq.n	8005eaa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec8:	4b28      	ldr	r3, [pc, #160]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	00db      	lsls	r3, r3, #3
 8005ed6:	4925      	ldr	r1, [pc, #148]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	600b      	str	r3, [r1, #0]
 8005edc:	e015      	b.n	8005f0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ede:	4b24      	ldr	r3, [pc, #144]	@ (8005f70 <HAL_RCC_OscConfig+0x244>)
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee4:	f7fe fb38 	bl	8004558 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eec:	f7fe fb34 	bl	8004558 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e187      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005efe:	4b1b      	ldr	r3, [pc, #108]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f0      	bne.n	8005eec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0308 	and.w	r3, r3, #8
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d036      	beq.n	8005f84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d016      	beq.n	8005f4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f1e:	4b15      	ldr	r3, [pc, #84]	@ (8005f74 <HAL_RCC_OscConfig+0x248>)
 8005f20:	2201      	movs	r2, #1
 8005f22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f24:	f7fe fb18 	bl	8004558 <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f2a:	e008      	b.n	8005f3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f2c:	f7fe fb14 	bl	8004558 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d901      	bls.n	8005f3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e167      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f6c <HAL_RCC_OscConfig+0x240>)
 8005f40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d0f0      	beq.n	8005f2c <HAL_RCC_OscConfig+0x200>
 8005f4a:	e01b      	b.n	8005f84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f4c:	4b09      	ldr	r3, [pc, #36]	@ (8005f74 <HAL_RCC_OscConfig+0x248>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f52:	f7fe fb01 	bl	8004558 <HAL_GetTick>
 8005f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f58:	e00e      	b.n	8005f78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f5a:	f7fe fafd 	bl	8004558 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d907      	bls.n	8005f78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e150      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
 8005f6c:	40023800 	.word	0x40023800
 8005f70:	42470000 	.word	0x42470000
 8005f74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f78:	4b88      	ldr	r3, [pc, #544]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8005f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1ea      	bne.n	8005f5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 8097 	beq.w	80060c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f92:	2300      	movs	r3, #0
 8005f94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f96:	4b81      	ldr	r3, [pc, #516]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8005f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10f      	bne.n	8005fc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	60bb      	str	r3, [r7, #8]
 8005fa6:	4b7d      	ldr	r3, [pc, #500]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005faa:	4a7c      	ldr	r2, [pc, #496]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8005fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fb2:	4b7a      	ldr	r3, [pc, #488]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fba:	60bb      	str	r3, [r7, #8]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fc2:	4b77      	ldr	r3, [pc, #476]	@ (80061a0 <HAL_RCC_OscConfig+0x474>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d118      	bne.n	8006000 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fce:	4b74      	ldr	r3, [pc, #464]	@ (80061a0 <HAL_RCC_OscConfig+0x474>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a73      	ldr	r2, [pc, #460]	@ (80061a0 <HAL_RCC_OscConfig+0x474>)
 8005fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fda:	f7fe fabd 	bl	8004558 <HAL_GetTick>
 8005fde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fe2:	f7fe fab9 	bl	8004558 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d901      	bls.n	8005ff4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e10c      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff4:	4b6a      	ldr	r3, [pc, #424]	@ (80061a0 <HAL_RCC_OscConfig+0x474>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0f0      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d106      	bne.n	8006016 <HAL_RCC_OscConfig+0x2ea>
 8006008:	4b64      	ldr	r3, [pc, #400]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 800600a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600c:	4a63      	ldr	r2, [pc, #396]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 800600e:	f043 0301 	orr.w	r3, r3, #1
 8006012:	6713      	str	r3, [r2, #112]	@ 0x70
 8006014:	e01c      	b.n	8006050 <HAL_RCC_OscConfig+0x324>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	2b05      	cmp	r3, #5
 800601c:	d10c      	bne.n	8006038 <HAL_RCC_OscConfig+0x30c>
 800601e:	4b5f      	ldr	r3, [pc, #380]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006022:	4a5e      	ldr	r2, [pc, #376]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006024:	f043 0304 	orr.w	r3, r3, #4
 8006028:	6713      	str	r3, [r2, #112]	@ 0x70
 800602a:	4b5c      	ldr	r3, [pc, #368]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 800602c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800602e:	4a5b      	ldr	r2, [pc, #364]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006030:	f043 0301 	orr.w	r3, r3, #1
 8006034:	6713      	str	r3, [r2, #112]	@ 0x70
 8006036:	e00b      	b.n	8006050 <HAL_RCC_OscConfig+0x324>
 8006038:	4b58      	ldr	r3, [pc, #352]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 800603a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800603c:	4a57      	ldr	r2, [pc, #348]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 800603e:	f023 0301 	bic.w	r3, r3, #1
 8006042:	6713      	str	r3, [r2, #112]	@ 0x70
 8006044:	4b55      	ldr	r3, [pc, #340]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006048:	4a54      	ldr	r2, [pc, #336]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 800604a:	f023 0304 	bic.w	r3, r3, #4
 800604e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d015      	beq.n	8006084 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006058:	f7fe fa7e 	bl	8004558 <HAL_GetTick>
 800605c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800605e:	e00a      	b.n	8006076 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006060:	f7fe fa7a 	bl	8004558 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800606e:	4293      	cmp	r3, r2
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e0cb      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006076:	4b49      	ldr	r3, [pc, #292]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800607a:	f003 0302 	and.w	r3, r3, #2
 800607e:	2b00      	cmp	r3, #0
 8006080:	d0ee      	beq.n	8006060 <HAL_RCC_OscConfig+0x334>
 8006082:	e014      	b.n	80060ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006084:	f7fe fa68 	bl	8004558 <HAL_GetTick>
 8006088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800608a:	e00a      	b.n	80060a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800608c:	f7fe fa64 	bl	8004558 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800609a:	4293      	cmp	r3, r2
 800609c:	d901      	bls.n	80060a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e0b5      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060a2:	4b3e      	ldr	r3, [pc, #248]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 80060a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060a6:	f003 0302 	and.w	r3, r3, #2
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1ee      	bne.n	800608c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060ae:	7dfb      	ldrb	r3, [r7, #23]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d105      	bne.n	80060c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060b4:	4b39      	ldr	r3, [pc, #228]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 80060b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b8:	4a38      	ldr	r2, [pc, #224]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 80060ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699b      	ldr	r3, [r3, #24]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 80a1 	beq.w	800620c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060ca:	4b34      	ldr	r3, [pc, #208]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 030c 	and.w	r3, r3, #12
 80060d2:	2b08      	cmp	r3, #8
 80060d4:	d05c      	beq.n	8006190 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d141      	bne.n	8006162 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060de:	4b31      	ldr	r3, [pc, #196]	@ (80061a4 <HAL_RCC_OscConfig+0x478>)
 80060e0:	2200      	movs	r2, #0
 80060e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060e4:	f7fe fa38 	bl	8004558 <HAL_GetTick>
 80060e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ea:	e008      	b.n	80060fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ec:	f7fe fa34 	bl	8004558 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d901      	bls.n	80060fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e087      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060fe:	4b27      	ldr	r3, [pc, #156]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1f0      	bne.n	80060ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69da      	ldr	r2, [r3, #28]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	431a      	orrs	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006118:	019b      	lsls	r3, r3, #6
 800611a:	431a      	orrs	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006120:	085b      	lsrs	r3, r3, #1
 8006122:	3b01      	subs	r3, #1
 8006124:	041b      	lsls	r3, r3, #16
 8006126:	431a      	orrs	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612c:	061b      	lsls	r3, r3, #24
 800612e:	491b      	ldr	r1, [pc, #108]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006130:	4313      	orrs	r3, r2
 8006132:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006134:	4b1b      	ldr	r3, [pc, #108]	@ (80061a4 <HAL_RCC_OscConfig+0x478>)
 8006136:	2201      	movs	r2, #1
 8006138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800613a:	f7fe fa0d 	bl	8004558 <HAL_GetTick>
 800613e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006140:	e008      	b.n	8006154 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006142:	f7fe fa09 	bl	8004558 <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	2b02      	cmp	r3, #2
 800614e:	d901      	bls.n	8006154 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e05c      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006154:	4b11      	ldr	r3, [pc, #68]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d0f0      	beq.n	8006142 <HAL_RCC_OscConfig+0x416>
 8006160:	e054      	b.n	800620c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006162:	4b10      	ldr	r3, [pc, #64]	@ (80061a4 <HAL_RCC_OscConfig+0x478>)
 8006164:	2200      	movs	r2, #0
 8006166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006168:	f7fe f9f6 	bl	8004558 <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006170:	f7fe f9f2 	bl	8004558 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e045      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006182:	4b06      	ldr	r3, [pc, #24]	@ (800619c <HAL_RCC_OscConfig+0x470>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1f0      	bne.n	8006170 <HAL_RCC_OscConfig+0x444>
 800618e:	e03d      	b.n	800620c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d107      	bne.n	80061a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e038      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
 800619c:	40023800 	.word	0x40023800
 80061a0:	40007000 	.word	0x40007000
 80061a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006218 <HAL_RCC_OscConfig+0x4ec>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d028      	beq.n	8006208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d121      	bne.n	8006208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d11a      	bne.n	8006208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80061d8:	4013      	ands	r3, r2
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80061de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d111      	bne.n	8006208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ee:	085b      	lsrs	r3, r3, #1
 80061f0:	3b01      	subs	r3, #1
 80061f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d107      	bne.n	8006208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006202:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006204:	429a      	cmp	r2, r3
 8006206:	d001      	beq.n	800620c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3718      	adds	r7, #24
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	40023800 	.word	0x40023800

0800621c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d101      	bne.n	8006230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e0cc      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006230:	4b68      	ldr	r3, [pc, #416]	@ (80063d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	683a      	ldr	r2, [r7, #0]
 800623a:	429a      	cmp	r2, r3
 800623c:	d90c      	bls.n	8006258 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800623e:	4b65      	ldr	r3, [pc, #404]	@ (80063d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	b2d2      	uxtb	r2, r2
 8006244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006246:	4b63      	ldr	r3, [pc, #396]	@ (80063d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0307 	and.w	r3, r3, #7
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	429a      	cmp	r2, r3
 8006252:	d001      	beq.n	8006258 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e0b8      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d020      	beq.n	80062a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0304 	and.w	r3, r3, #4
 800626c:	2b00      	cmp	r3, #0
 800626e:	d005      	beq.n	800627c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006270:	4b59      	ldr	r3, [pc, #356]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	4a58      	ldr	r2, [pc, #352]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006276:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800627a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0308 	and.w	r3, r3, #8
 8006284:	2b00      	cmp	r3, #0
 8006286:	d005      	beq.n	8006294 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006288:	4b53      	ldr	r3, [pc, #332]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	4a52      	ldr	r2, [pc, #328]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 800628e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006292:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006294:	4b50      	ldr	r3, [pc, #320]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	494d      	ldr	r1, [pc, #308]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d044      	beq.n	800633c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d107      	bne.n	80062ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ba:	4b47      	ldr	r3, [pc, #284]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d119      	bne.n	80062fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e07f      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d003      	beq.n	80062da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062d6:	2b03      	cmp	r3, #3
 80062d8:	d107      	bne.n	80062ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062da:	4b3f      	ldr	r3, [pc, #252]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d109      	bne.n	80062fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e06f      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062ea:	4b3b      	ldr	r3, [pc, #236]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d101      	bne.n	80062fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e067      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062fa:	4b37      	ldr	r3, [pc, #220]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f023 0203 	bic.w	r2, r3, #3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	4934      	ldr	r1, [pc, #208]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006308:	4313      	orrs	r3, r2
 800630a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800630c:	f7fe f924 	bl	8004558 <HAL_GetTick>
 8006310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006312:	e00a      	b.n	800632a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006314:	f7fe f920 	bl	8004558 <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006322:	4293      	cmp	r3, r2
 8006324:	d901      	bls.n	800632a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e04f      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800632a:	4b2b      	ldr	r3, [pc, #172]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 020c 	and.w	r2, r3, #12
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	429a      	cmp	r2, r3
 800633a:	d1eb      	bne.n	8006314 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800633c:	4b25      	ldr	r3, [pc, #148]	@ (80063d4 <HAL_RCC_ClockConfig+0x1b8>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0307 	and.w	r3, r3, #7
 8006344:	683a      	ldr	r2, [r7, #0]
 8006346:	429a      	cmp	r2, r3
 8006348:	d20c      	bcs.n	8006364 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800634a:	4b22      	ldr	r3, [pc, #136]	@ (80063d4 <HAL_RCC_ClockConfig+0x1b8>)
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006352:	4b20      	ldr	r3, [pc, #128]	@ (80063d4 <HAL_RCC_ClockConfig+0x1b8>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0307 	and.w	r3, r3, #7
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	429a      	cmp	r2, r3
 800635e:	d001      	beq.n	8006364 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e032      	b.n	80063ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0304 	and.w	r3, r3, #4
 800636c:	2b00      	cmp	r3, #0
 800636e:	d008      	beq.n	8006382 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006370:	4b19      	ldr	r3, [pc, #100]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	4916      	ldr	r1, [pc, #88]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 800637e:	4313      	orrs	r3, r2
 8006380:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0308 	and.w	r3, r3, #8
 800638a:	2b00      	cmp	r3, #0
 800638c:	d009      	beq.n	80063a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800638e:	4b12      	ldr	r3, [pc, #72]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	00db      	lsls	r3, r3, #3
 800639c:	490e      	ldr	r1, [pc, #56]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 800639e:	4313      	orrs	r3, r2
 80063a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80063a2:	f000 f821 	bl	80063e8 <HAL_RCC_GetSysClockFreq>
 80063a6:	4602      	mov	r2, r0
 80063a8:	4b0b      	ldr	r3, [pc, #44]	@ (80063d8 <HAL_RCC_ClockConfig+0x1bc>)
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	091b      	lsrs	r3, r3, #4
 80063ae:	f003 030f 	and.w	r3, r3, #15
 80063b2:	490a      	ldr	r1, [pc, #40]	@ (80063dc <HAL_RCC_ClockConfig+0x1c0>)
 80063b4:	5ccb      	ldrb	r3, [r1, r3]
 80063b6:	fa22 f303 	lsr.w	r3, r2, r3
 80063ba:	4a09      	ldr	r2, [pc, #36]	@ (80063e0 <HAL_RCC_ClockConfig+0x1c4>)
 80063bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80063be:	4b09      	ldr	r3, [pc, #36]	@ (80063e4 <HAL_RCC_ClockConfig+0x1c8>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7fd fab4 	bl	8003930 <HAL_InitTick>

  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	40023c00 	.word	0x40023c00
 80063d8:	40023800 	.word	0x40023800
 80063dc:	0800f910 	.word	0x0800f910
 80063e0:	20000080 	.word	0x20000080
 80063e4:	20000098 	.word	0x20000098

080063e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063ec:	b090      	sub	sp, #64	@ 0x40
 80063ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80063f4:	2300      	movs	r3, #0
 80063f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006400:	4b59      	ldr	r3, [pc, #356]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x180>)
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f003 030c 	and.w	r3, r3, #12
 8006408:	2b08      	cmp	r3, #8
 800640a:	d00d      	beq.n	8006428 <HAL_RCC_GetSysClockFreq+0x40>
 800640c:	2b08      	cmp	r3, #8
 800640e:	f200 80a1 	bhi.w	8006554 <HAL_RCC_GetSysClockFreq+0x16c>
 8006412:	2b00      	cmp	r3, #0
 8006414:	d002      	beq.n	800641c <HAL_RCC_GetSysClockFreq+0x34>
 8006416:	2b04      	cmp	r3, #4
 8006418:	d003      	beq.n	8006422 <HAL_RCC_GetSysClockFreq+0x3a>
 800641a:	e09b      	b.n	8006554 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800641c:	4b53      	ldr	r3, [pc, #332]	@ (800656c <HAL_RCC_GetSysClockFreq+0x184>)
 800641e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006420:	e09b      	b.n	800655a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006422:	4b53      	ldr	r3, [pc, #332]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x188>)
 8006424:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006426:	e098      	b.n	800655a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006428:	4b4f      	ldr	r3, [pc, #316]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x180>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006430:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006432:	4b4d      	ldr	r3, [pc, #308]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x180>)
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d028      	beq.n	8006490 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800643e:	4b4a      	ldr	r3, [pc, #296]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x180>)
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	099b      	lsrs	r3, r3, #6
 8006444:	2200      	movs	r2, #0
 8006446:	623b      	str	r3, [r7, #32]
 8006448:	627a      	str	r2, [r7, #36]	@ 0x24
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006450:	2100      	movs	r1, #0
 8006452:	4b47      	ldr	r3, [pc, #284]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x188>)
 8006454:	fb03 f201 	mul.w	r2, r3, r1
 8006458:	2300      	movs	r3, #0
 800645a:	fb00 f303 	mul.w	r3, r0, r3
 800645e:	4413      	add	r3, r2
 8006460:	4a43      	ldr	r2, [pc, #268]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x188>)
 8006462:	fba0 1202 	umull	r1, r2, r0, r2
 8006466:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006468:	460a      	mov	r2, r1
 800646a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800646c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800646e:	4413      	add	r3, r2
 8006470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006474:	2200      	movs	r2, #0
 8006476:	61bb      	str	r3, [r7, #24]
 8006478:	61fa      	str	r2, [r7, #28]
 800647a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800647e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006482:	f7fa fc09 	bl	8000c98 <__aeabi_uldivmod>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4613      	mov	r3, r2
 800648c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800648e:	e053      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006490:	4b35      	ldr	r3, [pc, #212]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x180>)
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	099b      	lsrs	r3, r3, #6
 8006496:	2200      	movs	r2, #0
 8006498:	613b      	str	r3, [r7, #16]
 800649a:	617a      	str	r2, [r7, #20]
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80064a2:	f04f 0b00 	mov.w	fp, #0
 80064a6:	4652      	mov	r2, sl
 80064a8:	465b      	mov	r3, fp
 80064aa:	f04f 0000 	mov.w	r0, #0
 80064ae:	f04f 0100 	mov.w	r1, #0
 80064b2:	0159      	lsls	r1, r3, #5
 80064b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064b8:	0150      	lsls	r0, r2, #5
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	ebb2 080a 	subs.w	r8, r2, sl
 80064c2:	eb63 090b 	sbc.w	r9, r3, fp
 80064c6:	f04f 0200 	mov.w	r2, #0
 80064ca:	f04f 0300 	mov.w	r3, #0
 80064ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064da:	ebb2 0408 	subs.w	r4, r2, r8
 80064de:	eb63 0509 	sbc.w	r5, r3, r9
 80064e2:	f04f 0200 	mov.w	r2, #0
 80064e6:	f04f 0300 	mov.w	r3, #0
 80064ea:	00eb      	lsls	r3, r5, #3
 80064ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064f0:	00e2      	lsls	r2, r4, #3
 80064f2:	4614      	mov	r4, r2
 80064f4:	461d      	mov	r5, r3
 80064f6:	eb14 030a 	adds.w	r3, r4, sl
 80064fa:	603b      	str	r3, [r7, #0]
 80064fc:	eb45 030b 	adc.w	r3, r5, fp
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	f04f 0200 	mov.w	r2, #0
 8006506:	f04f 0300 	mov.w	r3, #0
 800650a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800650e:	4629      	mov	r1, r5
 8006510:	028b      	lsls	r3, r1, #10
 8006512:	4621      	mov	r1, r4
 8006514:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006518:	4621      	mov	r1, r4
 800651a:	028a      	lsls	r2, r1, #10
 800651c:	4610      	mov	r0, r2
 800651e:	4619      	mov	r1, r3
 8006520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006522:	2200      	movs	r2, #0
 8006524:	60bb      	str	r3, [r7, #8]
 8006526:	60fa      	str	r2, [r7, #12]
 8006528:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800652c:	f7fa fbb4 	bl	8000c98 <__aeabi_uldivmod>
 8006530:	4602      	mov	r2, r0
 8006532:	460b      	mov	r3, r1
 8006534:	4613      	mov	r3, r2
 8006536:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006538:	4b0b      	ldr	r3, [pc, #44]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x180>)
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	0c1b      	lsrs	r3, r3, #16
 800653e:	f003 0303 	and.w	r3, r3, #3
 8006542:	3301      	adds	r3, #1
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006548:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006550:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006552:	e002      	b.n	800655a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006554:	4b05      	ldr	r3, [pc, #20]	@ (800656c <HAL_RCC_GetSysClockFreq+0x184>)
 8006556:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800655a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800655c:	4618      	mov	r0, r3
 800655e:	3740      	adds	r7, #64	@ 0x40
 8006560:	46bd      	mov	sp, r7
 8006562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006566:	bf00      	nop
 8006568:	40023800 	.word	0x40023800
 800656c:	00f42400 	.word	0x00f42400
 8006570:	017d7840 	.word	0x017d7840

08006574 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006574:	b480      	push	{r7}
 8006576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006578:	4b03      	ldr	r3, [pc, #12]	@ (8006588 <HAL_RCC_GetHCLKFreq+0x14>)
 800657a:	681b      	ldr	r3, [r3, #0]
}
 800657c:	4618      	mov	r0, r3
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	20000080 	.word	0x20000080

0800658c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006590:	f7ff fff0 	bl	8006574 <HAL_RCC_GetHCLKFreq>
 8006594:	4602      	mov	r2, r0
 8006596:	4b05      	ldr	r3, [pc, #20]	@ (80065ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	0b5b      	lsrs	r3, r3, #13
 800659c:	f003 0307 	and.w	r3, r3, #7
 80065a0:	4903      	ldr	r1, [pc, #12]	@ (80065b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065a2:	5ccb      	ldrb	r3, [r1, r3]
 80065a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	40023800 	.word	0x40023800
 80065b0:	0800f920 	.word	0x0800f920

080065b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	220f      	movs	r2, #15
 80065c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065c4:	4b12      	ldr	r3, [pc, #72]	@ (8006610 <HAL_RCC_GetClockConfig+0x5c>)
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f003 0203 	and.w	r2, r3, #3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006610 <HAL_RCC_GetClockConfig+0x5c>)
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <HAL_RCC_GetClockConfig+0x5c>)
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065e8:	4b09      	ldr	r3, [pc, #36]	@ (8006610 <HAL_RCC_GetClockConfig+0x5c>)
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	08db      	lsrs	r3, r3, #3
 80065ee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80065f6:	4b07      	ldr	r3, [pc, #28]	@ (8006614 <HAL_RCC_GetClockConfig+0x60>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0207 	and.w	r2, r3, #7
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	601a      	str	r2, [r3, #0]
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	40023800 	.word	0x40023800
 8006614:	40023c00 	.word	0x40023c00

08006618 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006620:	2300      	movs	r3, #0
 8006622:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006624:	2300      	movs	r3, #0
 8006626:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b00      	cmp	r3, #0
 8006632:	d105      	bne.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800663c:	2b00      	cmp	r3, #0
 800663e:	d038      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006640:	4b68      	ldr	r3, [pc, #416]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006642:	2200      	movs	r2, #0
 8006644:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006646:	f7fd ff87 	bl	8004558 <HAL_GetTick>
 800664a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800664c:	e008      	b.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800664e:	f7fd ff83 	bl	8004558 <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d901      	bls.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e0bd      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006660:	4b61      	ldr	r3, [pc, #388]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1f0      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	019b      	lsls	r3, r3, #6
 8006676:	431a      	orrs	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	071b      	lsls	r3, r3, #28
 800667e:	495a      	ldr	r1, [pc, #360]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006680:	4313      	orrs	r3, r2
 8006682:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006686:	4b57      	ldr	r3, [pc, #348]	@ (80067e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006688:	2201      	movs	r2, #1
 800668a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800668c:	f7fd ff64 	bl	8004558 <HAL_GetTick>
 8006690:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006692:	e008      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006694:	f7fd ff60 	bl	8004558 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e09a      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066a6:	4b50      	ldr	r3, [pc, #320]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0f0      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0302 	and.w	r3, r3, #2
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 8083 	beq.w	80067c6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80066c0:	2300      	movs	r3, #0
 80066c2:	60fb      	str	r3, [r7, #12]
 80066c4:	4b48      	ldr	r3, [pc, #288]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c8:	4a47      	ldr	r2, [pc, #284]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80066d0:	4b45      	ldr	r3, [pc, #276]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80066dc:	4b43      	ldr	r3, [pc, #268]	@ (80067ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a42      	ldr	r2, [pc, #264]	@ (80067ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066e6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80066e8:	f7fd ff36 	bl	8004558 <HAL_GetTick>
 80066ec:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80066ee:	e008      	b.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066f0:	f7fd ff32 	bl	8004558 <HAL_GetTick>
 80066f4:	4602      	mov	r2, r0
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	1ad3      	subs	r3, r2, r3
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d901      	bls.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e06c      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006702:	4b3a      	ldr	r3, [pc, #232]	@ (80067ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0f0      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800670e:	4b36      	ldr	r3, [pc, #216]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006716:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d02f      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x166>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	429a      	cmp	r2, r3
 800672a:	d028      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800672c:	4b2e      	ldr	r3, [pc, #184]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800672e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006734:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006736:	4b2e      	ldr	r3, [pc, #184]	@ (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006738:	2201      	movs	r2, #1
 800673a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800673c:	4b2c      	ldr	r3, [pc, #176]	@ (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800673e:	2200      	movs	r2, #0
 8006740:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006742:	4a29      	ldr	r2, [pc, #164]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006748:	4b27      	ldr	r3, [pc, #156]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800674a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800674c:	f003 0301 	and.w	r3, r3, #1
 8006750:	2b01      	cmp	r3, #1
 8006752:	d114      	bne.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006754:	f7fd ff00 	bl	8004558 <HAL_GetTick>
 8006758:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800675a:	e00a      	b.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800675c:	f7fd fefc 	bl	8004558 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800676a:	4293      	cmp	r3, r2
 800676c:	d901      	bls.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e034      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006772:	4b1d      	ldr	r3, [pc, #116]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006776:	f003 0302 	and.w	r3, r3, #2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d0ee      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006786:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800678a:	d10d      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800678c:	4b16      	ldr	r3, [pc, #88]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800679c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067a0:	4911      	ldr	r1, [pc, #68]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067a2:	4313      	orrs	r3, r2
 80067a4:	608b      	str	r3, [r1, #8]
 80067a6:	e005      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80067a8:	4b0f      	ldr	r3, [pc, #60]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	4a0e      	ldr	r2, [pc, #56]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067ae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80067b2:	6093      	str	r3, [r2, #8]
 80067b4:	4b0c      	ldr	r3, [pc, #48]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067c0:	4909      	ldr	r1, [pc, #36]	@ (80067e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d003      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	7d1a      	ldrb	r2, [r3, #20]
 80067d6:	4b07      	ldr	r3, [pc, #28]	@ (80067f4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80067d8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3718      	adds	r7, #24
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	42470068 	.word	0x42470068
 80067e8:	40023800 	.word	0x40023800
 80067ec:	40007000 	.word	0x40007000
 80067f0:	42470e40 	.word	0x42470e40
 80067f4:	424711e0 	.word	0x424711e0

080067f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b087      	sub	sp, #28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006800:	2300      	movs	r3, #0
 8006802:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006804:	2300      	movs	r3, #0
 8006806:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006808:	2300      	movs	r3, #0
 800680a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800680c:	2300      	movs	r3, #0
 800680e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d141      	bne.n	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006816:	4b25      	ldr	r3, [pc, #148]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800681e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d006      	beq.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800682c:	d131      	bne.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800682e:	4b20      	ldr	r3, [pc, #128]	@ (80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006830:	617b      	str	r3, [r7, #20]
          break;
 8006832:	e031      	b.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006834:	4b1d      	ldr	r3, [pc, #116]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800683c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006840:	d109      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006842:	4b1a      	ldr	r3, [pc, #104]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800684c:	4a19      	ldr	r2, [pc, #100]	@ (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800684e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006852:	613b      	str	r3, [r7, #16]
 8006854:	e008      	b.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006856:	4b15      	ldr	r3, [pc, #84]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006858:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800685c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006860:	4a15      	ldr	r2, [pc, #84]	@ (80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8006862:	fbb2 f3f3 	udiv	r3, r2, r3
 8006866:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006868:	4b10      	ldr	r3, [pc, #64]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800686a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800686e:	099b      	lsrs	r3, r3, #6
 8006870:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	fb02 f303 	mul.w	r3, r2, r3
 800687a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800687c:	4b0b      	ldr	r3, [pc, #44]	@ (80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800687e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006882:	0f1b      	lsrs	r3, r3, #28
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	fbb2 f3f3 	udiv	r3, r2, r3
 800688e:	617b      	str	r3, [r7, #20]
          break;
 8006890:	e002      	b.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]
          break;
 8006896:	bf00      	nop
        }
      }
      break;
 8006898:	e000      	b.n	800689c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 800689a:	bf00      	nop
    }
  }
  return frequency;
 800689c:	697b      	ldr	r3, [r7, #20]
}
 800689e:	4618      	mov	r0, r3
 80068a0:	371c      	adds	r7, #28
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	40023800 	.word	0x40023800
 80068b0:	00bb8000 	.word	0x00bb8000
 80068b4:	017d7840 	.word	0x017d7840
 80068b8:	00f42400 	.word	0x00f42400

080068bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d101      	bne.n	80068ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e07b      	b.n	80069c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d108      	bne.n	80068e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068de:	d009      	beq.n	80068f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	61da      	str	r2, [r3, #28]
 80068e6:	e005      	b.n	80068f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d106      	bne.n	8006914 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f7fc fee4 	bl	80036dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800692a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800693c:	431a      	orrs	r2, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006946:	431a      	orrs	r2, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	431a      	orrs	r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	695b      	ldr	r3, [r3, #20]
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	431a      	orrs	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006964:	431a      	orrs	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	69db      	ldr	r3, [r3, #28]
 800696a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800696e:	431a      	orrs	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006978:	ea42 0103 	orr.w	r1, r2, r3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006980:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	430a      	orrs	r2, r1
 800698a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	699b      	ldr	r3, [r3, #24]
 8006990:	0c1b      	lsrs	r3, r3, #16
 8006992:	f003 0104 	and.w	r1, r3, #4
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699a:	f003 0210 	and.w	r2, r3, #16
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	430a      	orrs	r2, r1
 80069a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	69da      	ldr	r2, [r3, #28]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b088      	sub	sp, #32
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	60f8      	str	r0, [r7, #12]
 80069d6:	60b9      	str	r1, [r7, #8]
 80069d8:	603b      	str	r3, [r7, #0]
 80069da:	4613      	mov	r3, r2
 80069dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069de:	f7fd fdbb 	bl	8004558 <HAL_GetTick>
 80069e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80069e4:	88fb      	ldrh	r3, [r7, #6]
 80069e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d001      	beq.n	80069f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80069f4:	2302      	movs	r3, #2
 80069f6:	e12a      	b.n	8006c4e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d002      	beq.n	8006a04 <HAL_SPI_Transmit+0x36>
 80069fe:	88fb      	ldrh	r3, [r7, #6]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d101      	bne.n	8006a08 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e122      	b.n	8006c4e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d101      	bne.n	8006a16 <HAL_SPI_Transmit+0x48>
 8006a12:	2302      	movs	r3, #2
 8006a14:	e11b      	b.n	8006c4e <HAL_SPI_Transmit+0x280>
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2203      	movs	r2, #3
 8006a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	88fa      	ldrh	r2, [r7, #6]
 8006a36:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	88fa      	ldrh	r2, [r7, #6]
 8006a3c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2200      	movs	r2, #0
 8006a54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a64:	d10f      	bne.n	8006a86 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a90:	2b40      	cmp	r3, #64	@ 0x40
 8006a92:	d007      	beq.n	8006aa4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006aa2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aac:	d152      	bne.n	8006b54 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d002      	beq.n	8006abc <HAL_SPI_Transmit+0xee>
 8006ab6:	8b7b      	ldrh	r3, [r7, #26]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d145      	bne.n	8006b48 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac0:	881a      	ldrh	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006acc:	1c9a      	adds	r2, r3, #2
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ae0:	e032      	b.n	8006b48 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f003 0302 	and.w	r3, r3, #2
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d112      	bne.n	8006b16 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af4:	881a      	ldrh	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b00:	1c9a      	adds	r2, r3, #2
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006b14:	e018      	b.n	8006b48 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b16:	f7fd fd1f 	bl	8004558 <HAL_GetTick>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	683a      	ldr	r2, [r7, #0]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d803      	bhi.n	8006b2e <HAL_SPI_Transmit+0x160>
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2c:	d102      	bne.n	8006b34 <HAL_SPI_Transmit+0x166>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d109      	bne.n	8006b48 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e082      	b.n	8006c4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1c7      	bne.n	8006ae2 <HAL_SPI_Transmit+0x114>
 8006b52:	e053      	b.n	8006bfc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d002      	beq.n	8006b62 <HAL_SPI_Transmit+0x194>
 8006b5c:	8b7b      	ldrh	r3, [r7, #26]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d147      	bne.n	8006bf2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	330c      	adds	r3, #12
 8006b6c:	7812      	ldrb	r2, [r2, #0]
 8006b6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006b88:	e033      	b.n	8006bf2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d113      	bne.n	8006bc0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	330c      	adds	r3, #12
 8006ba2:	7812      	ldrb	r2, [r2, #0]
 8006ba4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006baa:	1c5a      	adds	r2, r3, #1
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	b29a      	uxth	r2, r3
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006bbe:	e018      	b.n	8006bf2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bc0:	f7fd fcca 	bl	8004558 <HAL_GetTick>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	1ad3      	subs	r3, r2, r3
 8006bca:	683a      	ldr	r2, [r7, #0]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d803      	bhi.n	8006bd8 <HAL_SPI_Transmit+0x20a>
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd6:	d102      	bne.n	8006bde <HAL_SPI_Transmit+0x210>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d109      	bne.n	8006bf2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e02d      	b.n	8006c4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1c6      	bne.n	8006b8a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bfc:	69fa      	ldr	r2, [r7, #28]
 8006bfe:	6839      	ldr	r1, [r7, #0]
 8006c00:	68f8      	ldr	r0, [r7, #12]
 8006c02:	f000 fa03 	bl	800700c <SPI_EndRxTxTransaction>
 8006c06:	4603      	mov	r3, r0
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2220      	movs	r2, #32
 8006c10:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10a      	bne.n	8006c30 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	617b      	str	r3, [r7, #20]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	617b      	str	r3, [r7, #20]
 8006c2e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d001      	beq.n	8006c4c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e000      	b.n	8006c4e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
  }
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3720      	adds	r7, #32
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
	...

08006c58 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	4613      	mov	r3, r2
 8006c64:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d001      	beq.n	8006c76 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8006c72:	2302      	movs	r3, #2
 8006c74:	e097      	b.n	8006da6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d002      	beq.n	8006c82 <HAL_SPI_Transmit_DMA+0x2a>
 8006c7c:	88fb      	ldrh	r3, [r7, #6]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d101      	bne.n	8006c86 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e08f      	b.n	8006da6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d101      	bne.n	8006c94 <HAL_SPI_Transmit_DMA+0x3c>
 8006c90:	2302      	movs	r3, #2
 8006c92:	e088      	b.n	8006da6 <HAL_SPI_Transmit_DMA+0x14e>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2203      	movs	r2, #3
 8006ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	88fa      	ldrh	r2, [r7, #6]
 8006cb4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	88fa      	ldrh	r2, [r7, #6]
 8006cba:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ce2:	d10f      	bne.n	8006d04 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cf2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d02:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d08:	4a29      	ldr	r2, [pc, #164]	@ (8006db0 <HAL_SPI_Transmit_DMA+0x158>)
 8006d0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d10:	4a28      	ldr	r2, [pc, #160]	@ (8006db4 <HAL_SPI_Transmit_DMA+0x15c>)
 8006d12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d18:	4a27      	ldr	r2, [pc, #156]	@ (8006db8 <HAL_SPI_Transmit_DMA+0x160>)
 8006d1a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d20:	2200      	movs	r2, #0
 8006d22:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	330c      	adds	r3, #12
 8006d34:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d3a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d3c:	f7fd fdcc 	bl	80048d8 <HAL_DMA_Start_IT>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00b      	beq.n	8006d5e <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d4a:	f043 0210 	orr.w	r2, r3, #16
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e023      	b.n	8006da6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d68:	2b40      	cmp	r3, #64	@ 0x40
 8006d6a:	d007      	beq.n	8006d7c <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d7a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f042 0220 	orr.w	r2, r2, #32
 8006d92:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f042 0202 	orr.w	r2, r2, #2
 8006da2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	08006ea1 	.word	0x08006ea1
 8006db4:	08006df9 	.word	0x08006df9
 8006db8:	08006ebd 	.word	0x08006ebd

08006dbc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006dc4:	bf00      	nop
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b086      	sub	sp, #24
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e04:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e06:	f7fd fba7 	bl	8004558 <HAL_GetTick>
 8006e0a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e1a:	d03b      	beq.n	8006e94 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f022 0220 	bic.w	r2, r2, #32
 8006e2a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 0202 	bic.w	r2, r2, #2
 8006e3a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	2164      	movs	r1, #100	@ 0x64
 8006e40:	6978      	ldr	r0, [r7, #20]
 8006e42:	f000 f8e3 	bl	800700c <SPI_EndRxTxTransaction>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d005      	beq.n	8006e58 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e50:	f043 0220 	orr.w	r2, r3, #32
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10a      	bne.n	8006e76 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	60fb      	str	r3, [r7, #12]
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	60fb      	str	r3, [r7, #12]
 8006e74:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d003      	beq.n	8006e94 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006e8c:	6978      	ldr	r0, [r7, #20]
 8006e8e:	f7ff ffa9 	bl	8006de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006e92:	e002      	b.n	8006e9a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006e94:	6978      	ldr	r0, [r7, #20]
 8006e96:	f7ff ff91 	bl	8006dbc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e9a:	3718      	adds	r7, #24
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eac:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f7ff ff8e 	bl	8006dd0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006eb4:	bf00      	nop
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	685a      	ldr	r2, [r3, #4]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0203 	bic.w	r2, r2, #3
 8006ed8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ede:	f043 0210 	orr.w	r2, r3, #16
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f7ff ff78 	bl	8006de4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ef4:	bf00      	nop
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b088      	sub	sp, #32
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	603b      	str	r3, [r7, #0]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f0c:	f7fd fb24 	bl	8004558 <HAL_GetTick>
 8006f10:	4602      	mov	r2, r0
 8006f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	683a      	ldr	r2, [r7, #0]
 8006f18:	4413      	add	r3, r2
 8006f1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f1c:	f7fd fb1c 	bl	8004558 <HAL_GetTick>
 8006f20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f22:	4b39      	ldr	r3, [pc, #228]	@ (8007008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	015b      	lsls	r3, r3, #5
 8006f28:	0d1b      	lsrs	r3, r3, #20
 8006f2a:	69fa      	ldr	r2, [r7, #28]
 8006f2c:	fb02 f303 	mul.w	r3, r2, r3
 8006f30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f32:	e055      	b.n	8006fe0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3a:	d051      	beq.n	8006fe0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f3c:	f7fd fb0c 	bl	8004558 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	69fa      	ldr	r2, [r7, #28]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d902      	bls.n	8006f52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d13d      	bne.n	8006fce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f6a:	d111      	bne.n	8006f90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f74:	d004      	beq.n	8006f80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f7e:	d107      	bne.n	8006f90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f98:	d10f      	bne.n	8006fba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006fb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e018      	b.n	8007000 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d102      	bne.n	8006fda <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	61fb      	str	r3, [r7, #28]
 8006fd8:	e002      	b.n	8006fe0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689a      	ldr	r2, [r3, #8]
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	4013      	ands	r3, r2
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	bf0c      	ite	eq
 8006ff0:	2301      	moveq	r3, #1
 8006ff2:	2300      	movne	r3, #0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	79fb      	ldrb	r3, [r7, #7]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d19a      	bne.n	8006f34 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3720      	adds	r7, #32
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20000080 	.word	0x20000080

0800700c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b088      	sub	sp, #32
 8007010:	af02      	add	r7, sp, #8
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	2201      	movs	r2, #1
 8007020:	2102      	movs	r1, #2
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f7ff ff6a 	bl	8006efc <SPI_WaitFlagStateUntilTimeout>
 8007028:	4603      	mov	r3, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d007      	beq.n	800703e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007032:	f043 0220 	orr.w	r2, r3, #32
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800703a:	2303      	movs	r3, #3
 800703c:	e032      	b.n	80070a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800703e:	4b1b      	ldr	r3, [pc, #108]	@ (80070ac <SPI_EndRxTxTransaction+0xa0>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a1b      	ldr	r2, [pc, #108]	@ (80070b0 <SPI_EndRxTxTransaction+0xa4>)
 8007044:	fba2 2303 	umull	r2, r3, r2, r3
 8007048:	0d5b      	lsrs	r3, r3, #21
 800704a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800704e:	fb02 f303 	mul.w	r3, r2, r3
 8007052:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800705c:	d112      	bne.n	8007084 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	2200      	movs	r2, #0
 8007066:	2180      	movs	r1, #128	@ 0x80
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f7ff ff47 	bl	8006efc <SPI_WaitFlagStateUntilTimeout>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d016      	beq.n	80070a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007078:	f043 0220 	orr.w	r2, r3, #32
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e00f      	b.n	80070a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00a      	beq.n	80070a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	3b01      	subs	r3, #1
 800708e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800709a:	2b80      	cmp	r3, #128	@ 0x80
 800709c:	d0f2      	beq.n	8007084 <SPI_EndRxTxTransaction+0x78>
 800709e:	e000      	b.n	80070a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80070a0:	bf00      	nop
  }

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3718      	adds	r7, #24
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	20000080 	.word	0x20000080
 80070b0:	165e9f81 	.word	0x165e9f81

080070b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e041      	b.n	800714a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d106      	bne.n	80070e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f839 	bl	8007152 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	3304      	adds	r3, #4
 80070f0:	4619      	mov	r1, r3
 80070f2:	4610      	mov	r0, r2
 80070f4:	f000 fae6 	bl	80076c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3708      	adds	r7, #8
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}

08007152 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800715a:	bf00      	nop
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
	...

08007168 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b01      	cmp	r3, #1
 800717a:	d001      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e044      	b.n	800720a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2202      	movs	r2, #2
 8007184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68da      	ldr	r2, [r3, #12]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f042 0201 	orr.w	r2, r2, #1
 8007196:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a1e      	ldr	r2, [pc, #120]	@ (8007218 <HAL_TIM_Base_Start_IT+0xb0>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d018      	beq.n	80071d4 <HAL_TIM_Base_Start_IT+0x6c>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071aa:	d013      	beq.n	80071d4 <HAL_TIM_Base_Start_IT+0x6c>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a1a      	ldr	r2, [pc, #104]	@ (800721c <HAL_TIM_Base_Start_IT+0xb4>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d00e      	beq.n	80071d4 <HAL_TIM_Base_Start_IT+0x6c>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a19      	ldr	r2, [pc, #100]	@ (8007220 <HAL_TIM_Base_Start_IT+0xb8>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d009      	beq.n	80071d4 <HAL_TIM_Base_Start_IT+0x6c>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a17      	ldr	r2, [pc, #92]	@ (8007224 <HAL_TIM_Base_Start_IT+0xbc>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d004      	beq.n	80071d4 <HAL_TIM_Base_Start_IT+0x6c>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a16      	ldr	r2, [pc, #88]	@ (8007228 <HAL_TIM_Base_Start_IT+0xc0>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d111      	bne.n	80071f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f003 0307 	and.w	r3, r3, #7
 80071de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2b06      	cmp	r3, #6
 80071e4:	d010      	beq.n	8007208 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f042 0201 	orr.w	r2, r2, #1
 80071f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071f6:	e007      	b.n	8007208 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f042 0201 	orr.w	r2, r2, #1
 8007206:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3714      	adds	r7, #20
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop
 8007218:	40010000 	.word	0x40010000
 800721c:	40000400 	.word	0x40000400
 8007220:	40000800 	.word	0x40000800
 8007224:	40000c00 	.word	0x40000c00
 8007228:	40014000 	.word	0x40014000

0800722c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d101      	bne.n	8007240 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e097      	b.n	8007370 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007246:	b2db      	uxtb	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d106      	bne.n	800725a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f7fc faed 	bl	8003834 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2202      	movs	r2, #2
 800725e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	6812      	ldr	r2, [r2, #0]
 800726c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007270:	f023 0307 	bic.w	r3, r3, #7
 8007274:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	3304      	adds	r3, #4
 800727e:	4619      	mov	r1, r3
 8007280:	4610      	mov	r0, r2
 8007282:	f000 fa1f 	bl	80076c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	6a1b      	ldr	r3, [r3, #32]
 800729c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	697a      	ldr	r2, [r7, #20]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072ae:	f023 0303 	bic.w	r3, r3, #3
 80072b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	689a      	ldr	r2, [r3, #8]
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	021b      	lsls	r3, r3, #8
 80072be:	4313      	orrs	r3, r2
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80072cc:	f023 030c 	bic.w	r3, r3, #12
 80072d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80072d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	68da      	ldr	r2, [r3, #12]
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	021b      	lsls	r3, r3, #8
 80072e8:	4313      	orrs	r3, r2
 80072ea:	693a      	ldr	r2, [r7, #16]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	011a      	lsls	r2, r3, #4
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	6a1b      	ldr	r3, [r3, #32]
 80072fa:	031b      	lsls	r3, r3, #12
 80072fc:	4313      	orrs	r3, r2
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	4313      	orrs	r3, r2
 8007302:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800730a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007312:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685a      	ldr	r2, [r3, #4]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	695b      	ldr	r3, [r3, #20]
 800731c:	011b      	lsls	r3, r3, #4
 800731e:	4313      	orrs	r3, r2
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	4313      	orrs	r3, r2
 8007324:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2201      	movs	r2, #1
 800734a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3718      	adds	r7, #24
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007388:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007390:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007398:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80073a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d110      	bne.n	80073ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80073a8:	7bfb      	ldrb	r3, [r7, #15]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d102      	bne.n	80073b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80073ae:	7b7b      	ldrb	r3, [r7, #13]
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d001      	beq.n	80073b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e069      	b.n	800748c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2202      	movs	r2, #2
 80073bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2202      	movs	r2, #2
 80073c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073c8:	e031      	b.n	800742e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b04      	cmp	r3, #4
 80073ce:	d110      	bne.n	80073f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80073d0:	7bbb      	ldrb	r3, [r7, #14]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d102      	bne.n	80073dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80073d6:	7b3b      	ldrb	r3, [r7, #12]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d001      	beq.n	80073e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e055      	b.n	800748c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073f0:	e01d      	b.n	800742e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d108      	bne.n	800740a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80073f8:	7bbb      	ldrb	r3, [r7, #14]
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d105      	bne.n	800740a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80073fe:	7b7b      	ldrb	r3, [r7, #13]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d102      	bne.n	800740a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007404:	7b3b      	ldrb	r3, [r7, #12]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d001      	beq.n	800740e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e03e      	b.n	800748c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2202      	movs	r2, #2
 8007412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2202      	movs	r2, #2
 800741a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2202      	movs	r2, #2
 8007422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2202      	movs	r2, #2
 800742a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d003      	beq.n	800743c <HAL_TIM_Encoder_Start+0xc4>
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b04      	cmp	r3, #4
 8007438:	d008      	beq.n	800744c <HAL_TIM_Encoder_Start+0xd4>
 800743a:	e00f      	b.n	800745c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2201      	movs	r2, #1
 8007442:	2100      	movs	r1, #0
 8007444:	4618      	mov	r0, r3
 8007446:	f000 f9c3 	bl	80077d0 <TIM_CCxChannelCmd>
      break;
 800744a:	e016      	b.n	800747a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2201      	movs	r2, #1
 8007452:	2104      	movs	r1, #4
 8007454:	4618      	mov	r0, r3
 8007456:	f000 f9bb 	bl	80077d0 <TIM_CCxChannelCmd>
      break;
 800745a:	e00e      	b.n	800747a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2201      	movs	r2, #1
 8007462:	2100      	movs	r1, #0
 8007464:	4618      	mov	r0, r3
 8007466:	f000 f9b3 	bl	80077d0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2201      	movs	r2, #1
 8007470:	2104      	movs	r1, #4
 8007472:	4618      	mov	r0, r3
 8007474:	f000 f9ac 	bl	80077d0 <TIM_CCxChannelCmd>
      break;
 8007478:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f042 0201 	orr.w	r2, r2, #1
 8007488:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3710      	adds	r7, #16
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	f003 0302 	and.w	r3, r3, #2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d020      	beq.n	80074f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d01b      	beq.n	80074f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f06f 0202 	mvn.w	r2, #2
 80074c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f003 0303 	and.w	r3, r3, #3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f8d2 	bl	8007688 <HAL_TIM_IC_CaptureCallback>
 80074e4:	e005      	b.n	80074f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f8c4 	bl	8007674 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f8d5 	bl	800769c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	f003 0304 	and.w	r3, r3, #4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d020      	beq.n	8007544 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f003 0304 	and.w	r3, r3, #4
 8007508:	2b00      	cmp	r3, #0
 800750a:	d01b      	beq.n	8007544 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f06f 0204 	mvn.w	r2, #4
 8007514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2202      	movs	r2, #2
 800751a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	699b      	ldr	r3, [r3, #24]
 8007522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f8ac 	bl	8007688 <HAL_TIM_IC_CaptureCallback>
 8007530:	e005      	b.n	800753e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 f89e 	bl	8007674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 f8af 	bl	800769c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f003 0308 	and.w	r3, r3, #8
 800754a:	2b00      	cmp	r3, #0
 800754c:	d020      	beq.n	8007590 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f003 0308 	and.w	r3, r3, #8
 8007554:	2b00      	cmp	r3, #0
 8007556:	d01b      	beq.n	8007590 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f06f 0208 	mvn.w	r2, #8
 8007560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2204      	movs	r2, #4
 8007566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	f003 0303 	and.w	r3, r3, #3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f886 	bl	8007688 <HAL_TIM_IC_CaptureCallback>
 800757c:	e005      	b.n	800758a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f878 	bl	8007674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 f889 	bl	800769c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	f003 0310 	and.w	r3, r3, #16
 8007596:	2b00      	cmp	r3, #0
 8007598:	d020      	beq.n	80075dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f003 0310 	and.w	r3, r3, #16
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d01b      	beq.n	80075dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f06f 0210 	mvn.w	r2, #16
 80075ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2208      	movs	r2, #8
 80075b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d003      	beq.n	80075ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f860 	bl	8007688 <HAL_TIM_IC_CaptureCallback>
 80075c8:	e005      	b.n	80075d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 f852 	bl	8007674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f863 	bl	800769c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00c      	beq.n	8007600 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f003 0301 	and.w	r3, r3, #1
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d007      	beq.n	8007600 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f06f 0201 	mvn.w	r2, #1
 80075f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f7fb f934 	bl	8002868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00c      	beq.n	8007624 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007610:	2b00      	cmp	r3, #0
 8007612:	d007      	beq.n	8007624 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800761c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f974 	bl	800790c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00c      	beq.n	8007648 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007634:	2b00      	cmp	r3, #0
 8007636:	d007      	beq.n	8007648 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 f834 	bl	80076b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 0320 	and.w	r3, r3, #32
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00c      	beq.n	800766c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f003 0320 	and.w	r3, r3, #32
 8007658:	2b00      	cmp	r3, #0
 800765a:	d007      	beq.n	800766c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f06f 0220 	mvn.w	r2, #32
 8007664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 f946 	bl	80078f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800766c:	bf00      	nop
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076a4:	bf00      	nop
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a37      	ldr	r2, [pc, #220]	@ (80077b4 <TIM_Base_SetConfig+0xf0>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d00f      	beq.n	80076fc <TIM_Base_SetConfig+0x38>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e2:	d00b      	beq.n	80076fc <TIM_Base_SetConfig+0x38>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a34      	ldr	r2, [pc, #208]	@ (80077b8 <TIM_Base_SetConfig+0xf4>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d007      	beq.n	80076fc <TIM_Base_SetConfig+0x38>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a33      	ldr	r2, [pc, #204]	@ (80077bc <TIM_Base_SetConfig+0xf8>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d003      	beq.n	80076fc <TIM_Base_SetConfig+0x38>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a32      	ldr	r2, [pc, #200]	@ (80077c0 <TIM_Base_SetConfig+0xfc>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d108      	bne.n	800770e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	4313      	orrs	r3, r2
 800770c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a28      	ldr	r2, [pc, #160]	@ (80077b4 <TIM_Base_SetConfig+0xf0>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d01b      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800771c:	d017      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a25      	ldr	r2, [pc, #148]	@ (80077b8 <TIM_Base_SetConfig+0xf4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d013      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a24      	ldr	r2, [pc, #144]	@ (80077bc <TIM_Base_SetConfig+0xf8>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d00f      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a23      	ldr	r2, [pc, #140]	@ (80077c0 <TIM_Base_SetConfig+0xfc>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d00b      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a22      	ldr	r2, [pc, #136]	@ (80077c4 <TIM_Base_SetConfig+0x100>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d007      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a21      	ldr	r2, [pc, #132]	@ (80077c8 <TIM_Base_SetConfig+0x104>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d003      	beq.n	800774e <TIM_Base_SetConfig+0x8a>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a20      	ldr	r2, [pc, #128]	@ (80077cc <TIM_Base_SetConfig+0x108>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d108      	bne.n	8007760 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	4313      	orrs	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	4313      	orrs	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	689a      	ldr	r2, [r3, #8]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a0c      	ldr	r2, [pc, #48]	@ (80077b4 <TIM_Base_SetConfig+0xf0>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d103      	bne.n	800778e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	691a      	ldr	r2, [r3, #16]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f043 0204 	orr.w	r2, r3, #4
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	601a      	str	r2, [r3, #0]
}
 80077a6:	bf00      	nop
 80077a8:	3714      	adds	r7, #20
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	40010000 	.word	0x40010000
 80077b8:	40000400 	.word	0x40000400
 80077bc:	40000800 	.word	0x40000800
 80077c0:	40000c00 	.word	0x40000c00
 80077c4:	40014000 	.word	0x40014000
 80077c8:	40014400 	.word	0x40014400
 80077cc:	40014800 	.word	0x40014800

080077d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b087      	sub	sp, #28
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	f003 031f 	and.w	r3, r3, #31
 80077e2:	2201      	movs	r2, #1
 80077e4:	fa02 f303 	lsl.w	r3, r2, r3
 80077e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6a1a      	ldr	r2, [r3, #32]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	43db      	mvns	r3, r3
 80077f2:	401a      	ands	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6a1a      	ldr	r2, [r3, #32]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f003 031f 	and.w	r3, r3, #31
 8007802:	6879      	ldr	r1, [r7, #4]
 8007804:	fa01 f303 	lsl.w	r3, r1, r3
 8007808:	431a      	orrs	r2, r3
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	621a      	str	r2, [r3, #32]
}
 800780e:	bf00      	nop
 8007810:	371c      	adds	r7, #28
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
	...

0800781c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800782c:	2b01      	cmp	r3, #1
 800782e:	d101      	bne.n	8007834 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007830:	2302      	movs	r3, #2
 8007832:	e050      	b.n	80078d6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2202      	movs	r2, #2
 8007840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	4313      	orrs	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68fa      	ldr	r2, [r7, #12]
 800786c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a1c      	ldr	r2, [pc, #112]	@ (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d018      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007880:	d013      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a18      	ldr	r2, [pc, #96]	@ (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d00e      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a16      	ldr	r2, [pc, #88]	@ (80078ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d009      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a15      	ldr	r2, [pc, #84]	@ (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d004      	beq.n	80078aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a13      	ldr	r2, [pc, #76]	@ (80078f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d10c      	bne.n	80078c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	68ba      	ldr	r2, [r7, #8]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3714      	adds	r7, #20
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop
 80078e4:	40010000 	.word	0x40010000
 80078e8:	40000400 	.word	0x40000400
 80078ec:	40000800 	.word	0x40000800
 80078f0:	40000c00 	.word	0x40000c00
 80078f4:	40014000 	.word	0x40014000

080078f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007900:	bf00      	nop
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007914:	bf00      	nop
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <__NVIC_SetPriority>:
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	4603      	mov	r3, r0
 8007928:	6039      	str	r1, [r7, #0]
 800792a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800792c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007930:	2b00      	cmp	r3, #0
 8007932:	db0a      	blt.n	800794a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	b2da      	uxtb	r2, r3
 8007938:	490c      	ldr	r1, [pc, #48]	@ (800796c <__NVIC_SetPriority+0x4c>)
 800793a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800793e:	0112      	lsls	r2, r2, #4
 8007940:	b2d2      	uxtb	r2, r2
 8007942:	440b      	add	r3, r1
 8007944:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007948:	e00a      	b.n	8007960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	b2da      	uxtb	r2, r3
 800794e:	4908      	ldr	r1, [pc, #32]	@ (8007970 <__NVIC_SetPriority+0x50>)
 8007950:	79fb      	ldrb	r3, [r7, #7]
 8007952:	f003 030f 	and.w	r3, r3, #15
 8007956:	3b04      	subs	r3, #4
 8007958:	0112      	lsls	r2, r2, #4
 800795a:	b2d2      	uxtb	r2, r2
 800795c:	440b      	add	r3, r1
 800795e:	761a      	strb	r2, [r3, #24]
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	e000e100 	.word	0xe000e100
 8007970:	e000ed00 	.word	0xe000ed00

08007974 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007974:	b580      	push	{r7, lr}
 8007976:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007978:	4b05      	ldr	r3, [pc, #20]	@ (8007990 <SysTick_Handler+0x1c>)
 800797a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800797c:	f001 fed0 	bl	8009720 <xTaskGetSchedulerState>
 8007980:	4603      	mov	r3, r0
 8007982:	2b01      	cmp	r3, #1
 8007984:	d001      	beq.n	800798a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007986:	f002 ff0f 	bl	800a7a8 <xPortSysTickHandler>
  }
}
 800798a:	bf00      	nop
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	e000e010 	.word	0xe000e010

08007994 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007994:	b580      	push	{r7, lr}
 8007996:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007998:	2100      	movs	r1, #0
 800799a:	f06f 0004 	mvn.w	r0, #4
 800799e:	f7ff ffbf 	bl	8007920 <__NVIC_SetPriority>
#endif
}
 80079a2:	bf00      	nop
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079ae:	f3ef 8305 	mrs	r3, IPSR
 80079b2:	603b      	str	r3, [r7, #0]
  return(result);
 80079b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d003      	beq.n	80079c2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80079ba:	f06f 0305 	mvn.w	r3, #5
 80079be:	607b      	str	r3, [r7, #4]
 80079c0:	e00c      	b.n	80079dc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80079c2:	4b0a      	ldr	r3, [pc, #40]	@ (80079ec <osKernelInitialize+0x44>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d105      	bne.n	80079d6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80079ca:	4b08      	ldr	r3, [pc, #32]	@ (80079ec <osKernelInitialize+0x44>)
 80079cc:	2201      	movs	r2, #1
 80079ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	607b      	str	r3, [r7, #4]
 80079d4:	e002      	b.n	80079dc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80079d6:	f04f 33ff 	mov.w	r3, #4294967295
 80079da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80079dc:	687b      	ldr	r3, [r7, #4]
}
 80079de:	4618      	mov	r0, r3
 80079e0:	370c      	adds	r7, #12
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	20004628 	.word	0x20004628

080079f0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079f6:	f3ef 8305 	mrs	r3, IPSR
 80079fa:	603b      	str	r3, [r7, #0]
  return(result);
 80079fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d003      	beq.n	8007a0a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007a02:	f06f 0305 	mvn.w	r3, #5
 8007a06:	607b      	str	r3, [r7, #4]
 8007a08:	e010      	b.n	8007a2c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8007a38 <osKernelStart+0x48>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d109      	bne.n	8007a26 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007a12:	f7ff ffbf 	bl	8007994 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007a16:	4b08      	ldr	r3, [pc, #32]	@ (8007a38 <osKernelStart+0x48>)
 8007a18:	2202      	movs	r2, #2
 8007a1a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007a1c:	f001 fa0c 	bl	8008e38 <vTaskStartScheduler>
      stat = osOK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	607b      	str	r3, [r7, #4]
 8007a24:	e002      	b.n	8007a2c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007a26:	f04f 33ff 	mov.w	r3, #4294967295
 8007a2a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007a2c:	687b      	ldr	r3, [r7, #4]
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3708      	adds	r7, #8
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	20004628 	.word	0x20004628

08007a3c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b08e      	sub	sp, #56	@ 0x38
 8007a40:	af04      	add	r7, sp, #16
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a4c:	f3ef 8305 	mrs	r3, IPSR
 8007a50:	617b      	str	r3, [r7, #20]
  return(result);
 8007a52:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d17e      	bne.n	8007b56 <osThreadNew+0x11a>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d07b      	beq.n	8007b56 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007a5e:	2380      	movs	r3, #128	@ 0x80
 8007a60:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007a62:	2318      	movs	r3, #24
 8007a64:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007a66:	2300      	movs	r3, #0
 8007a68:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a6e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d045      	beq.n	8007b02 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d002      	beq.n	8007a84 <osThreadNew+0x48>
        name = attr->name;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	699b      	ldr	r3, [r3, #24]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d008      	beq.n	8007aaa <osThreadNew+0x6e>
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	2b38      	cmp	r3, #56	@ 0x38
 8007a9c:	d805      	bhi.n	8007aaa <osThreadNew+0x6e>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f003 0301 	and.w	r3, r3, #1
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d001      	beq.n	8007aae <osThreadNew+0x72>
        return (NULL);
 8007aaa:	2300      	movs	r3, #0
 8007aac:	e054      	b.n	8007b58 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	089b      	lsrs	r3, r3, #2
 8007abc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00e      	beq.n	8007ae4 <osThreadNew+0xa8>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	2ba7      	cmp	r3, #167	@ 0xa7
 8007acc:	d90a      	bls.n	8007ae4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d006      	beq.n	8007ae4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	695b      	ldr	r3, [r3, #20]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d002      	beq.n	8007ae4 <osThreadNew+0xa8>
        mem = 1;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	61bb      	str	r3, [r7, #24]
 8007ae2:	e010      	b.n	8007b06 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d10c      	bne.n	8007b06 <osThreadNew+0xca>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d108      	bne.n	8007b06 <osThreadNew+0xca>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	691b      	ldr	r3, [r3, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d104      	bne.n	8007b06 <osThreadNew+0xca>
          mem = 0;
 8007afc:	2300      	movs	r3, #0
 8007afe:	61bb      	str	r3, [r7, #24]
 8007b00:	e001      	b.n	8007b06 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d110      	bne.n	8007b2e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007b14:	9202      	str	r2, [sp, #8]
 8007b16:	9301      	str	r3, [sp, #4]
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	6a3a      	ldr	r2, [r7, #32]
 8007b20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b22:	68f8      	ldr	r0, [r7, #12]
 8007b24:	f000 ff94 	bl	8008a50 <xTaskCreateStatic>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	613b      	str	r3, [r7, #16]
 8007b2c:	e013      	b.n	8007b56 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d110      	bne.n	8007b56 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	f107 0310 	add.w	r3, r7, #16
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f000 ffe2 	bl	8008b10 <xTaskCreate>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d001      	beq.n	8007b56 <osThreadNew+0x11a>
            hTask = NULL;
 8007b52:	2300      	movs	r3, #0
 8007b54:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007b56:	693b      	ldr	r3, [r7, #16]
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3728      	adds	r7, #40	@ 0x28
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4a07      	ldr	r2, [pc, #28]	@ (8007b8c <vApplicationGetIdleTaskMemory+0x2c>)
 8007b70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	4a06      	ldr	r2, [pc, #24]	@ (8007b90 <vApplicationGetIdleTaskMemory+0x30>)
 8007b76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2280      	movs	r2, #128	@ 0x80
 8007b7c:	601a      	str	r2, [r3, #0]
}
 8007b7e:	bf00      	nop
 8007b80:	3714      	adds	r7, #20
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr
 8007b8a:	bf00      	nop
 8007b8c:	2000462c 	.word	0x2000462c
 8007b90:	200046d4 	.word	0x200046d4

08007b94 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007b94:	b480      	push	{r7}
 8007b96:	b085      	sub	sp, #20
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	4a07      	ldr	r2, [pc, #28]	@ (8007bc0 <vApplicationGetTimerTaskMemory+0x2c>)
 8007ba4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	4a06      	ldr	r2, [pc, #24]	@ (8007bc4 <vApplicationGetTimerTaskMemory+0x30>)
 8007baa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007bb2:	601a      	str	r2, [r3, #0]
}
 8007bb4:	bf00      	nop
 8007bb6:	3714      	adds	r7, #20
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	200048d4 	.word	0x200048d4
 8007bc4:	2000497c 	.word	0x2000497c

08007bc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f103 0208 	add.w	r2, r3, #8
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8007be0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f103 0208 	add.w	r2, r3, #8
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f103 0208 	add.w	r2, r3, #8
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c16:	bf00      	nop
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c22:	b480      	push	{r7}
 8007c24:	b085      	sub	sp, #20
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
 8007c2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	689a      	ldr	r2, [r3, #8]
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	1c5a      	adds	r2, r3, #1
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	601a      	str	r2, [r3, #0]
}
 8007c5e:	bf00      	nop
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b085      	sub	sp, #20
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
 8007c72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c80:	d103      	bne.n	8007c8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	60fb      	str	r3, [r7, #12]
 8007c88:	e00c      	b.n	8007ca4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	3308      	adds	r3, #8
 8007c8e:	60fb      	str	r3, [r7, #12]
 8007c90:	e002      	b.n	8007c98 <vListInsert+0x2e>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	60fb      	str	r3, [r7, #12]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d2f6      	bcs.n	8007c92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	685a      	ldr	r2, [r3, #4]
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	683a      	ldr	r2, [r7, #0]
 8007cbe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	601a      	str	r2, [r3, #0]
}
 8007cd0:	bf00      	nop
 8007cd2:	3714      	adds	r7, #20
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	691b      	ldr	r3, [r3, #16]
 8007ce8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	6892      	ldr	r2, [r2, #8]
 8007cf2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	6852      	ldr	r2, [r2, #4]
 8007cfc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d103      	bne.n	8007d10 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689a      	ldr	r2, [r3, #8]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	1e5a      	subs	r2, r3, #1
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3714      	adds	r7, #20
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr

08007d30 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d10b      	bne.n	8007d5c <xQueueGenericReset+0x2c>
	__asm volatile
 8007d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d48:	f383 8811 	msr	BASEPRI, r3
 8007d4c:	f3bf 8f6f 	isb	sy
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	60bb      	str	r3, [r7, #8]
}
 8007d56:	bf00      	nop
 8007d58:	bf00      	nop
 8007d5a:	e7fd      	b.n	8007d58 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007d5c:	f002 fc94 	bl	800a688 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d68:	68f9      	ldr	r1, [r7, #12]
 8007d6a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d6c:	fb01 f303 	mul.w	r3, r1, r3
 8007d70:	441a      	add	r2, r3
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	68f9      	ldr	r1, [r7, #12]
 8007d90:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d92:	fb01 f303 	mul.w	r3, r1, r3
 8007d96:	441a      	add	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	22ff      	movs	r2, #255	@ 0xff
 8007da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	22ff      	movs	r2, #255	@ 0xff
 8007da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d114      	bne.n	8007ddc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d01a      	beq.n	8007df0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	3310      	adds	r3, #16
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f001 fad8 	bl	8009374 <xTaskRemoveFromEventList>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d012      	beq.n	8007df0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007dca:	4b0d      	ldr	r3, [pc, #52]	@ (8007e00 <xQueueGenericReset+0xd0>)
 8007dcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	f3bf 8f6f 	isb	sy
 8007dda:	e009      	b.n	8007df0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	3310      	adds	r3, #16
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7ff fef1 	bl	8007bc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	3324      	adds	r3, #36	@ 0x24
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7ff feec 	bl	8007bc8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007df0:	f002 fc7c 	bl	800a6ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007df4:	2301      	movs	r3, #1
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	e000ed04 	.word	0xe000ed04

08007e04 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b08e      	sub	sp, #56	@ 0x38
 8007e08:	af02      	add	r7, sp, #8
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
 8007e10:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10b      	bne.n	8007e30 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e1c:	f383 8811 	msr	BASEPRI, r3
 8007e20:	f3bf 8f6f 	isb	sy
 8007e24:	f3bf 8f4f 	dsb	sy
 8007e28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e2a:	bf00      	nop
 8007e2c:	bf00      	nop
 8007e2e:	e7fd      	b.n	8007e2c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10b      	bne.n	8007e4e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3a:	f383 8811 	msr	BASEPRI, r3
 8007e3e:	f3bf 8f6f 	isb	sy
 8007e42:	f3bf 8f4f 	dsb	sy
 8007e46:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e48:	bf00      	nop
 8007e4a:	bf00      	nop
 8007e4c:	e7fd      	b.n	8007e4a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <xQueueGenericCreateStatic+0x56>
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <xQueueGenericCreateStatic+0x5a>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e000      	b.n	8007e60 <xQueueGenericCreateStatic+0x5c>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10b      	bne.n	8007e7c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	623b      	str	r3, [r7, #32]
}
 8007e76:	bf00      	nop
 8007e78:	bf00      	nop
 8007e7a:	e7fd      	b.n	8007e78 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d102      	bne.n	8007e88 <xQueueGenericCreateStatic+0x84>
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <xQueueGenericCreateStatic+0x88>
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e000      	b.n	8007e8e <xQueueGenericCreateStatic+0x8a>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10b      	bne.n	8007eaa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e96:	f383 8811 	msr	BASEPRI, r3
 8007e9a:	f3bf 8f6f 	isb	sy
 8007e9e:	f3bf 8f4f 	dsb	sy
 8007ea2:	61fb      	str	r3, [r7, #28]
}
 8007ea4:	bf00      	nop
 8007ea6:	bf00      	nop
 8007ea8:	e7fd      	b.n	8007ea6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007eaa:	2350      	movs	r3, #80	@ 0x50
 8007eac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b50      	cmp	r3, #80	@ 0x50
 8007eb2:	d00b      	beq.n	8007ecc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	61bb      	str	r3, [r7, #24]
}
 8007ec6:	bf00      	nop
 8007ec8:	bf00      	nop
 8007eca:	e7fd      	b.n	8007ec8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ecc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d00d      	beq.n	8007ef4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ee0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	4613      	mov	r3, r2
 8007eea:	687a      	ldr	r2, [r7, #4]
 8007eec:	68b9      	ldr	r1, [r7, #8]
 8007eee:	68f8      	ldr	r0, [r7, #12]
 8007ef0:	f000 f840 	bl	8007f74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3730      	adds	r7, #48	@ 0x30
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}

08007efe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b08a      	sub	sp, #40	@ 0x28
 8007f02:	af02      	add	r7, sp, #8
 8007f04:	60f8      	str	r0, [r7, #12]
 8007f06:	60b9      	str	r1, [r7, #8]
 8007f08:	4613      	mov	r3, r2
 8007f0a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10b      	bne.n	8007f2a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	613b      	str	r3, [r7, #16]
}
 8007f24:	bf00      	nop
 8007f26:	bf00      	nop
 8007f28:	e7fd      	b.n	8007f26 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	fb02 f303 	mul.w	r3, r2, r3
 8007f32:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	3350      	adds	r3, #80	@ 0x50
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f002 fcc7 	bl	800a8cc <pvPortMalloc>
 8007f3e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d011      	beq.n	8007f6a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007f46:	69bb      	ldr	r3, [r7, #24]
 8007f48:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	3350      	adds	r3, #80	@ 0x50
 8007f4e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f58:	79fa      	ldrb	r2, [r7, #7]
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	697a      	ldr	r2, [r7, #20]
 8007f62:	68b9      	ldr	r1, [r7, #8]
 8007f64:	68f8      	ldr	r0, [r7, #12]
 8007f66:	f000 f805 	bl	8007f74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f6a:	69bb      	ldr	r3, [r7, #24]
	}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3720      	adds	r7, #32
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d103      	bne.n	8007f90 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	601a      	str	r2, [r3, #0]
 8007f8e:	e002      	b.n	8007f96 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	68ba      	ldr	r2, [r7, #8]
 8007fa0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007fa2:	2101      	movs	r1, #1
 8007fa4:	69b8      	ldr	r0, [r7, #24]
 8007fa6:	f7ff fec3 	bl	8007d30 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	78fa      	ldrb	r2, [r7, #3]
 8007fae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007fb2:	bf00      	nop
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b082      	sub	sp, #8
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00e      	beq.n	8007fe6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007fda:	2300      	movs	r3, #0
 8007fdc:	2200      	movs	r2, #0
 8007fde:	2100      	movs	r1, #0
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 f81d 	bl	8008020 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007fe6:	bf00      	nop
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b086      	sub	sp, #24
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008000:	79fb      	ldrb	r3, [r7, #7]
 8008002:	461a      	mov	r2, r3
 8008004:	6939      	ldr	r1, [r7, #16]
 8008006:	6978      	ldr	r0, [r7, #20]
 8008008:	f7ff ff79 	bl	8007efe <xQueueGenericCreate>
 800800c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f7ff ffd3 	bl	8007fba <prvInitialiseMutex>

		return xNewQueue;
 8008014:	68fb      	ldr	r3, [r7, #12]
	}
 8008016:	4618      	mov	r0, r3
 8008018:	3718      	adds	r7, #24
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
	...

08008020 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b08e      	sub	sp, #56	@ 0x38
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
 800802c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800802e:	2300      	movs	r3, #0
 8008030:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008038:	2b00      	cmp	r3, #0
 800803a:	d10b      	bne.n	8008054 <xQueueGenericSend+0x34>
	__asm volatile
 800803c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008040:	f383 8811 	msr	BASEPRI, r3
 8008044:	f3bf 8f6f 	isb	sy
 8008048:	f3bf 8f4f 	dsb	sy
 800804c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800804e:	bf00      	nop
 8008050:	bf00      	nop
 8008052:	e7fd      	b.n	8008050 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d103      	bne.n	8008062 <xQueueGenericSend+0x42>
 800805a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <xQueueGenericSend+0x46>
 8008062:	2301      	movs	r3, #1
 8008064:	e000      	b.n	8008068 <xQueueGenericSend+0x48>
 8008066:	2300      	movs	r3, #0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d10b      	bne.n	8008084 <xQueueGenericSend+0x64>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800807e:	bf00      	nop
 8008080:	bf00      	nop
 8008082:	e7fd      	b.n	8008080 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	2b02      	cmp	r3, #2
 8008088:	d103      	bne.n	8008092 <xQueueGenericSend+0x72>
 800808a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800808e:	2b01      	cmp	r3, #1
 8008090:	d101      	bne.n	8008096 <xQueueGenericSend+0x76>
 8008092:	2301      	movs	r3, #1
 8008094:	e000      	b.n	8008098 <xQueueGenericSend+0x78>
 8008096:	2300      	movs	r3, #0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d10b      	bne.n	80080b4 <xQueueGenericSend+0x94>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	623b      	str	r3, [r7, #32]
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	e7fd      	b.n	80080b0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080b4:	f001 fb34 	bl	8009720 <xTaskGetSchedulerState>
 80080b8:	4603      	mov	r3, r0
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d102      	bne.n	80080c4 <xQueueGenericSend+0xa4>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d101      	bne.n	80080c8 <xQueueGenericSend+0xa8>
 80080c4:	2301      	movs	r3, #1
 80080c6:	e000      	b.n	80080ca <xQueueGenericSend+0xaa>
 80080c8:	2300      	movs	r3, #0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10b      	bne.n	80080e6 <xQueueGenericSend+0xc6>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	61fb      	str	r3, [r7, #28]
}
 80080e0:	bf00      	nop
 80080e2:	bf00      	nop
 80080e4:	e7fd      	b.n	80080e2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080e6:	f002 facf 	bl	800a688 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d302      	bcc.n	80080fc <xQueueGenericSend+0xdc>
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d129      	bne.n	8008150 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080fc:	683a      	ldr	r2, [r7, #0]
 80080fe:	68b9      	ldr	r1, [r7, #8]
 8008100:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008102:	f000 fb37 	bl	8008774 <prvCopyDataToQueue>
 8008106:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810c:	2b00      	cmp	r3, #0
 800810e:	d010      	beq.n	8008132 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008112:	3324      	adds	r3, #36	@ 0x24
 8008114:	4618      	mov	r0, r3
 8008116:	f001 f92d 	bl	8009374 <xTaskRemoveFromEventList>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d013      	beq.n	8008148 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008120:	4b3f      	ldr	r3, [pc, #252]	@ (8008220 <xQueueGenericSend+0x200>)
 8008122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	e00a      	b.n	8008148 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008134:	2b00      	cmp	r3, #0
 8008136:	d007      	beq.n	8008148 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008138:	4b39      	ldr	r3, [pc, #228]	@ (8008220 <xQueueGenericSend+0x200>)
 800813a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800813e:	601a      	str	r2, [r3, #0]
 8008140:	f3bf 8f4f 	dsb	sy
 8008144:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008148:	f002 fad0 	bl	800a6ec <vPortExitCritical>
				return pdPASS;
 800814c:	2301      	movs	r3, #1
 800814e:	e063      	b.n	8008218 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d103      	bne.n	800815e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008156:	f002 fac9 	bl	800a6ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800815a:	2300      	movs	r3, #0
 800815c:	e05c      	b.n	8008218 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800815e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008160:	2b00      	cmp	r3, #0
 8008162:	d106      	bne.n	8008172 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008164:	f107 0314 	add.w	r3, r7, #20
 8008168:	4618      	mov	r0, r3
 800816a:	f001 f967 	bl	800943c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800816e:	2301      	movs	r3, #1
 8008170:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008172:	f002 fabb 	bl	800a6ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008176:	f000 fecf 	bl	8008f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800817a:	f002 fa85 	bl	800a688 <vPortEnterCritical>
 800817e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008180:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008184:	b25b      	sxtb	r3, r3
 8008186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800818a:	d103      	bne.n	8008194 <xQueueGenericSend+0x174>
 800818c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818e:	2200      	movs	r2, #0
 8008190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008196:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800819a:	b25b      	sxtb	r3, r3
 800819c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a0:	d103      	bne.n	80081aa <xQueueGenericSend+0x18a>
 80081a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a4:	2200      	movs	r2, #0
 80081a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081aa:	f002 fa9f 	bl	800a6ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081ae:	1d3a      	adds	r2, r7, #4
 80081b0:	f107 0314 	add.w	r3, r7, #20
 80081b4:	4611      	mov	r1, r2
 80081b6:	4618      	mov	r0, r3
 80081b8:	f001 f956 	bl	8009468 <xTaskCheckForTimeOut>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d124      	bne.n	800820c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80081c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081c4:	f000 fbce 	bl	8008964 <prvIsQueueFull>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d018      	beq.n	8008200 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80081ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d0:	3310      	adds	r3, #16
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	4611      	mov	r1, r2
 80081d6:	4618      	mov	r0, r3
 80081d8:	f001 f87a 	bl	80092d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80081dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081de:	f000 fb59 	bl	8008894 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80081e2:	f000 fea7 	bl	8008f34 <xTaskResumeAll>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f47f af7c 	bne.w	80080e6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80081ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008220 <xQueueGenericSend+0x200>)
 80081f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081f4:	601a      	str	r2, [r3, #0]
 80081f6:	f3bf 8f4f 	dsb	sy
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	e772      	b.n	80080e6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008200:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008202:	f000 fb47 	bl	8008894 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008206:	f000 fe95 	bl	8008f34 <xTaskResumeAll>
 800820a:	e76c      	b.n	80080e6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800820c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800820e:	f000 fb41 	bl	8008894 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008212:	f000 fe8f 	bl	8008f34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008216:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008218:	4618      	mov	r0, r3
 800821a:	3738      	adds	r7, #56	@ 0x38
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	e000ed04 	.word	0xe000ed04

08008224 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b090      	sub	sp, #64	@ 0x40
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
 8008230:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008238:	2b00      	cmp	r3, #0
 800823a:	d10b      	bne.n	8008254 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800823c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008240:	f383 8811 	msr	BASEPRI, r3
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	f3bf 8f4f 	dsb	sy
 800824c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800824e:	bf00      	nop
 8008250:	bf00      	nop
 8008252:	e7fd      	b.n	8008250 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d103      	bne.n	8008262 <xQueueGenericSendFromISR+0x3e>
 800825a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800825c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825e:	2b00      	cmp	r3, #0
 8008260:	d101      	bne.n	8008266 <xQueueGenericSendFromISR+0x42>
 8008262:	2301      	movs	r3, #1
 8008264:	e000      	b.n	8008268 <xQueueGenericSendFromISR+0x44>
 8008266:	2300      	movs	r3, #0
 8008268:	2b00      	cmp	r3, #0
 800826a:	d10b      	bne.n	8008284 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800826c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008270:	f383 8811 	msr	BASEPRI, r3
 8008274:	f3bf 8f6f 	isb	sy
 8008278:	f3bf 8f4f 	dsb	sy
 800827c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800827e:	bf00      	nop
 8008280:	bf00      	nop
 8008282:	e7fd      	b.n	8008280 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	2b02      	cmp	r3, #2
 8008288:	d103      	bne.n	8008292 <xQueueGenericSendFromISR+0x6e>
 800828a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800828c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800828e:	2b01      	cmp	r3, #1
 8008290:	d101      	bne.n	8008296 <xQueueGenericSendFromISR+0x72>
 8008292:	2301      	movs	r3, #1
 8008294:	e000      	b.n	8008298 <xQueueGenericSendFromISR+0x74>
 8008296:	2300      	movs	r3, #0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10b      	bne.n	80082b4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800829c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	623b      	str	r3, [r7, #32]
}
 80082ae:	bf00      	nop
 80082b0:	bf00      	nop
 80082b2:	e7fd      	b.n	80082b0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80082b4:	f002 fac8 	bl	800a848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80082b8:	f3ef 8211 	mrs	r2, BASEPRI
 80082bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	61fa      	str	r2, [r7, #28]
 80082ce:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80082d0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80082d2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80082d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082dc:	429a      	cmp	r2, r3
 80082de:	d302      	bcc.n	80082e6 <xQueueGenericSendFromISR+0xc2>
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d12f      	bne.n	8008346 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80082e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	68b9      	ldr	r1, [r7, #8]
 80082fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80082fc:	f000 fa3a 	bl	8008774 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008300:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008308:	d112      	bne.n	8008330 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800830a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800830c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830e:	2b00      	cmp	r3, #0
 8008310:	d016      	beq.n	8008340 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008314:	3324      	adds	r3, #36	@ 0x24
 8008316:	4618      	mov	r0, r3
 8008318:	f001 f82c 	bl	8009374 <xTaskRemoveFromEventList>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00e      	beq.n	8008340 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d00b      	beq.n	8008340 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	601a      	str	r2, [r3, #0]
 800832e:	e007      	b.n	8008340 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008330:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008334:	3301      	adds	r3, #1
 8008336:	b2db      	uxtb	r3, r3
 8008338:	b25a      	sxtb	r2, r3
 800833a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008340:	2301      	movs	r3, #1
 8008342:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008344:	e001      	b.n	800834a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008346:	2300      	movs	r3, #0
 8008348:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800834a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800834c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008354:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008358:	4618      	mov	r0, r3
 800835a:	3740      	adds	r7, #64	@ 0x40
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b08c      	sub	sp, #48	@ 0x30
 8008364:	af00      	add	r7, sp, #0
 8008366:	60f8      	str	r0, [r7, #12]
 8008368:	60b9      	str	r1, [r7, #8]
 800836a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800836c:	2300      	movs	r3, #0
 800836e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10b      	bne.n	8008392 <xQueueReceive+0x32>
	__asm volatile
 800837a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837e:	f383 8811 	msr	BASEPRI, r3
 8008382:	f3bf 8f6f 	isb	sy
 8008386:	f3bf 8f4f 	dsb	sy
 800838a:	623b      	str	r3, [r7, #32]
}
 800838c:	bf00      	nop
 800838e:	bf00      	nop
 8008390:	e7fd      	b.n	800838e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d103      	bne.n	80083a0 <xQueueReceive+0x40>
 8008398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800839a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800839c:	2b00      	cmp	r3, #0
 800839e:	d101      	bne.n	80083a4 <xQueueReceive+0x44>
 80083a0:	2301      	movs	r3, #1
 80083a2:	e000      	b.n	80083a6 <xQueueReceive+0x46>
 80083a4:	2300      	movs	r3, #0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10b      	bne.n	80083c2 <xQueueReceive+0x62>
	__asm volatile
 80083aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ae:	f383 8811 	msr	BASEPRI, r3
 80083b2:	f3bf 8f6f 	isb	sy
 80083b6:	f3bf 8f4f 	dsb	sy
 80083ba:	61fb      	str	r3, [r7, #28]
}
 80083bc:	bf00      	nop
 80083be:	bf00      	nop
 80083c0:	e7fd      	b.n	80083be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083c2:	f001 f9ad 	bl	8009720 <xTaskGetSchedulerState>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d102      	bne.n	80083d2 <xQueueReceive+0x72>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d101      	bne.n	80083d6 <xQueueReceive+0x76>
 80083d2:	2301      	movs	r3, #1
 80083d4:	e000      	b.n	80083d8 <xQueueReceive+0x78>
 80083d6:	2300      	movs	r3, #0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10b      	bne.n	80083f4 <xQueueReceive+0x94>
	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e0:	f383 8811 	msr	BASEPRI, r3
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	61bb      	str	r3, [r7, #24]
}
 80083ee:	bf00      	nop
 80083f0:	bf00      	nop
 80083f2:	e7fd      	b.n	80083f0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083f4:	f002 f948 	bl	800a688 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	2b00      	cmp	r3, #0
 8008402:	d01f      	beq.n	8008444 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008404:	68b9      	ldr	r1, [r7, #8]
 8008406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008408:	f000 fa1e 	bl	8008848 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800840c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840e:	1e5a      	subs	r2, r3, #1
 8008410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008412:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00f      	beq.n	800843c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800841c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800841e:	3310      	adds	r3, #16
 8008420:	4618      	mov	r0, r3
 8008422:	f000 ffa7 	bl	8009374 <xTaskRemoveFromEventList>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d007      	beq.n	800843c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800842c:	4b3c      	ldr	r3, [pc, #240]	@ (8008520 <xQueueReceive+0x1c0>)
 800842e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008432:	601a      	str	r2, [r3, #0]
 8008434:	f3bf 8f4f 	dsb	sy
 8008438:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800843c:	f002 f956 	bl	800a6ec <vPortExitCritical>
				return pdPASS;
 8008440:	2301      	movs	r3, #1
 8008442:	e069      	b.n	8008518 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d103      	bne.n	8008452 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800844a:	f002 f94f 	bl	800a6ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800844e:	2300      	movs	r3, #0
 8008450:	e062      	b.n	8008518 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008454:	2b00      	cmp	r3, #0
 8008456:	d106      	bne.n	8008466 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008458:	f107 0310 	add.w	r3, r7, #16
 800845c:	4618      	mov	r0, r3
 800845e:	f000 ffed 	bl	800943c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008462:	2301      	movs	r3, #1
 8008464:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008466:	f002 f941 	bl	800a6ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800846a:	f000 fd55 	bl	8008f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800846e:	f002 f90b 	bl	800a688 <vPortEnterCritical>
 8008472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008474:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008478:	b25b      	sxtb	r3, r3
 800847a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800847e:	d103      	bne.n	8008488 <xQueueReceive+0x128>
 8008480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008482:	2200      	movs	r2, #0
 8008484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800848a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800848e:	b25b      	sxtb	r3, r3
 8008490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008494:	d103      	bne.n	800849e <xQueueReceive+0x13e>
 8008496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008498:	2200      	movs	r2, #0
 800849a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800849e:	f002 f925 	bl	800a6ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084a2:	1d3a      	adds	r2, r7, #4
 80084a4:	f107 0310 	add.w	r3, r7, #16
 80084a8:	4611      	mov	r1, r2
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 ffdc 	bl	8009468 <xTaskCheckForTimeOut>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d123      	bne.n	80084fe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084b8:	f000 fa3e 	bl	8008938 <prvIsQueueEmpty>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d017      	beq.n	80084f2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80084c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c4:	3324      	adds	r3, #36	@ 0x24
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	4611      	mov	r1, r2
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 ff00 	bl	80092d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80084d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084d2:	f000 f9df 	bl	8008894 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80084d6:	f000 fd2d 	bl	8008f34 <xTaskResumeAll>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d189      	bne.n	80083f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80084e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008520 <xQueueReceive+0x1c0>)
 80084e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e6:	601a      	str	r2, [r3, #0]
 80084e8:	f3bf 8f4f 	dsb	sy
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	e780      	b.n	80083f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80084f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084f4:	f000 f9ce 	bl	8008894 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084f8:	f000 fd1c 	bl	8008f34 <xTaskResumeAll>
 80084fc:	e77a      	b.n	80083f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80084fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008500:	f000 f9c8 	bl	8008894 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008504:	f000 fd16 	bl	8008f34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008508:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800850a:	f000 fa15 	bl	8008938 <prvIsQueueEmpty>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	f43f af6f 	beq.w	80083f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008516:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008518:	4618      	mov	r0, r3
 800851a:	3730      	adds	r7, #48	@ 0x30
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	e000ed04 	.word	0xe000ed04

08008524 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b08e      	sub	sp, #56	@ 0x38
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800852e:	2300      	movs	r3, #0
 8008530:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008536:	2300      	movs	r3, #0
 8008538:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800853a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10b      	bne.n	8008558 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	623b      	str	r3, [r7, #32]
}
 8008552:	bf00      	nop
 8008554:	bf00      	nop
 8008556:	e7fd      	b.n	8008554 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800855c:	2b00      	cmp	r3, #0
 800855e:	d00b      	beq.n	8008578 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	61fb      	str	r3, [r7, #28]
}
 8008572:	bf00      	nop
 8008574:	bf00      	nop
 8008576:	e7fd      	b.n	8008574 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008578:	f001 f8d2 	bl	8009720 <xTaskGetSchedulerState>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d102      	bne.n	8008588 <xQueueSemaphoreTake+0x64>
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d101      	bne.n	800858c <xQueueSemaphoreTake+0x68>
 8008588:	2301      	movs	r3, #1
 800858a:	e000      	b.n	800858e <xQueueSemaphoreTake+0x6a>
 800858c:	2300      	movs	r3, #0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d10b      	bne.n	80085aa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008596:	f383 8811 	msr	BASEPRI, r3
 800859a:	f3bf 8f6f 	isb	sy
 800859e:	f3bf 8f4f 	dsb	sy
 80085a2:	61bb      	str	r3, [r7, #24]
}
 80085a4:	bf00      	nop
 80085a6:	bf00      	nop
 80085a8:	e7fd      	b.n	80085a6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80085aa:	f002 f86d 	bl	800a688 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80085ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80085b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d024      	beq.n	8008604 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80085ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085bc:	1e5a      	subs	r2, r3, #1
 80085be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80085c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d104      	bne.n	80085d4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80085ca:	f001 fa23 	bl	8009a14 <pvTaskIncrementMutexHeldCount>
 80085ce:	4602      	mov	r2, r0
 80085d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d00f      	beq.n	80085fc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085de:	3310      	adds	r3, #16
 80085e0:	4618      	mov	r0, r3
 80085e2:	f000 fec7 	bl	8009374 <xTaskRemoveFromEventList>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d007      	beq.n	80085fc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80085ec:	4b54      	ldr	r3, [pc, #336]	@ (8008740 <xQueueSemaphoreTake+0x21c>)
 80085ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085fc:	f002 f876 	bl	800a6ec <vPortExitCritical>
				return pdPASS;
 8008600:	2301      	movs	r3, #1
 8008602:	e098      	b.n	8008736 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d112      	bne.n	8008630 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800860a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00b      	beq.n	8008628 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	617b      	str	r3, [r7, #20]
}
 8008622:	bf00      	nop
 8008624:	bf00      	nop
 8008626:	e7fd      	b.n	8008624 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008628:	f002 f860 	bl	800a6ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800862c:	2300      	movs	r3, #0
 800862e:	e082      	b.n	8008736 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008632:	2b00      	cmp	r3, #0
 8008634:	d106      	bne.n	8008644 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008636:	f107 030c 	add.w	r3, r7, #12
 800863a:	4618      	mov	r0, r3
 800863c:	f000 fefe 	bl	800943c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008640:	2301      	movs	r3, #1
 8008642:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008644:	f002 f852 	bl	800a6ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008648:	f000 fc66 	bl	8008f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800864c:	f002 f81c 	bl	800a688 <vPortEnterCritical>
 8008650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008652:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008656:	b25b      	sxtb	r3, r3
 8008658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800865c:	d103      	bne.n	8008666 <xQueueSemaphoreTake+0x142>
 800865e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008660:	2200      	movs	r2, #0
 8008662:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008668:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800866c:	b25b      	sxtb	r3, r3
 800866e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008672:	d103      	bne.n	800867c <xQueueSemaphoreTake+0x158>
 8008674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008676:	2200      	movs	r2, #0
 8008678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800867c:	f002 f836 	bl	800a6ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008680:	463a      	mov	r2, r7
 8008682:	f107 030c 	add.w	r3, r7, #12
 8008686:	4611      	mov	r1, r2
 8008688:	4618      	mov	r0, r3
 800868a:	f000 feed 	bl	8009468 <xTaskCheckForTimeOut>
 800868e:	4603      	mov	r3, r0
 8008690:	2b00      	cmp	r3, #0
 8008692:	d132      	bne.n	80086fa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008694:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008696:	f000 f94f 	bl	8008938 <prvIsQueueEmpty>
 800869a:	4603      	mov	r3, r0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d026      	beq.n	80086ee <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80086a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d109      	bne.n	80086bc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80086a8:	f001 ffee 	bl	800a688 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80086ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	4618      	mov	r0, r3
 80086b2:	f001 f853 	bl	800975c <xTaskPriorityInherit>
 80086b6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80086b8:	f002 f818 	bl	800a6ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80086bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086be:	3324      	adds	r3, #36	@ 0x24
 80086c0:	683a      	ldr	r2, [r7, #0]
 80086c2:	4611      	mov	r1, r2
 80086c4:	4618      	mov	r0, r3
 80086c6:	f000 fe03 	bl	80092d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80086ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80086cc:	f000 f8e2 	bl	8008894 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80086d0:	f000 fc30 	bl	8008f34 <xTaskResumeAll>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	f47f af67 	bne.w	80085aa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80086dc:	4b18      	ldr	r3, [pc, #96]	@ (8008740 <xQueueSemaphoreTake+0x21c>)
 80086de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	f3bf 8f4f 	dsb	sy
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	e75d      	b.n	80085aa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80086ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80086f0:	f000 f8d0 	bl	8008894 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80086f4:	f000 fc1e 	bl	8008f34 <xTaskResumeAll>
 80086f8:	e757      	b.n	80085aa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80086fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80086fc:	f000 f8ca 	bl	8008894 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008700:	f000 fc18 	bl	8008f34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008704:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008706:	f000 f917 	bl	8008938 <prvIsQueueEmpty>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	f43f af4c 	beq.w	80085aa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00d      	beq.n	8008734 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008718:	f001 ffb6 	bl	800a688 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800871c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800871e:	f000 f811 	bl	8008744 <prvGetDisinheritPriorityAfterTimeout>
 8008722:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800872a:	4618      	mov	r0, r3
 800872c:	f001 f8ee 	bl	800990c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008730:	f001 ffdc 	bl	800a6ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008734:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008736:	4618      	mov	r0, r3
 8008738:	3738      	adds	r7, #56	@ 0x38
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	e000ed04 	.word	0xe000ed04

08008744 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008750:	2b00      	cmp	r3, #0
 8008752:	d006      	beq.n	8008762 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800875e:	60fb      	str	r3, [r7, #12]
 8008760:	e001      	b.n	8008766 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008762:	2300      	movs	r3, #0
 8008764:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008766:	68fb      	ldr	r3, [r7, #12]
	}
 8008768:	4618      	mov	r0, r3
 800876a:	3714      	adds	r7, #20
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr

08008774 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008780:	2300      	movs	r3, #0
 8008782:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008788:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800878e:	2b00      	cmp	r3, #0
 8008790:	d10d      	bne.n	80087ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d14d      	bne.n	8008836 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	4618      	mov	r0, r3
 80087a0:	f001 f844 	bl	800982c <xTaskPriorityDisinherit>
 80087a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	609a      	str	r2, [r3, #8]
 80087ac:	e043      	b.n	8008836 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d119      	bne.n	80087e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	6858      	ldr	r0, [r3, #4]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087bc:	461a      	mov	r2, r3
 80087be:	68b9      	ldr	r1, [r7, #8]
 80087c0:	f003 f8df 	bl	800b982 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	685a      	ldr	r2, [r3, #4]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087cc:	441a      	add	r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d32b      	bcc.n	8008836 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	605a      	str	r2, [r3, #4]
 80087e6:	e026      	b.n	8008836 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	68d8      	ldr	r0, [r3, #12]
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f0:	461a      	mov	r2, r3
 80087f2:	68b9      	ldr	r1, [r7, #8]
 80087f4:	f003 f8c5 	bl	800b982 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	68da      	ldr	r2, [r3, #12]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008800:	425b      	negs	r3, r3
 8008802:	441a      	add	r2, r3
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	68da      	ldr	r2, [r3, #12]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	429a      	cmp	r2, r3
 8008812:	d207      	bcs.n	8008824 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	689a      	ldr	r2, [r3, #8]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800881c:	425b      	negs	r3, r3
 800881e:	441a      	add	r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2b02      	cmp	r3, #2
 8008828:	d105      	bne.n	8008836 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d002      	beq.n	8008836 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	3b01      	subs	r3, #1
 8008834:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	1c5a      	adds	r2, r3, #1
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800883e:	697b      	ldr	r3, [r7, #20]
}
 8008840:	4618      	mov	r0, r3
 8008842:	3718      	adds	r7, #24
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008856:	2b00      	cmp	r3, #0
 8008858:	d018      	beq.n	800888c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	68da      	ldr	r2, [r3, #12]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008862:	441a      	add	r2, r3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	68da      	ldr	r2, [r3, #12]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	429a      	cmp	r2, r3
 8008872:	d303      	bcc.n	800887c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	68d9      	ldr	r1, [r3, #12]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008884:	461a      	mov	r2, r3
 8008886:	6838      	ldr	r0, [r7, #0]
 8008888:	f003 f87b 	bl	800b982 <memcpy>
	}
}
 800888c:	bf00      	nop
 800888e:	3708      	adds	r7, #8
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800889c:	f001 fef4 	bl	800a688 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088a8:	e011      	b.n	80088ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d012      	beq.n	80088d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	3324      	adds	r3, #36	@ 0x24
 80088b6:	4618      	mov	r0, r3
 80088b8:	f000 fd5c 	bl	8009374 <xTaskRemoveFromEventList>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d001      	beq.n	80088c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80088c2:	f000 fe35 	bl	8009530 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80088c6:	7bfb      	ldrb	r3, [r7, #15]
 80088c8:	3b01      	subs	r3, #1
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	dce9      	bgt.n	80088aa <prvUnlockQueue+0x16>
 80088d6:	e000      	b.n	80088da <prvUnlockQueue+0x46>
					break;
 80088d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	22ff      	movs	r2, #255	@ 0xff
 80088de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80088e2:	f001 ff03 	bl	800a6ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80088e6:	f001 fecf 	bl	800a688 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80088f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80088f2:	e011      	b.n	8008918 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	691b      	ldr	r3, [r3, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d012      	beq.n	8008922 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	3310      	adds	r3, #16
 8008900:	4618      	mov	r0, r3
 8008902:	f000 fd37 	bl	8009374 <xTaskRemoveFromEventList>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800890c:	f000 fe10 	bl	8009530 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008910:	7bbb      	ldrb	r3, [r7, #14]
 8008912:	3b01      	subs	r3, #1
 8008914:	b2db      	uxtb	r3, r3
 8008916:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008918:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800891c:	2b00      	cmp	r3, #0
 800891e:	dce9      	bgt.n	80088f4 <prvUnlockQueue+0x60>
 8008920:	e000      	b.n	8008924 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008922:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	22ff      	movs	r2, #255	@ 0xff
 8008928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800892c:	f001 fede 	bl	800a6ec <vPortExitCritical>
}
 8008930:	bf00      	nop
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008940:	f001 fea2 	bl	800a688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008948:	2b00      	cmp	r3, #0
 800894a:	d102      	bne.n	8008952 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800894c:	2301      	movs	r3, #1
 800894e:	60fb      	str	r3, [r7, #12]
 8008950:	e001      	b.n	8008956 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008952:	2300      	movs	r3, #0
 8008954:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008956:	f001 fec9 	bl	800a6ec <vPortExitCritical>

	return xReturn;
 800895a:	68fb      	ldr	r3, [r7, #12]
}
 800895c:	4618      	mov	r0, r3
 800895e:	3710      	adds	r7, #16
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800896c:	f001 fe8c 	bl	800a688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008978:	429a      	cmp	r2, r3
 800897a:	d102      	bne.n	8008982 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800897c:	2301      	movs	r3, #1
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	e001      	b.n	8008986 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008982:	2300      	movs	r3, #0
 8008984:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008986:	f001 feb1 	bl	800a6ec <vPortExitCritical>

	return xReturn;
 800898a:	68fb      	ldr	r3, [r7, #12]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3710      	adds	r7, #16
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
 80089a2:	e014      	b.n	80089ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80089a4:	4a0f      	ldr	r2, [pc, #60]	@ (80089e4 <vQueueAddToRegistry+0x50>)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10b      	bne.n	80089c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80089b0:	490c      	ldr	r1, [pc, #48]	@ (80089e4 <vQueueAddToRegistry+0x50>)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	683a      	ldr	r2, [r7, #0]
 80089b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80089ba:	4a0a      	ldr	r2, [pc, #40]	@ (80089e4 <vQueueAddToRegistry+0x50>)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	00db      	lsls	r3, r3, #3
 80089c0:	4413      	add	r3, r2
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80089c6:	e006      	b.n	80089d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	3301      	adds	r3, #1
 80089cc:	60fb      	str	r3, [r7, #12]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2b07      	cmp	r3, #7
 80089d2:	d9e7      	bls.n	80089a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80089d4:	bf00      	nop
 80089d6:	bf00      	nop
 80089d8:	3714      	adds	r7, #20
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	20004d7c 	.word	0x20004d7c

080089e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b086      	sub	sp, #24
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	60b9      	str	r1, [r7, #8]
 80089f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80089f8:	f001 fe46 	bl	800a688 <vPortEnterCritical>
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a02:	b25b      	sxtb	r3, r3
 8008a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a08:	d103      	bne.n	8008a12 <vQueueWaitForMessageRestricted+0x2a>
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a18:	b25b      	sxtb	r3, r3
 8008a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a1e:	d103      	bne.n	8008a28 <vQueueWaitForMessageRestricted+0x40>
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a28:	f001 fe60 	bl	800a6ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d106      	bne.n	8008a42 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	3324      	adds	r3, #36	@ 0x24
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	68b9      	ldr	r1, [r7, #8]
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f000 fc6d 	bl	800931c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a42:	6978      	ldr	r0, [r7, #20]
 8008a44:	f7ff ff26 	bl	8008894 <prvUnlockQueue>
	}
 8008a48:	bf00      	nop
 8008a4a:	3718      	adds	r7, #24
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b08e      	sub	sp, #56	@ 0x38
 8008a54:	af04      	add	r7, sp, #16
 8008a56:	60f8      	str	r0, [r7, #12]
 8008a58:	60b9      	str	r1, [r7, #8]
 8008a5a:	607a      	str	r2, [r7, #4]
 8008a5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d10b      	bne.n	8008a7c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	623b      	str	r3, [r7, #32]
}
 8008a76:	bf00      	nop
 8008a78:	bf00      	nop
 8008a7a:	e7fd      	b.n	8008a78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d10b      	bne.n	8008a9a <xTaskCreateStatic+0x4a>
	__asm volatile
 8008a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a86:	f383 8811 	msr	BASEPRI, r3
 8008a8a:	f3bf 8f6f 	isb	sy
 8008a8e:	f3bf 8f4f 	dsb	sy
 8008a92:	61fb      	str	r3, [r7, #28]
}
 8008a94:	bf00      	nop
 8008a96:	bf00      	nop
 8008a98:	e7fd      	b.n	8008a96 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a9a:	23a8      	movs	r3, #168	@ 0xa8
 8008a9c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	2ba8      	cmp	r3, #168	@ 0xa8
 8008aa2:	d00b      	beq.n	8008abc <xTaskCreateStatic+0x6c>
	__asm volatile
 8008aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa8:	f383 8811 	msr	BASEPRI, r3
 8008aac:	f3bf 8f6f 	isb	sy
 8008ab0:	f3bf 8f4f 	dsb	sy
 8008ab4:	61bb      	str	r3, [r7, #24]
}
 8008ab6:	bf00      	nop
 8008ab8:	bf00      	nop
 8008aba:	e7fd      	b.n	8008ab8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008abc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d01e      	beq.n	8008b02 <xTaskCreateStatic+0xb2>
 8008ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d01b      	beq.n	8008b02 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008acc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ad2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008adc:	2300      	movs	r3, #0
 8008ade:	9303      	str	r3, [sp, #12]
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae2:	9302      	str	r3, [sp, #8]
 8008ae4:	f107 0314 	add.w	r3, r7, #20
 8008ae8:	9301      	str	r3, [sp, #4]
 8008aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	68b9      	ldr	r1, [r7, #8]
 8008af4:	68f8      	ldr	r0, [r7, #12]
 8008af6:	f000 f851 	bl	8008b9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008afa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008afc:	f000 f8f6 	bl	8008cec <prvAddNewTaskToReadyList>
 8008b00:	e001      	b.n	8008b06 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008b02:	2300      	movs	r3, #0
 8008b04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008b06:	697b      	ldr	r3, [r7, #20]
	}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3728      	adds	r7, #40	@ 0x28
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b08c      	sub	sp, #48	@ 0x30
 8008b14:	af04      	add	r7, sp, #16
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	603b      	str	r3, [r7, #0]
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b20:	88fb      	ldrh	r3, [r7, #6]
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4618      	mov	r0, r3
 8008b26:	f001 fed1 	bl	800a8cc <pvPortMalloc>
 8008b2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00e      	beq.n	8008b50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b32:	20a8      	movs	r0, #168	@ 0xa8
 8008b34:	f001 feca 	bl	800a8cc <pvPortMalloc>
 8008b38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d003      	beq.n	8008b48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	631a      	str	r2, [r3, #48]	@ 0x30
 8008b46:	e005      	b.n	8008b54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b48:	6978      	ldr	r0, [r7, #20]
 8008b4a:	f001 ff8d 	bl	800aa68 <vPortFree>
 8008b4e:	e001      	b.n	8008b54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b50:	2300      	movs	r3, #0
 8008b52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d017      	beq.n	8008b8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b62:	88fa      	ldrh	r2, [r7, #6]
 8008b64:	2300      	movs	r3, #0
 8008b66:	9303      	str	r3, [sp, #12]
 8008b68:	69fb      	ldr	r3, [r7, #28]
 8008b6a:	9302      	str	r3, [sp, #8]
 8008b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b6e:	9301      	str	r3, [sp, #4]
 8008b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b72:	9300      	str	r3, [sp, #0]
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	68b9      	ldr	r1, [r7, #8]
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f000 f80f 	bl	8008b9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b7e:	69f8      	ldr	r0, [r7, #28]
 8008b80:	f000 f8b4 	bl	8008cec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b84:	2301      	movs	r3, #1
 8008b86:	61bb      	str	r3, [r7, #24]
 8008b88:	e002      	b.n	8008b90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b90:	69bb      	ldr	r3, [r7, #24]
	}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3720      	adds	r7, #32
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
	...

08008b9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b088      	sub	sp, #32
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
 8008ba8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	21a5      	movs	r1, #165	@ 0xa5
 8008bb6:	f002 fe06 	bl	800b7c6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4413      	add	r3, r2
 8008bca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	f023 0307 	bic.w	r3, r3, #7
 8008bd2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	f003 0307 	and.w	r3, r3, #7
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00b      	beq.n	8008bf6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be2:	f383 8811 	msr	BASEPRI, r3
 8008be6:	f3bf 8f6f 	isb	sy
 8008bea:	f3bf 8f4f 	dsb	sy
 8008bee:	617b      	str	r3, [r7, #20]
}
 8008bf0:	bf00      	nop
 8008bf2:	bf00      	nop
 8008bf4:	e7fd      	b.n	8008bf2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d01f      	beq.n	8008c3c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	61fb      	str	r3, [r7, #28]
 8008c00:	e012      	b.n	8008c28 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008c02:	68ba      	ldr	r2, [r7, #8]
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	4413      	add	r3, r2
 8008c08:	7819      	ldrb	r1, [r3, #0]
 8008c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	4413      	add	r3, r2
 8008c10:	3334      	adds	r3, #52	@ 0x34
 8008c12:	460a      	mov	r2, r1
 8008c14:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d006      	beq.n	8008c30 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	3301      	adds	r3, #1
 8008c26:	61fb      	str	r3, [r7, #28]
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	2b0f      	cmp	r3, #15
 8008c2c:	d9e9      	bls.n	8008c02 <prvInitialiseNewTask+0x66>
 8008c2e:	e000      	b.n	8008c32 <prvInitialiseNewTask+0x96>
			{
				break;
 8008c30:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008c3a:	e003      	b.n	8008c44 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3e:	2200      	movs	r2, #0
 8008c40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c46:	2b37      	cmp	r3, #55	@ 0x37
 8008c48:	d901      	bls.n	8008c4e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c4a:	2337      	movs	r3, #55	@ 0x37
 8008c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c52:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c58:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c62:	3304      	adds	r3, #4
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7fe ffcf 	bl	8007c08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6c:	3318      	adds	r3, #24
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f7fe ffca 	bl	8007c08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c78:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c82:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c88:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c94:	2200      	movs	r2, #0
 8008c96:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9c:	3354      	adds	r3, #84	@ 0x54
 8008c9e:	224c      	movs	r2, #76	@ 0x4c
 8008ca0:	2100      	movs	r1, #0
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f002 fd8f 	bl	800b7c6 <memset>
 8008ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008caa:	4a0d      	ldr	r2, [pc, #52]	@ (8008ce0 <prvInitialiseNewTask+0x144>)
 8008cac:	659a      	str	r2, [r3, #88]	@ 0x58
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	4a0c      	ldr	r2, [pc, #48]	@ (8008ce4 <prvInitialiseNewTask+0x148>)
 8008cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8008ce8 <prvInitialiseNewTask+0x14c>)
 8008cb8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008cba:	683a      	ldr	r2, [r7, #0]
 8008cbc:	68f9      	ldr	r1, [r7, #12]
 8008cbe:	69b8      	ldr	r0, [r7, #24]
 8008cc0:	f001 fbb0 	bl	800a424 <pxPortInitialiseStack>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d002      	beq.n	8008cd6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cd6:	bf00      	nop
 8008cd8:	3720      	adds	r7, #32
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	20009010 	.word	0x20009010
 8008ce4:	20009078 	.word	0x20009078
 8008ce8:	200090e0 	.word	0x200090e0

08008cec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008cf4:	f001 fcc8 	bl	800a688 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008cf8:	4b2d      	ldr	r3, [pc, #180]	@ (8008db0 <prvAddNewTaskToReadyList+0xc4>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	4a2c      	ldr	r2, [pc, #176]	@ (8008db0 <prvAddNewTaskToReadyList+0xc4>)
 8008d00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008d02:	4b2c      	ldr	r3, [pc, #176]	@ (8008db4 <prvAddNewTaskToReadyList+0xc8>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d109      	bne.n	8008d1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008d0a:	4a2a      	ldr	r2, [pc, #168]	@ (8008db4 <prvAddNewTaskToReadyList+0xc8>)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008d10:	4b27      	ldr	r3, [pc, #156]	@ (8008db0 <prvAddNewTaskToReadyList+0xc4>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d110      	bne.n	8008d3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008d18:	f000 fc2e 	bl	8009578 <prvInitialiseTaskLists>
 8008d1c:	e00d      	b.n	8008d3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008d1e:	4b26      	ldr	r3, [pc, #152]	@ (8008db8 <prvAddNewTaskToReadyList+0xcc>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d109      	bne.n	8008d3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008d26:	4b23      	ldr	r3, [pc, #140]	@ (8008db4 <prvAddNewTaskToReadyList+0xc8>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d802      	bhi.n	8008d3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008d34:	4a1f      	ldr	r2, [pc, #124]	@ (8008db4 <prvAddNewTaskToReadyList+0xc8>)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008d3a:	4b20      	ldr	r3, [pc, #128]	@ (8008dbc <prvAddNewTaskToReadyList+0xd0>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	4a1e      	ldr	r2, [pc, #120]	@ (8008dbc <prvAddNewTaskToReadyList+0xd0>)
 8008d42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d44:	4b1d      	ldr	r3, [pc, #116]	@ (8008dbc <prvAddNewTaskToReadyList+0xd0>)
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d50:	4b1b      	ldr	r3, [pc, #108]	@ (8008dc0 <prvAddNewTaskToReadyList+0xd4>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d903      	bls.n	8008d60 <prvAddNewTaskToReadyList+0x74>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d5c:	4a18      	ldr	r2, [pc, #96]	@ (8008dc0 <prvAddNewTaskToReadyList+0xd4>)
 8008d5e:	6013      	str	r3, [r2, #0]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d64:	4613      	mov	r3, r2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	4413      	add	r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4a15      	ldr	r2, [pc, #84]	@ (8008dc4 <prvAddNewTaskToReadyList+0xd8>)
 8008d6e:	441a      	add	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	3304      	adds	r3, #4
 8008d74:	4619      	mov	r1, r3
 8008d76:	4610      	mov	r0, r2
 8008d78:	f7fe ff53 	bl	8007c22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d7c:	f001 fcb6 	bl	800a6ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d80:	4b0d      	ldr	r3, [pc, #52]	@ (8008db8 <prvAddNewTaskToReadyList+0xcc>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00e      	beq.n	8008da6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d88:	4b0a      	ldr	r3, [pc, #40]	@ (8008db4 <prvAddNewTaskToReadyList+0xc8>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d207      	bcs.n	8008da6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d96:	4b0c      	ldr	r3, [pc, #48]	@ (8008dc8 <prvAddNewTaskToReadyList+0xdc>)
 8008d98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d9c:	601a      	str	r2, [r3, #0]
 8008d9e:	f3bf 8f4f 	dsb	sy
 8008da2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008da6:	bf00      	nop
 8008da8:	3708      	adds	r7, #8
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop
 8008db0:	20005290 	.word	0x20005290
 8008db4:	20004dbc 	.word	0x20004dbc
 8008db8:	2000529c 	.word	0x2000529c
 8008dbc:	200052ac 	.word	0x200052ac
 8008dc0:	20005298 	.word	0x20005298
 8008dc4:	20004dc0 	.word	0x20004dc0
 8008dc8:	e000ed04 	.word	0xe000ed04

08008dcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d018      	beq.n	8008e10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008dde:	4b14      	ldr	r3, [pc, #80]	@ (8008e30 <vTaskDelay+0x64>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00b      	beq.n	8008dfe <vTaskDelay+0x32>
	__asm volatile
 8008de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dea:	f383 8811 	msr	BASEPRI, r3
 8008dee:	f3bf 8f6f 	isb	sy
 8008df2:	f3bf 8f4f 	dsb	sy
 8008df6:	60bb      	str	r3, [r7, #8]
}
 8008df8:	bf00      	nop
 8008dfa:	bf00      	nop
 8008dfc:	e7fd      	b.n	8008dfa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008dfe:	f000 f88b 	bl	8008f18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008e02:	2100      	movs	r1, #0
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 ff5f 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008e0a:	f000 f893 	bl	8008f34 <xTaskResumeAll>
 8008e0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d107      	bne.n	8008e26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008e16:	4b07      	ldr	r3, [pc, #28]	@ (8008e34 <vTaskDelay+0x68>)
 8008e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e1c:	601a      	str	r2, [r3, #0]
 8008e1e:	f3bf 8f4f 	dsb	sy
 8008e22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e26:	bf00      	nop
 8008e28:	3710      	adds	r7, #16
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
 8008e2e:	bf00      	nop
 8008e30:	200052b8 	.word	0x200052b8
 8008e34:	e000ed04 	.word	0xe000ed04

08008e38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b08a      	sub	sp, #40	@ 0x28
 8008e3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008e42:	2300      	movs	r3, #0
 8008e44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008e46:	463a      	mov	r2, r7
 8008e48:	1d39      	adds	r1, r7, #4
 8008e4a:	f107 0308 	add.w	r3, r7, #8
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f7fe fe86 	bl	8007b60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008e54:	6839      	ldr	r1, [r7, #0]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	68ba      	ldr	r2, [r7, #8]
 8008e5a:	9202      	str	r2, [sp, #8]
 8008e5c:	9301      	str	r3, [sp, #4]
 8008e5e:	2300      	movs	r3, #0
 8008e60:	9300      	str	r3, [sp, #0]
 8008e62:	2300      	movs	r3, #0
 8008e64:	460a      	mov	r2, r1
 8008e66:	4924      	ldr	r1, [pc, #144]	@ (8008ef8 <vTaskStartScheduler+0xc0>)
 8008e68:	4824      	ldr	r0, [pc, #144]	@ (8008efc <vTaskStartScheduler+0xc4>)
 8008e6a:	f7ff fdf1 	bl	8008a50 <xTaskCreateStatic>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	4a23      	ldr	r2, [pc, #140]	@ (8008f00 <vTaskStartScheduler+0xc8>)
 8008e72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e74:	4b22      	ldr	r3, [pc, #136]	@ (8008f00 <vTaskStartScheduler+0xc8>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d002      	beq.n	8008e82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	617b      	str	r3, [r7, #20]
 8008e80:	e001      	b.n	8008e86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e82:	2300      	movs	r3, #0
 8008e84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d102      	bne.n	8008e92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008e8c:	f000 ff70 	bl	8009d70 <xTimerCreateTimerTask>
 8008e90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	d11b      	bne.n	8008ed0 <vTaskStartScheduler+0x98>
	__asm volatile
 8008e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9c:	f383 8811 	msr	BASEPRI, r3
 8008ea0:	f3bf 8f6f 	isb	sy
 8008ea4:	f3bf 8f4f 	dsb	sy
 8008ea8:	613b      	str	r3, [r7, #16]
}
 8008eaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008eac:	4b15      	ldr	r3, [pc, #84]	@ (8008f04 <vTaskStartScheduler+0xcc>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	3354      	adds	r3, #84	@ 0x54
 8008eb2:	4a15      	ldr	r2, [pc, #84]	@ (8008f08 <vTaskStartScheduler+0xd0>)
 8008eb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008eb6:	4b15      	ldr	r3, [pc, #84]	@ (8008f0c <vTaskStartScheduler+0xd4>)
 8008eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8008ebc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008ebe:	4b14      	ldr	r3, [pc, #80]	@ (8008f10 <vTaskStartScheduler+0xd8>)
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008ec4:	4b13      	ldr	r3, [pc, #76]	@ (8008f14 <vTaskStartScheduler+0xdc>)
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008eca:	f001 fb39 	bl	800a540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008ece:	e00f      	b.n	8008ef0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed6:	d10b      	bne.n	8008ef0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008edc:	f383 8811 	msr	BASEPRI, r3
 8008ee0:	f3bf 8f6f 	isb	sy
 8008ee4:	f3bf 8f4f 	dsb	sy
 8008ee8:	60fb      	str	r3, [r7, #12]
}
 8008eea:	bf00      	nop
 8008eec:	bf00      	nop
 8008eee:	e7fd      	b.n	8008eec <vTaskStartScheduler+0xb4>
}
 8008ef0:	bf00      	nop
 8008ef2:	3718      	adds	r7, #24
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	0800f664 	.word	0x0800f664
 8008efc:	08009549 	.word	0x08009549
 8008f00:	200052b4 	.word	0x200052b4
 8008f04:	20004dbc 	.word	0x20004dbc
 8008f08:	200000b0 	.word	0x200000b0
 8008f0c:	200052b0 	.word	0x200052b0
 8008f10:	2000529c 	.word	0x2000529c
 8008f14:	20005294 	.word	0x20005294

08008f18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008f1c:	4b04      	ldr	r3, [pc, #16]	@ (8008f30 <vTaskSuspendAll+0x18>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	3301      	adds	r3, #1
 8008f22:	4a03      	ldr	r2, [pc, #12]	@ (8008f30 <vTaskSuspendAll+0x18>)
 8008f24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008f26:	bf00      	nop
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	200052b8 	.word	0x200052b8

08008f34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008f42:	4b42      	ldr	r3, [pc, #264]	@ (800904c <xTaskResumeAll+0x118>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d10b      	bne.n	8008f62 <xTaskResumeAll+0x2e>
	__asm volatile
 8008f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4e:	f383 8811 	msr	BASEPRI, r3
 8008f52:	f3bf 8f6f 	isb	sy
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	603b      	str	r3, [r7, #0]
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	e7fd      	b.n	8008f5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008f62:	f001 fb91 	bl	800a688 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008f66:	4b39      	ldr	r3, [pc, #228]	@ (800904c <xTaskResumeAll+0x118>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	4a37      	ldr	r2, [pc, #220]	@ (800904c <xTaskResumeAll+0x118>)
 8008f6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f70:	4b36      	ldr	r3, [pc, #216]	@ (800904c <xTaskResumeAll+0x118>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d162      	bne.n	800903e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008f78:	4b35      	ldr	r3, [pc, #212]	@ (8009050 <xTaskResumeAll+0x11c>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d05e      	beq.n	800903e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f80:	e02f      	b.n	8008fe2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f82:	4b34      	ldr	r3, [pc, #208]	@ (8009054 <xTaskResumeAll+0x120>)
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	3318      	adds	r3, #24
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7fe fea4 	bl	8007cdc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	3304      	adds	r3, #4
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7fe fe9f 	bl	8007cdc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8009058 <xTaskResumeAll+0x124>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d903      	bls.n	8008fb2 <xTaskResumeAll+0x7e>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fae:	4a2a      	ldr	r2, [pc, #168]	@ (8009058 <xTaskResumeAll+0x124>)
 8008fb0:	6013      	str	r3, [r2, #0]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4413      	add	r3, r2
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	4a27      	ldr	r2, [pc, #156]	@ (800905c <xTaskResumeAll+0x128>)
 8008fc0:	441a      	add	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	3304      	adds	r3, #4
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	4610      	mov	r0, r2
 8008fca:	f7fe fe2a 	bl	8007c22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fd2:	4b23      	ldr	r3, [pc, #140]	@ (8009060 <xTaskResumeAll+0x12c>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d302      	bcc.n	8008fe2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008fdc:	4b21      	ldr	r3, [pc, #132]	@ (8009064 <xTaskResumeAll+0x130>)
 8008fde:	2201      	movs	r2, #1
 8008fe0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8009054 <xTaskResumeAll+0x120>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d1cb      	bne.n	8008f82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d001      	beq.n	8008ff4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008ff0:	f000 fb66 	bl	80096c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8009068 <xTaskResumeAll+0x134>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d010      	beq.n	8009022 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009000:	f000 f846 	bl	8009090 <xTaskIncrementTick>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d002      	beq.n	8009010 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800900a:	4b16      	ldr	r3, [pc, #88]	@ (8009064 <xTaskResumeAll+0x130>)
 800900c:	2201      	movs	r2, #1
 800900e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	3b01      	subs	r3, #1
 8009014:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1f1      	bne.n	8009000 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800901c:	4b12      	ldr	r3, [pc, #72]	@ (8009068 <xTaskResumeAll+0x134>)
 800901e:	2200      	movs	r2, #0
 8009020:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009022:	4b10      	ldr	r3, [pc, #64]	@ (8009064 <xTaskResumeAll+0x130>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d009      	beq.n	800903e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800902a:	2301      	movs	r3, #1
 800902c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800902e:	4b0f      	ldr	r3, [pc, #60]	@ (800906c <xTaskResumeAll+0x138>)
 8009030:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009034:	601a      	str	r2, [r3, #0]
 8009036:	f3bf 8f4f 	dsb	sy
 800903a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800903e:	f001 fb55 	bl	800a6ec <vPortExitCritical>

	return xAlreadyYielded;
 8009042:	68bb      	ldr	r3, [r7, #8]
}
 8009044:	4618      	mov	r0, r3
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}
 800904c:	200052b8 	.word	0x200052b8
 8009050:	20005290 	.word	0x20005290
 8009054:	20005250 	.word	0x20005250
 8009058:	20005298 	.word	0x20005298
 800905c:	20004dc0 	.word	0x20004dc0
 8009060:	20004dbc 	.word	0x20004dbc
 8009064:	200052a4 	.word	0x200052a4
 8009068:	200052a0 	.word	0x200052a0
 800906c:	e000ed04 	.word	0xe000ed04

08009070 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009076:	4b05      	ldr	r3, [pc, #20]	@ (800908c <xTaskGetTickCount+0x1c>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800907c:	687b      	ldr	r3, [r7, #4]
}
 800907e:	4618      	mov	r0, r3
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop
 800908c:	20005294 	.word	0x20005294

08009090 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b086      	sub	sp, #24
 8009094:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009096:	2300      	movs	r3, #0
 8009098:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800909a:	4b4f      	ldr	r3, [pc, #316]	@ (80091d8 <xTaskIncrementTick+0x148>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f040 8090 	bne.w	80091c4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80090a4:	4b4d      	ldr	r3, [pc, #308]	@ (80091dc <xTaskIncrementTick+0x14c>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	3301      	adds	r3, #1
 80090aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80090ac:	4a4b      	ldr	r2, [pc, #300]	@ (80091dc <xTaskIncrementTick+0x14c>)
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d121      	bne.n	80090fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80090b8:	4b49      	ldr	r3, [pc, #292]	@ (80091e0 <xTaskIncrementTick+0x150>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00b      	beq.n	80090da <xTaskIncrementTick+0x4a>
	__asm volatile
 80090c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c6:	f383 8811 	msr	BASEPRI, r3
 80090ca:	f3bf 8f6f 	isb	sy
 80090ce:	f3bf 8f4f 	dsb	sy
 80090d2:	603b      	str	r3, [r7, #0]
}
 80090d4:	bf00      	nop
 80090d6:	bf00      	nop
 80090d8:	e7fd      	b.n	80090d6 <xTaskIncrementTick+0x46>
 80090da:	4b41      	ldr	r3, [pc, #260]	@ (80091e0 <xTaskIncrementTick+0x150>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	60fb      	str	r3, [r7, #12]
 80090e0:	4b40      	ldr	r3, [pc, #256]	@ (80091e4 <xTaskIncrementTick+0x154>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a3e      	ldr	r2, [pc, #248]	@ (80091e0 <xTaskIncrementTick+0x150>)
 80090e6:	6013      	str	r3, [r2, #0]
 80090e8:	4a3e      	ldr	r2, [pc, #248]	@ (80091e4 <xTaskIncrementTick+0x154>)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	6013      	str	r3, [r2, #0]
 80090ee:	4b3e      	ldr	r3, [pc, #248]	@ (80091e8 <xTaskIncrementTick+0x158>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	3301      	adds	r3, #1
 80090f4:	4a3c      	ldr	r2, [pc, #240]	@ (80091e8 <xTaskIncrementTick+0x158>)
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	f000 fae2 	bl	80096c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80090fc:	4b3b      	ldr	r3, [pc, #236]	@ (80091ec <xTaskIncrementTick+0x15c>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	693a      	ldr	r2, [r7, #16]
 8009102:	429a      	cmp	r2, r3
 8009104:	d349      	bcc.n	800919a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009106:	4b36      	ldr	r3, [pc, #216]	@ (80091e0 <xTaskIncrementTick+0x150>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d104      	bne.n	800911a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009110:	4b36      	ldr	r3, [pc, #216]	@ (80091ec <xTaskIncrementTick+0x15c>)
 8009112:	f04f 32ff 	mov.w	r2, #4294967295
 8009116:	601a      	str	r2, [r3, #0]
					break;
 8009118:	e03f      	b.n	800919a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800911a:	4b31      	ldr	r3, [pc, #196]	@ (80091e0 <xTaskIncrementTick+0x150>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800912a:	693a      	ldr	r2, [r7, #16]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	429a      	cmp	r2, r3
 8009130:	d203      	bcs.n	800913a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009132:	4a2e      	ldr	r2, [pc, #184]	@ (80091ec <xTaskIncrementTick+0x15c>)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009138:	e02f      	b.n	800919a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	3304      	adds	r3, #4
 800913e:	4618      	mov	r0, r3
 8009140:	f7fe fdcc 	bl	8007cdc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009148:	2b00      	cmp	r3, #0
 800914a:	d004      	beq.n	8009156 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	3318      	adds	r3, #24
 8009150:	4618      	mov	r0, r3
 8009152:	f7fe fdc3 	bl	8007cdc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800915a:	4b25      	ldr	r3, [pc, #148]	@ (80091f0 <xTaskIncrementTick+0x160>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	429a      	cmp	r2, r3
 8009160:	d903      	bls.n	800916a <xTaskIncrementTick+0xda>
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009166:	4a22      	ldr	r2, [pc, #136]	@ (80091f0 <xTaskIncrementTick+0x160>)
 8009168:	6013      	str	r3, [r2, #0]
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800916e:	4613      	mov	r3, r2
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	4413      	add	r3, r2
 8009174:	009b      	lsls	r3, r3, #2
 8009176:	4a1f      	ldr	r2, [pc, #124]	@ (80091f4 <xTaskIncrementTick+0x164>)
 8009178:	441a      	add	r2, r3
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	3304      	adds	r3, #4
 800917e:	4619      	mov	r1, r3
 8009180:	4610      	mov	r0, r2
 8009182:	f7fe fd4e 	bl	8007c22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800918a:	4b1b      	ldr	r3, [pc, #108]	@ (80091f8 <xTaskIncrementTick+0x168>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009190:	429a      	cmp	r2, r3
 8009192:	d3b8      	bcc.n	8009106 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009194:	2301      	movs	r3, #1
 8009196:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009198:	e7b5      	b.n	8009106 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800919a:	4b17      	ldr	r3, [pc, #92]	@ (80091f8 <xTaskIncrementTick+0x168>)
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091a0:	4914      	ldr	r1, [pc, #80]	@ (80091f4 <xTaskIncrementTick+0x164>)
 80091a2:	4613      	mov	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4413      	add	r3, r2
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	440b      	add	r3, r1
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d901      	bls.n	80091b6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80091b2:	2301      	movs	r3, #1
 80091b4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80091b6:	4b11      	ldr	r3, [pc, #68]	@ (80091fc <xTaskIncrementTick+0x16c>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d007      	beq.n	80091ce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80091be:	2301      	movs	r3, #1
 80091c0:	617b      	str	r3, [r7, #20]
 80091c2:	e004      	b.n	80091ce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80091c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009200 <xTaskIncrementTick+0x170>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	3301      	adds	r3, #1
 80091ca:	4a0d      	ldr	r2, [pc, #52]	@ (8009200 <xTaskIncrementTick+0x170>)
 80091cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80091ce:	697b      	ldr	r3, [r7, #20]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3718      	adds	r7, #24
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	200052b8 	.word	0x200052b8
 80091dc:	20005294 	.word	0x20005294
 80091e0:	20005248 	.word	0x20005248
 80091e4:	2000524c 	.word	0x2000524c
 80091e8:	200052a8 	.word	0x200052a8
 80091ec:	200052b0 	.word	0x200052b0
 80091f0:	20005298 	.word	0x20005298
 80091f4:	20004dc0 	.word	0x20004dc0
 80091f8:	20004dbc 	.word	0x20004dbc
 80091fc:	200052a4 	.word	0x200052a4
 8009200:	200052a0 	.word	0x200052a0

08009204 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800920a:	4b2b      	ldr	r3, [pc, #172]	@ (80092b8 <vTaskSwitchContext+0xb4>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d003      	beq.n	800921a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009212:	4b2a      	ldr	r3, [pc, #168]	@ (80092bc <vTaskSwitchContext+0xb8>)
 8009214:	2201      	movs	r2, #1
 8009216:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009218:	e047      	b.n	80092aa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800921a:	4b28      	ldr	r3, [pc, #160]	@ (80092bc <vTaskSwitchContext+0xb8>)
 800921c:	2200      	movs	r2, #0
 800921e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009220:	4b27      	ldr	r3, [pc, #156]	@ (80092c0 <vTaskSwitchContext+0xbc>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	e011      	b.n	800924c <vTaskSwitchContext+0x48>
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10b      	bne.n	8009246 <vTaskSwitchContext+0x42>
	__asm volatile
 800922e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009232:	f383 8811 	msr	BASEPRI, r3
 8009236:	f3bf 8f6f 	isb	sy
 800923a:	f3bf 8f4f 	dsb	sy
 800923e:	607b      	str	r3, [r7, #4]
}
 8009240:	bf00      	nop
 8009242:	bf00      	nop
 8009244:	e7fd      	b.n	8009242 <vTaskSwitchContext+0x3e>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	3b01      	subs	r3, #1
 800924a:	60fb      	str	r3, [r7, #12]
 800924c:	491d      	ldr	r1, [pc, #116]	@ (80092c4 <vTaskSwitchContext+0xc0>)
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	4613      	mov	r3, r2
 8009252:	009b      	lsls	r3, r3, #2
 8009254:	4413      	add	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	440b      	add	r3, r1
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d0e3      	beq.n	8009228 <vTaskSwitchContext+0x24>
 8009260:	68fa      	ldr	r2, [r7, #12]
 8009262:	4613      	mov	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4413      	add	r3, r2
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	4a16      	ldr	r2, [pc, #88]	@ (80092c4 <vTaskSwitchContext+0xc0>)
 800926c:	4413      	add	r3, r2
 800926e:	60bb      	str	r3, [r7, #8]
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	685a      	ldr	r2, [r3, #4]
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	605a      	str	r2, [r3, #4]
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	685a      	ldr	r2, [r3, #4]
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	3308      	adds	r3, #8
 8009282:	429a      	cmp	r2, r3
 8009284:	d104      	bne.n	8009290 <vTaskSwitchContext+0x8c>
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	685a      	ldr	r2, [r3, #4]
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	605a      	str	r2, [r3, #4]
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	68db      	ldr	r3, [r3, #12]
 8009296:	4a0c      	ldr	r2, [pc, #48]	@ (80092c8 <vTaskSwitchContext+0xc4>)
 8009298:	6013      	str	r3, [r2, #0]
 800929a:	4a09      	ldr	r2, [pc, #36]	@ (80092c0 <vTaskSwitchContext+0xbc>)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80092a0:	4b09      	ldr	r3, [pc, #36]	@ (80092c8 <vTaskSwitchContext+0xc4>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	3354      	adds	r3, #84	@ 0x54
 80092a6:	4a09      	ldr	r2, [pc, #36]	@ (80092cc <vTaskSwitchContext+0xc8>)
 80092a8:	6013      	str	r3, [r2, #0]
}
 80092aa:	bf00      	nop
 80092ac:	3714      	adds	r7, #20
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
 80092b6:	bf00      	nop
 80092b8:	200052b8 	.word	0x200052b8
 80092bc:	200052a4 	.word	0x200052a4
 80092c0:	20005298 	.word	0x20005298
 80092c4:	20004dc0 	.word	0x20004dc0
 80092c8:	20004dbc 	.word	0x20004dbc
 80092cc:	200000b0 	.word	0x200000b0

080092d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d10b      	bne.n	80092f8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80092e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e4:	f383 8811 	msr	BASEPRI, r3
 80092e8:	f3bf 8f6f 	isb	sy
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	60fb      	str	r3, [r7, #12]
}
 80092f2:	bf00      	nop
 80092f4:	bf00      	nop
 80092f6:	e7fd      	b.n	80092f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80092f8:	4b07      	ldr	r3, [pc, #28]	@ (8009318 <vTaskPlaceOnEventList+0x48>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	3318      	adds	r3, #24
 80092fe:	4619      	mov	r1, r3
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f7fe fcb2 	bl	8007c6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009306:	2101      	movs	r1, #1
 8009308:	6838      	ldr	r0, [r7, #0]
 800930a:	f000 fcdd 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
}
 800930e:	bf00      	nop
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	20004dbc 	.word	0x20004dbc

0800931c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800931c:	b580      	push	{r7, lr}
 800931e:	b086      	sub	sp, #24
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d10b      	bne.n	8009346 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800932e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009332:	f383 8811 	msr	BASEPRI, r3
 8009336:	f3bf 8f6f 	isb	sy
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	617b      	str	r3, [r7, #20]
}
 8009340:	bf00      	nop
 8009342:	bf00      	nop
 8009344:	e7fd      	b.n	8009342 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009346:	4b0a      	ldr	r3, [pc, #40]	@ (8009370 <vTaskPlaceOnEventListRestricted+0x54>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3318      	adds	r3, #24
 800934c:	4619      	mov	r1, r3
 800934e:	68f8      	ldr	r0, [r7, #12]
 8009350:	f7fe fc67 	bl	8007c22 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d002      	beq.n	8009360 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800935a:	f04f 33ff 	mov.w	r3, #4294967295
 800935e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009360:	6879      	ldr	r1, [r7, #4]
 8009362:	68b8      	ldr	r0, [r7, #8]
 8009364:	f000 fcb0 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>
	}
 8009368:	bf00      	nop
 800936a:	3718      	adds	r7, #24
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}
 8009370:	20004dbc 	.word	0x20004dbc

08009374 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b086      	sub	sp, #24
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d10b      	bne.n	80093a2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800938a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800938e:	f383 8811 	msr	BASEPRI, r3
 8009392:	f3bf 8f6f 	isb	sy
 8009396:	f3bf 8f4f 	dsb	sy
 800939a:	60fb      	str	r3, [r7, #12]
}
 800939c:	bf00      	nop
 800939e:	bf00      	nop
 80093a0:	e7fd      	b.n	800939e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	3318      	adds	r3, #24
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7fe fc98 	bl	8007cdc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009424 <xTaskRemoveFromEventList+0xb0>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d11d      	bne.n	80093f0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	3304      	adds	r3, #4
 80093b8:	4618      	mov	r0, r3
 80093ba:	f7fe fc8f 	bl	8007cdc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093c2:	4b19      	ldr	r3, [pc, #100]	@ (8009428 <xTaskRemoveFromEventList+0xb4>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d903      	bls.n	80093d2 <xTaskRemoveFromEventList+0x5e>
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ce:	4a16      	ldr	r2, [pc, #88]	@ (8009428 <xTaskRemoveFromEventList+0xb4>)
 80093d0:	6013      	str	r3, [r2, #0]
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093d6:	4613      	mov	r3, r2
 80093d8:	009b      	lsls	r3, r3, #2
 80093da:	4413      	add	r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4a13      	ldr	r2, [pc, #76]	@ (800942c <xTaskRemoveFromEventList+0xb8>)
 80093e0:	441a      	add	r2, r3
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	3304      	adds	r3, #4
 80093e6:	4619      	mov	r1, r3
 80093e8:	4610      	mov	r0, r2
 80093ea:	f7fe fc1a 	bl	8007c22 <vListInsertEnd>
 80093ee:	e005      	b.n	80093fc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	3318      	adds	r3, #24
 80093f4:	4619      	mov	r1, r3
 80093f6:	480e      	ldr	r0, [pc, #56]	@ (8009430 <xTaskRemoveFromEventList+0xbc>)
 80093f8:	f7fe fc13 	bl	8007c22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009400:	4b0c      	ldr	r3, [pc, #48]	@ (8009434 <xTaskRemoveFromEventList+0xc0>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009406:	429a      	cmp	r2, r3
 8009408:	d905      	bls.n	8009416 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800940a:	2301      	movs	r3, #1
 800940c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800940e:	4b0a      	ldr	r3, [pc, #40]	@ (8009438 <xTaskRemoveFromEventList+0xc4>)
 8009410:	2201      	movs	r2, #1
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	e001      	b.n	800941a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009416:	2300      	movs	r3, #0
 8009418:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800941a:	697b      	ldr	r3, [r7, #20]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3718      	adds	r7, #24
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}
 8009424:	200052b8 	.word	0x200052b8
 8009428:	20005298 	.word	0x20005298
 800942c:	20004dc0 	.word	0x20004dc0
 8009430:	20005250 	.word	0x20005250
 8009434:	20004dbc 	.word	0x20004dbc
 8009438:	200052a4 	.word	0x200052a4

0800943c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009444:	4b06      	ldr	r3, [pc, #24]	@ (8009460 <vTaskInternalSetTimeOutState+0x24>)
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800944c:	4b05      	ldr	r3, [pc, #20]	@ (8009464 <vTaskInternalSetTimeOutState+0x28>)
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	605a      	str	r2, [r3, #4]
}
 8009454:	bf00      	nop
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr
 8009460:	200052a8 	.word	0x200052a8
 8009464:	20005294 	.word	0x20005294

08009468 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b088      	sub	sp, #32
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d10b      	bne.n	8009490 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947c:	f383 8811 	msr	BASEPRI, r3
 8009480:	f3bf 8f6f 	isb	sy
 8009484:	f3bf 8f4f 	dsb	sy
 8009488:	613b      	str	r3, [r7, #16]
}
 800948a:	bf00      	nop
 800948c:	bf00      	nop
 800948e:	e7fd      	b.n	800948c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d10b      	bne.n	80094ae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949a:	f383 8811 	msr	BASEPRI, r3
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	f3bf 8f4f 	dsb	sy
 80094a6:	60fb      	str	r3, [r7, #12]
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	e7fd      	b.n	80094aa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80094ae:	f001 f8eb 	bl	800a688 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80094b2:	4b1d      	ldr	r3, [pc, #116]	@ (8009528 <xTaskCheckForTimeOut+0xc0>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	69ba      	ldr	r2, [r7, #24]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ca:	d102      	bne.n	80094d2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80094cc:	2300      	movs	r3, #0
 80094ce:	61fb      	str	r3, [r7, #28]
 80094d0:	e023      	b.n	800951a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	4b15      	ldr	r3, [pc, #84]	@ (800952c <xTaskCheckForTimeOut+0xc4>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	429a      	cmp	r2, r3
 80094dc:	d007      	beq.n	80094ee <xTaskCheckForTimeOut+0x86>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	69ba      	ldr	r2, [r7, #24]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d302      	bcc.n	80094ee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80094e8:	2301      	movs	r3, #1
 80094ea:	61fb      	str	r3, [r7, #28]
 80094ec:	e015      	b.n	800951a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	697a      	ldr	r2, [r7, #20]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d20b      	bcs.n	8009510 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	1ad2      	subs	r2, r2, r3
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f7ff ff99 	bl	800943c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800950a:	2300      	movs	r3, #0
 800950c:	61fb      	str	r3, [r7, #28]
 800950e:	e004      	b.n	800951a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	2200      	movs	r2, #0
 8009514:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009516:	2301      	movs	r3, #1
 8009518:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800951a:	f001 f8e7 	bl	800a6ec <vPortExitCritical>

	return xReturn;
 800951e:	69fb      	ldr	r3, [r7, #28]
}
 8009520:	4618      	mov	r0, r3
 8009522:	3720      	adds	r7, #32
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	20005294 	.word	0x20005294
 800952c:	200052a8 	.word	0x200052a8

08009530 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009530:	b480      	push	{r7}
 8009532:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009534:	4b03      	ldr	r3, [pc, #12]	@ (8009544 <vTaskMissedYield+0x14>)
 8009536:	2201      	movs	r2, #1
 8009538:	601a      	str	r2, [r3, #0]
}
 800953a:	bf00      	nop
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr
 8009544:	200052a4 	.word	0x200052a4

08009548 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009550:	f000 f852 	bl	80095f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009554:	4b06      	ldr	r3, [pc, #24]	@ (8009570 <prvIdleTask+0x28>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2b01      	cmp	r3, #1
 800955a:	d9f9      	bls.n	8009550 <prvIdleTask+0x8>
			{
				taskYIELD();
 800955c:	4b05      	ldr	r3, [pc, #20]	@ (8009574 <prvIdleTask+0x2c>)
 800955e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009562:	601a      	str	r2, [r3, #0]
 8009564:	f3bf 8f4f 	dsb	sy
 8009568:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800956c:	e7f0      	b.n	8009550 <prvIdleTask+0x8>
 800956e:	bf00      	nop
 8009570:	20004dc0 	.word	0x20004dc0
 8009574:	e000ed04 	.word	0xe000ed04

08009578 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800957e:	2300      	movs	r3, #0
 8009580:	607b      	str	r3, [r7, #4]
 8009582:	e00c      	b.n	800959e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	4613      	mov	r3, r2
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	4413      	add	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4a12      	ldr	r2, [pc, #72]	@ (80095d8 <prvInitialiseTaskLists+0x60>)
 8009590:	4413      	add	r3, r2
 8009592:	4618      	mov	r0, r3
 8009594:	f7fe fb18 	bl	8007bc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	3301      	adds	r3, #1
 800959c:	607b      	str	r3, [r7, #4]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2b37      	cmp	r3, #55	@ 0x37
 80095a2:	d9ef      	bls.n	8009584 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80095a4:	480d      	ldr	r0, [pc, #52]	@ (80095dc <prvInitialiseTaskLists+0x64>)
 80095a6:	f7fe fb0f 	bl	8007bc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80095aa:	480d      	ldr	r0, [pc, #52]	@ (80095e0 <prvInitialiseTaskLists+0x68>)
 80095ac:	f7fe fb0c 	bl	8007bc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80095b0:	480c      	ldr	r0, [pc, #48]	@ (80095e4 <prvInitialiseTaskLists+0x6c>)
 80095b2:	f7fe fb09 	bl	8007bc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80095b6:	480c      	ldr	r0, [pc, #48]	@ (80095e8 <prvInitialiseTaskLists+0x70>)
 80095b8:	f7fe fb06 	bl	8007bc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80095bc:	480b      	ldr	r0, [pc, #44]	@ (80095ec <prvInitialiseTaskLists+0x74>)
 80095be:	f7fe fb03 	bl	8007bc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80095c2:	4b0b      	ldr	r3, [pc, #44]	@ (80095f0 <prvInitialiseTaskLists+0x78>)
 80095c4:	4a05      	ldr	r2, [pc, #20]	@ (80095dc <prvInitialiseTaskLists+0x64>)
 80095c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80095c8:	4b0a      	ldr	r3, [pc, #40]	@ (80095f4 <prvInitialiseTaskLists+0x7c>)
 80095ca:	4a05      	ldr	r2, [pc, #20]	@ (80095e0 <prvInitialiseTaskLists+0x68>)
 80095cc:	601a      	str	r2, [r3, #0]
}
 80095ce:	bf00      	nop
 80095d0:	3708      	adds	r7, #8
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	20004dc0 	.word	0x20004dc0
 80095dc:	20005220 	.word	0x20005220
 80095e0:	20005234 	.word	0x20005234
 80095e4:	20005250 	.word	0x20005250
 80095e8:	20005264 	.word	0x20005264
 80095ec:	2000527c 	.word	0x2000527c
 80095f0:	20005248 	.word	0x20005248
 80095f4:	2000524c 	.word	0x2000524c

080095f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b082      	sub	sp, #8
 80095fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095fe:	e019      	b.n	8009634 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009600:	f001 f842 	bl	800a688 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009604:	4b10      	ldr	r3, [pc, #64]	@ (8009648 <prvCheckTasksWaitingTermination+0x50>)
 8009606:	68db      	ldr	r3, [r3, #12]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	3304      	adds	r3, #4
 8009610:	4618      	mov	r0, r3
 8009612:	f7fe fb63 	bl	8007cdc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009616:	4b0d      	ldr	r3, [pc, #52]	@ (800964c <prvCheckTasksWaitingTermination+0x54>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3b01      	subs	r3, #1
 800961c:	4a0b      	ldr	r2, [pc, #44]	@ (800964c <prvCheckTasksWaitingTermination+0x54>)
 800961e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009620:	4b0b      	ldr	r3, [pc, #44]	@ (8009650 <prvCheckTasksWaitingTermination+0x58>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3b01      	subs	r3, #1
 8009626:	4a0a      	ldr	r2, [pc, #40]	@ (8009650 <prvCheckTasksWaitingTermination+0x58>)
 8009628:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800962a:	f001 f85f 	bl	800a6ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 f810 	bl	8009654 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009634:	4b06      	ldr	r3, [pc, #24]	@ (8009650 <prvCheckTasksWaitingTermination+0x58>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1e1      	bne.n	8009600 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800963c:	bf00      	nop
 800963e:	bf00      	nop
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	20005264 	.word	0x20005264
 800964c:	20005290 	.word	0x20005290
 8009650:	20005278 	.word	0x20005278

08009654 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	3354      	adds	r3, #84	@ 0x54
 8009660:	4618      	mov	r0, r3
 8009662:	f002 f8cd 	bl	800b800 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800966c:	2b00      	cmp	r3, #0
 800966e:	d108      	bne.n	8009682 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009674:	4618      	mov	r0, r3
 8009676:	f001 f9f7 	bl	800aa68 <vPortFree>
				vPortFree( pxTCB );
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f001 f9f4 	bl	800aa68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009680:	e019      	b.n	80096b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009688:	2b01      	cmp	r3, #1
 800968a:	d103      	bne.n	8009694 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f001 f9eb 	bl	800aa68 <vPortFree>
	}
 8009692:	e010      	b.n	80096b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800969a:	2b02      	cmp	r3, #2
 800969c:	d00b      	beq.n	80096b6 <prvDeleteTCB+0x62>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	60fb      	str	r3, [r7, #12]
}
 80096b0:	bf00      	nop
 80096b2:	bf00      	nop
 80096b4:	e7fd      	b.n	80096b2 <prvDeleteTCB+0x5e>
	}
 80096b6:	bf00      	nop
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
	...

080096c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80096c6:	4b0c      	ldr	r3, [pc, #48]	@ (80096f8 <prvResetNextTaskUnblockTime+0x38>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d104      	bne.n	80096da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <prvResetNextTaskUnblockTime+0x3c>)
 80096d2:	f04f 32ff 	mov.w	r2, #4294967295
 80096d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80096d8:	e008      	b.n	80096ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096da:	4b07      	ldr	r3, [pc, #28]	@ (80096f8 <prvResetNextTaskUnblockTime+0x38>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	68db      	ldr	r3, [r3, #12]
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	4a04      	ldr	r2, [pc, #16]	@ (80096fc <prvResetNextTaskUnblockTime+0x3c>)
 80096ea:	6013      	str	r3, [r2, #0]
}
 80096ec:	bf00      	nop
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr
 80096f8:	20005248 	.word	0x20005248
 80096fc:	200052b0 	.word	0x200052b0

08009700 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009706:	4b05      	ldr	r3, [pc, #20]	@ (800971c <xTaskGetCurrentTaskHandle+0x1c>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800970c:	687b      	ldr	r3, [r7, #4]
	}
 800970e:	4618      	mov	r0, r3
 8009710:	370c      	adds	r7, #12
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop
 800971c:	20004dbc 	.word	0x20004dbc

08009720 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009726:	4b0b      	ldr	r3, [pc, #44]	@ (8009754 <xTaskGetSchedulerState+0x34>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d102      	bne.n	8009734 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800972e:	2301      	movs	r3, #1
 8009730:	607b      	str	r3, [r7, #4]
 8009732:	e008      	b.n	8009746 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009734:	4b08      	ldr	r3, [pc, #32]	@ (8009758 <xTaskGetSchedulerState+0x38>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d102      	bne.n	8009742 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800973c:	2302      	movs	r3, #2
 800973e:	607b      	str	r3, [r7, #4]
 8009740:	e001      	b.n	8009746 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009742:	2300      	movs	r3, #0
 8009744:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009746:	687b      	ldr	r3, [r7, #4]
	}
 8009748:	4618      	mov	r0, r3
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr
 8009754:	2000529c 	.word	0x2000529c
 8009758:	200052b8 	.word	0x200052b8

0800975c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009768:	2300      	movs	r3, #0
 800976a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d051      	beq.n	8009816 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009776:	4b2a      	ldr	r3, [pc, #168]	@ (8009820 <xTaskPriorityInherit+0xc4>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800977c:	429a      	cmp	r2, r3
 800977e:	d241      	bcs.n	8009804 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	2b00      	cmp	r3, #0
 8009786:	db06      	blt.n	8009796 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009788:	4b25      	ldr	r3, [pc, #148]	@ (8009820 <xTaskPriorityInherit+0xc4>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800978e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	6959      	ldr	r1, [r3, #20]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800979e:	4613      	mov	r3, r2
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4413      	add	r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	4a1f      	ldr	r2, [pc, #124]	@ (8009824 <xTaskPriorityInherit+0xc8>)
 80097a8:	4413      	add	r3, r2
 80097aa:	4299      	cmp	r1, r3
 80097ac:	d122      	bne.n	80097f4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	3304      	adds	r3, #4
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7fe fa92 	bl	8007cdc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80097b8:	4b19      	ldr	r3, [pc, #100]	@ (8009820 <xTaskPriorityInherit+0xc4>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097c6:	4b18      	ldr	r3, [pc, #96]	@ (8009828 <xTaskPriorityInherit+0xcc>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d903      	bls.n	80097d6 <xTaskPriorityInherit+0x7a>
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d2:	4a15      	ldr	r2, [pc, #84]	@ (8009828 <xTaskPriorityInherit+0xcc>)
 80097d4:	6013      	str	r3, [r2, #0]
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097da:	4613      	mov	r3, r2
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	4413      	add	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	4a10      	ldr	r2, [pc, #64]	@ (8009824 <xTaskPriorityInherit+0xc8>)
 80097e4:	441a      	add	r2, r3
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	3304      	adds	r3, #4
 80097ea:	4619      	mov	r1, r3
 80097ec:	4610      	mov	r0, r2
 80097ee:	f7fe fa18 	bl	8007c22 <vListInsertEnd>
 80097f2:	e004      	b.n	80097fe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80097f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009820 <xTaskPriorityInherit+0xc4>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80097fe:	2301      	movs	r3, #1
 8009800:	60fb      	str	r3, [r7, #12]
 8009802:	e008      	b.n	8009816 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009808:	4b05      	ldr	r3, [pc, #20]	@ (8009820 <xTaskPriorityInherit+0xc4>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800980e:	429a      	cmp	r2, r3
 8009810:	d201      	bcs.n	8009816 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009812:	2301      	movs	r3, #1
 8009814:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009816:	68fb      	ldr	r3, [r7, #12]
	}
 8009818:	4618      	mov	r0, r3
 800981a:	3710      	adds	r7, #16
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	20004dbc 	.word	0x20004dbc
 8009824:	20004dc0 	.word	0x20004dc0
 8009828:	20005298 	.word	0x20005298

0800982c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800982c:	b580      	push	{r7, lr}
 800982e:	b086      	sub	sp, #24
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009838:	2300      	movs	r3, #0
 800983a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d058      	beq.n	80098f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009842:	4b2f      	ldr	r3, [pc, #188]	@ (8009900 <xTaskPriorityDisinherit+0xd4>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	693a      	ldr	r2, [r7, #16]
 8009848:	429a      	cmp	r2, r3
 800984a:	d00b      	beq.n	8009864 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800984c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009850:	f383 8811 	msr	BASEPRI, r3
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	f3bf 8f4f 	dsb	sy
 800985c:	60fb      	str	r3, [r7, #12]
}
 800985e:	bf00      	nop
 8009860:	bf00      	nop
 8009862:	e7fd      	b.n	8009860 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10b      	bne.n	8009884 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800986c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009870:	f383 8811 	msr	BASEPRI, r3
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	60bb      	str	r3, [r7, #8]
}
 800987e:	bf00      	nop
 8009880:	bf00      	nop
 8009882:	e7fd      	b.n	8009880 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009888:	1e5a      	subs	r2, r3, #1
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009896:	429a      	cmp	r2, r3
 8009898:	d02c      	beq.n	80098f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d128      	bne.n	80098f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	3304      	adds	r3, #4
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7fe fa18 	bl	8007cdc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c4:	4b0f      	ldr	r3, [pc, #60]	@ (8009904 <xTaskPriorityDisinherit+0xd8>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d903      	bls.n	80098d4 <xTaskPriorityDisinherit+0xa8>
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009904 <xTaskPriorityDisinherit+0xd8>)
 80098d2:	6013      	str	r3, [r2, #0]
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d8:	4613      	mov	r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	4413      	add	r3, r2
 80098de:	009b      	lsls	r3, r3, #2
 80098e0:	4a09      	ldr	r2, [pc, #36]	@ (8009908 <xTaskPriorityDisinherit+0xdc>)
 80098e2:	441a      	add	r2, r3
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	3304      	adds	r3, #4
 80098e8:	4619      	mov	r1, r3
 80098ea:	4610      	mov	r0, r2
 80098ec:	f7fe f999 	bl	8007c22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80098f0:	2301      	movs	r3, #1
 80098f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80098f4:	697b      	ldr	r3, [r7, #20]
	}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3718      	adds	r7, #24
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	20004dbc 	.word	0x20004dbc
 8009904:	20005298 	.word	0x20005298
 8009908:	20004dc0 	.word	0x20004dc0

0800990c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800990c:	b580      	push	{r7, lr}
 800990e:	b088      	sub	sp, #32
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800991a:	2301      	movs	r3, #1
 800991c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d06c      	beq.n	80099fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009924:	69bb      	ldr	r3, [r7, #24]
 8009926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009928:	2b00      	cmp	r3, #0
 800992a:	d10b      	bne.n	8009944 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800992c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009930:	f383 8811 	msr	BASEPRI, r3
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	f3bf 8f4f 	dsb	sy
 800993c:	60fb      	str	r3, [r7, #12]
}
 800993e:	bf00      	nop
 8009940:	bf00      	nop
 8009942:	e7fd      	b.n	8009940 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009944:	69bb      	ldr	r3, [r7, #24]
 8009946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009948:	683a      	ldr	r2, [r7, #0]
 800994a:	429a      	cmp	r2, r3
 800994c:	d902      	bls.n	8009954 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	61fb      	str	r3, [r7, #28]
 8009952:	e002      	b.n	800995a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009958:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800995e:	69fa      	ldr	r2, [r7, #28]
 8009960:	429a      	cmp	r2, r3
 8009962:	d04c      	beq.n	80099fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009968:	697a      	ldr	r2, [r7, #20]
 800996a:	429a      	cmp	r2, r3
 800996c:	d147      	bne.n	80099fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800996e:	4b26      	ldr	r3, [pc, #152]	@ (8009a08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	69ba      	ldr	r2, [r7, #24]
 8009974:	429a      	cmp	r2, r3
 8009976:	d10b      	bne.n	8009990 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800997c:	f383 8811 	msr	BASEPRI, r3
 8009980:	f3bf 8f6f 	isb	sy
 8009984:	f3bf 8f4f 	dsb	sy
 8009988:	60bb      	str	r3, [r7, #8]
}
 800998a:	bf00      	nop
 800998c:	bf00      	nop
 800998e:	e7fd      	b.n	800998c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009994:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	69fa      	ldr	r2, [r7, #28]
 800999a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	699b      	ldr	r3, [r3, #24]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	db04      	blt.n	80099ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099a4:	69fb      	ldr	r3, [r7, #28]
 80099a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80099aa:	69bb      	ldr	r3, [r7, #24]
 80099ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80099ae:	69bb      	ldr	r3, [r7, #24]
 80099b0:	6959      	ldr	r1, [r3, #20]
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	4613      	mov	r3, r2
 80099b6:	009b      	lsls	r3, r3, #2
 80099b8:	4413      	add	r3, r2
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	4a13      	ldr	r2, [pc, #76]	@ (8009a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80099be:	4413      	add	r3, r2
 80099c0:	4299      	cmp	r1, r3
 80099c2:	d11c      	bne.n	80099fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099c4:	69bb      	ldr	r3, [r7, #24]
 80099c6:	3304      	adds	r3, #4
 80099c8:	4618      	mov	r0, r3
 80099ca:	f7fe f987 	bl	8007cdc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80099ce:	69bb      	ldr	r3, [r7, #24]
 80099d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009a10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d903      	bls.n	80099e2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099de:	4a0c      	ldr	r2, [pc, #48]	@ (8009a10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80099e0:	6013      	str	r3, [r2, #0]
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e6:	4613      	mov	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	4a07      	ldr	r2, [pc, #28]	@ (8009a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80099f0:	441a      	add	r2, r3
 80099f2:	69bb      	ldr	r3, [r7, #24]
 80099f4:	3304      	adds	r3, #4
 80099f6:	4619      	mov	r1, r3
 80099f8:	4610      	mov	r0, r2
 80099fa:	f7fe f912 	bl	8007c22 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80099fe:	bf00      	nop
 8009a00:	3720      	adds	r7, #32
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop
 8009a08:	20004dbc 	.word	0x20004dbc
 8009a0c:	20004dc0 	.word	0x20004dc0
 8009a10:	20005298 	.word	0x20005298

08009a14 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009a14:	b480      	push	{r7}
 8009a16:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009a18:	4b07      	ldr	r3, [pc, #28]	@ (8009a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d004      	beq.n	8009a2a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009a20:	4b05      	ldr	r3, [pc, #20]	@ (8009a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a26:	3201      	adds	r2, #1
 8009a28:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009a2a:	4b03      	ldr	r3, [pc, #12]	@ (8009a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
	}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr
 8009a38:	20004dbc 	.word	0x20004dbc

08009a3c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	60f8      	str	r0, [r7, #12]
 8009a44:	60b9      	str	r1, [r7, #8]
 8009a46:	607a      	str	r2, [r7, #4]
 8009a48:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009a4a:	f000 fe1d 	bl	800a688 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009a4e:	4b29      	ldr	r3, [pc, #164]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009a56:	b2db      	uxtb	r3, r3
 8009a58:	2b02      	cmp	r3, #2
 8009a5a:	d01c      	beq.n	8009a96 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009a5c:	4b25      	ldr	r3, [pc, #148]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8009a64:	68fa      	ldr	r2, [r7, #12]
 8009a66:	43d2      	mvns	r2, r2
 8009a68:	400a      	ands	r2, r1
 8009a6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009a6e:	4b21      	ldr	r3, [pc, #132]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d00b      	beq.n	8009a96 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a7e:	2101      	movs	r1, #1
 8009a80:	6838      	ldr	r0, [r7, #0]
 8009a82:	f000 f921 	bl	8009cc8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009a86:	4b1c      	ldr	r3, [pc, #112]	@ (8009af8 <xTaskNotifyWait+0xbc>)
 8009a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a8c:	601a      	str	r2, [r3, #0]
 8009a8e:	f3bf 8f4f 	dsb	sy
 8009a92:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009a96:	f000 fe29 	bl	800a6ec <vPortExitCritical>

		taskENTER_CRITICAL();
 8009a9a:	f000 fdf5 	bl	800a688 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d005      	beq.n	8009ab0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8009aa4:	4b13      	ldr	r3, [pc, #76]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009ab0:	4b10      	ldr	r3, [pc, #64]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	d002      	beq.n	8009ac4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	617b      	str	r3, [r7, #20]
 8009ac2:	e00a      	b.n	8009ada <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8009ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8009acc:	68ba      	ldr	r2, [r7, #8]
 8009ace:	43d2      	mvns	r2, r2
 8009ad0:	400a      	ands	r2, r1
 8009ad2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009ada:	4b06      	ldr	r3, [pc, #24]	@ (8009af4 <xTaskNotifyWait+0xb8>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8009ae4:	f000 fe02 	bl	800a6ec <vPortExitCritical>

		return xReturn;
 8009ae8:	697b      	ldr	r3, [r7, #20]
	}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3718      	adds	r7, #24
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
 8009af2:	bf00      	nop
 8009af4:	20004dbc 	.word	0x20004dbc
 8009af8:	e000ed04 	.word	0xe000ed04

08009afc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b08e      	sub	sp, #56	@ 0x38
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	60f8      	str	r0, [r7, #12]
 8009b04:	60b9      	str	r1, [r7, #8]
 8009b06:	603b      	str	r3, [r7, #0]
 8009b08:	4613      	mov	r3, r2
 8009b0a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d10b      	bne.n	8009b2e <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009b28:	bf00      	nop
 8009b2a:	bf00      	nop
 8009b2c:	e7fd      	b.n	8009b2a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b2e:	f000 fe8b 	bl	800a848 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8009b36:	f3ef 8211 	mrs	r2, BASEPRI
 8009b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3e:	f383 8811 	msr	BASEPRI, r3
 8009b42:	f3bf 8f6f 	isb	sy
 8009b46:	f3bf 8f4f 	dsb	sy
 8009b4a:	623a      	str	r2, [r7, #32]
 8009b4c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009b4e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d004      	beq.n	8009b62 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009b68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6e:	2202      	movs	r2, #2
 8009b70:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009b74:	79fb      	ldrb	r3, [r7, #7]
 8009b76:	2b04      	cmp	r3, #4
 8009b78:	d82e      	bhi.n	8009bd8 <xTaskGenericNotifyFromISR+0xdc>
 8009b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b80 <xTaskGenericNotifyFromISR+0x84>)
 8009b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b80:	08009bfd 	.word	0x08009bfd
 8009b84:	08009b95 	.word	0x08009b95
 8009b88:	08009ba7 	.word	0x08009ba7
 8009b8c:	08009bb7 	.word	0x08009bb7
 8009b90:	08009bc1 	.word	0x08009bc1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b96:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	431a      	orrs	r2, r3
 8009b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009ba4:	e02d      	b.n	8009c02 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009bac:	1c5a      	adds	r2, r3, #1
 8009bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009bb4:	e025      	b.n	8009c02 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb8:	68ba      	ldr	r2, [r7, #8]
 8009bba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009bbe:	e020      	b.n	8009c02 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009bc0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009bc4:	2b02      	cmp	r3, #2
 8009bc6:	d004      	beq.n	8009bd2 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009bd0:	e017      	b.n	8009c02 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009bd6:	e014      	b.n	8009c02 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009be2:	d00d      	beq.n	8009c00 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8009be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be8:	f383 8811 	msr	BASEPRI, r3
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f3bf 8f4f 	dsb	sy
 8009bf4:	61bb      	str	r3, [r7, #24]
}
 8009bf6:	bf00      	nop
 8009bf8:	bf00      	nop
 8009bfa:	e7fd      	b.n	8009bf8 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8009bfc:	bf00      	nop
 8009bfe:	e000      	b.n	8009c02 <xTaskGenericNotifyFromISR+0x106>
					break;
 8009c00:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009c02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d147      	bne.n	8009c9a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00b      	beq.n	8009c2a <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8009c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c16:	f383 8811 	msr	BASEPRI, r3
 8009c1a:	f3bf 8f6f 	isb	sy
 8009c1e:	f3bf 8f4f 	dsb	sy
 8009c22:	617b      	str	r3, [r7, #20]
}
 8009c24:	bf00      	nop
 8009c26:	bf00      	nop
 8009c28:	e7fd      	b.n	8009c26 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c2a:	4b21      	ldr	r3, [pc, #132]	@ (8009cb0 <xTaskGenericNotifyFromISR+0x1b4>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d11d      	bne.n	8009c6e <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c34:	3304      	adds	r3, #4
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7fe f850 	bl	8007cdc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c40:	4b1c      	ldr	r3, [pc, #112]	@ (8009cb4 <xTaskGenericNotifyFromISR+0x1b8>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d903      	bls.n	8009c50 <xTaskGenericNotifyFromISR+0x154>
 8009c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c4c:	4a19      	ldr	r2, [pc, #100]	@ (8009cb4 <xTaskGenericNotifyFromISR+0x1b8>)
 8009c4e:	6013      	str	r3, [r2, #0]
 8009c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c54:	4613      	mov	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4a16      	ldr	r2, [pc, #88]	@ (8009cb8 <xTaskGenericNotifyFromISR+0x1bc>)
 8009c5e:	441a      	add	r2, r3
 8009c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c62:	3304      	adds	r3, #4
 8009c64:	4619      	mov	r1, r3
 8009c66:	4610      	mov	r0, r2
 8009c68:	f7fd ffdb 	bl	8007c22 <vListInsertEnd>
 8009c6c:	e005      	b.n	8009c7a <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c70:	3318      	adds	r3, #24
 8009c72:	4619      	mov	r1, r3
 8009c74:	4811      	ldr	r0, [pc, #68]	@ (8009cbc <xTaskGenericNotifyFromISR+0x1c0>)
 8009c76:	f7fd ffd4 	bl	8007c22 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c7e:	4b10      	ldr	r3, [pc, #64]	@ (8009cc0 <xTaskGenericNotifyFromISR+0x1c4>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d908      	bls.n	8009c9a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d002      	beq.n	8009c94 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009c8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c90:	2201      	movs	r2, #1
 8009c92:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009c94:	4b0b      	ldr	r3, [pc, #44]	@ (8009cc4 <xTaskGenericNotifyFromISR+0x1c8>)
 8009c96:	2201      	movs	r2, #1
 8009c98:	601a      	str	r2, [r3, #0]
 8009c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c9c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	f383 8811 	msr	BASEPRI, r3
}
 8009ca4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3738      	adds	r7, #56	@ 0x38
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	200052b8 	.word	0x200052b8
 8009cb4:	20005298 	.word	0x20005298
 8009cb8:	20004dc0 	.word	0x20004dc0
 8009cbc:	20005250 	.word	0x20005250
 8009cc0:	20004dbc 	.word	0x20004dbc
 8009cc4:	200052a4 	.word	0x200052a4

08009cc8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009cd2:	4b21      	ldr	r3, [pc, #132]	@ (8009d58 <prvAddCurrentTaskToDelayedList+0x90>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cd8:	4b20      	ldr	r3, [pc, #128]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	3304      	adds	r3, #4
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7fd fffc 	bl	8007cdc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cea:	d10a      	bne.n	8009d02 <prvAddCurrentTaskToDelayedList+0x3a>
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d007      	beq.n	8009d02 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	4819      	ldr	r0, [pc, #100]	@ (8009d60 <prvAddCurrentTaskToDelayedList+0x98>)
 8009cfc:	f7fd ff91 	bl	8007c22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009d00:	e026      	b.n	8009d50 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4413      	add	r3, r2
 8009d08:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d0a:	4b14      	ldr	r3, [pc, #80]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d12:	68ba      	ldr	r2, [r7, #8]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d209      	bcs.n	8009d2e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d1a:	4b12      	ldr	r3, [pc, #72]	@ (8009d64 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	3304      	adds	r3, #4
 8009d24:	4619      	mov	r1, r3
 8009d26:	4610      	mov	r0, r2
 8009d28:	f7fd ff9f 	bl	8007c6a <vListInsert>
}
 8009d2c:	e010      	b.n	8009d50 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8009d68 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	4b0a      	ldr	r3, [pc, #40]	@ (8009d5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3304      	adds	r3, #4
 8009d38:	4619      	mov	r1, r3
 8009d3a:	4610      	mov	r0, r2
 8009d3c:	f7fd ff95 	bl	8007c6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d40:	4b0a      	ldr	r3, [pc, #40]	@ (8009d6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	68ba      	ldr	r2, [r7, #8]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d202      	bcs.n	8009d50 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d4a:	4a08      	ldr	r2, [pc, #32]	@ (8009d6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	6013      	str	r3, [r2, #0]
}
 8009d50:	bf00      	nop
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}
 8009d58:	20005294 	.word	0x20005294
 8009d5c:	20004dbc 	.word	0x20004dbc
 8009d60:	2000527c 	.word	0x2000527c
 8009d64:	2000524c 	.word	0x2000524c
 8009d68:	20005248 	.word	0x20005248
 8009d6c:	200052b0 	.word	0x200052b0

08009d70 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08a      	sub	sp, #40	@ 0x28
 8009d74:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d76:	2300      	movs	r3, #0
 8009d78:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d7a:	f000 fb13 	bl	800a3a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8009df4 <xTimerCreateTimerTask+0x84>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d021      	beq.n	8009dca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d8e:	1d3a      	adds	r2, r7, #4
 8009d90:	f107 0108 	add.w	r1, r7, #8
 8009d94:	f107 030c 	add.w	r3, r7, #12
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7fd fefb 	bl	8007b94 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d9e:	6879      	ldr	r1, [r7, #4]
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	68fa      	ldr	r2, [r7, #12]
 8009da4:	9202      	str	r2, [sp, #8]
 8009da6:	9301      	str	r3, [sp, #4]
 8009da8:	2302      	movs	r3, #2
 8009daa:	9300      	str	r3, [sp, #0]
 8009dac:	2300      	movs	r3, #0
 8009dae:	460a      	mov	r2, r1
 8009db0:	4911      	ldr	r1, [pc, #68]	@ (8009df8 <xTimerCreateTimerTask+0x88>)
 8009db2:	4812      	ldr	r0, [pc, #72]	@ (8009dfc <xTimerCreateTimerTask+0x8c>)
 8009db4:	f7fe fe4c 	bl	8008a50 <xTaskCreateStatic>
 8009db8:	4603      	mov	r3, r0
 8009dba:	4a11      	ldr	r2, [pc, #68]	@ (8009e00 <xTimerCreateTimerTask+0x90>)
 8009dbc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009dbe:	4b10      	ldr	r3, [pc, #64]	@ (8009e00 <xTimerCreateTimerTask+0x90>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d10b      	bne.n	8009de8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	613b      	str	r3, [r7, #16]
}
 8009de2:	bf00      	nop
 8009de4:	bf00      	nop
 8009de6:	e7fd      	b.n	8009de4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009de8:	697b      	ldr	r3, [r7, #20]
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3718      	adds	r7, #24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	200052ec 	.word	0x200052ec
 8009df8:	0800f66c 	.word	0x0800f66c
 8009dfc:	08009f3d 	.word	0x08009f3d
 8009e00:	200052f0 	.word	0x200052f0

08009e04 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b08a      	sub	sp, #40	@ 0x28
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
 8009e10:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009e12:	2300      	movs	r3, #0
 8009e14:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d10b      	bne.n	8009e34 <xTimerGenericCommand+0x30>
	__asm volatile
 8009e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e20:	f383 8811 	msr	BASEPRI, r3
 8009e24:	f3bf 8f6f 	isb	sy
 8009e28:	f3bf 8f4f 	dsb	sy
 8009e2c:	623b      	str	r3, [r7, #32]
}
 8009e2e:	bf00      	nop
 8009e30:	bf00      	nop
 8009e32:	e7fd      	b.n	8009e30 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009e34:	4b19      	ldr	r3, [pc, #100]	@ (8009e9c <xTimerGenericCommand+0x98>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d02a      	beq.n	8009e92 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	2b05      	cmp	r3, #5
 8009e4c:	dc18      	bgt.n	8009e80 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e4e:	f7ff fc67 	bl	8009720 <xTaskGetSchedulerState>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d109      	bne.n	8009e6c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e58:	4b10      	ldr	r3, [pc, #64]	@ (8009e9c <xTimerGenericCommand+0x98>)
 8009e5a:	6818      	ldr	r0, [r3, #0]
 8009e5c:	f107 0110 	add.w	r1, r7, #16
 8009e60:	2300      	movs	r3, #0
 8009e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e64:	f7fe f8dc 	bl	8008020 <xQueueGenericSend>
 8009e68:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e6a:	e012      	b.n	8009e92 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8009e9c <xTimerGenericCommand+0x98>)
 8009e6e:	6818      	ldr	r0, [r3, #0]
 8009e70:	f107 0110 	add.w	r1, r7, #16
 8009e74:	2300      	movs	r3, #0
 8009e76:	2200      	movs	r2, #0
 8009e78:	f7fe f8d2 	bl	8008020 <xQueueGenericSend>
 8009e7c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e7e:	e008      	b.n	8009e92 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e80:	4b06      	ldr	r3, [pc, #24]	@ (8009e9c <xTimerGenericCommand+0x98>)
 8009e82:	6818      	ldr	r0, [r3, #0]
 8009e84:	f107 0110 	add.w	r1, r7, #16
 8009e88:	2300      	movs	r3, #0
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	f7fe f9ca 	bl	8008224 <xQueueGenericSendFromISR>
 8009e90:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3728      	adds	r7, #40	@ 0x28
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	200052ec 	.word	0x200052ec

08009ea0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b088      	sub	sp, #32
 8009ea4:	af02      	add	r7, sp, #8
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009eaa:	4b23      	ldr	r3, [pc, #140]	@ (8009f38 <prvProcessExpiredTimer+0x98>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	68db      	ldr	r3, [r3, #12]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	3304      	adds	r3, #4
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f7fd ff0f 	bl	8007cdc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ec4:	f003 0304 	and.w	r3, r3, #4
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d023      	beq.n	8009f14 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	699a      	ldr	r2, [r3, #24]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	18d1      	adds	r1, r2, r3
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	683a      	ldr	r2, [r7, #0]
 8009ed8:	6978      	ldr	r0, [r7, #20]
 8009eda:	f000 f8d5 	bl	800a088 <prvInsertTimerInActiveList>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d020      	beq.n	8009f26 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	9300      	str	r3, [sp, #0]
 8009ee8:	2300      	movs	r3, #0
 8009eea:	687a      	ldr	r2, [r7, #4]
 8009eec:	2100      	movs	r1, #0
 8009eee:	6978      	ldr	r0, [r7, #20]
 8009ef0:	f7ff ff88 	bl	8009e04 <xTimerGenericCommand>
 8009ef4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d114      	bne.n	8009f26 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f00:	f383 8811 	msr	BASEPRI, r3
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	f3bf 8f4f 	dsb	sy
 8009f0c:	60fb      	str	r3, [r7, #12]
}
 8009f0e:	bf00      	nop
 8009f10:	bf00      	nop
 8009f12:	e7fd      	b.n	8009f10 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f14:	697b      	ldr	r3, [r7, #20]
 8009f16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f1a:	f023 0301 	bic.w	r3, r3, #1
 8009f1e:	b2da      	uxtb	r2, r3
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	6978      	ldr	r0, [r7, #20]
 8009f2c:	4798      	blx	r3
}
 8009f2e:	bf00      	nop
 8009f30:	3718      	adds	r7, #24
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	200052e4 	.word	0x200052e4

08009f3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f44:	f107 0308 	add.w	r3, r7, #8
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f000 f859 	bl	800a000 <prvGetNextExpireTime>
 8009f4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	4619      	mov	r1, r3
 8009f54:	68f8      	ldr	r0, [r7, #12]
 8009f56:	f000 f805 	bl	8009f64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f5a:	f000 f8d7 	bl	800a10c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f5e:	bf00      	nop
 8009f60:	e7f0      	b.n	8009f44 <prvTimerTask+0x8>
	...

08009f64 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f6e:	f7fe ffd3 	bl	8008f18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f72:	f107 0308 	add.w	r3, r7, #8
 8009f76:	4618      	mov	r0, r3
 8009f78:	f000 f866 	bl	800a048 <prvSampleTimeNow>
 8009f7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d130      	bne.n	8009fe6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d10a      	bne.n	8009fa0 <prvProcessTimerOrBlockTask+0x3c>
 8009f8a:	687a      	ldr	r2, [r7, #4]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d806      	bhi.n	8009fa0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f92:	f7fe ffcf 	bl	8008f34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f96:	68f9      	ldr	r1, [r7, #12]
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f7ff ff81 	bl	8009ea0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f9e:	e024      	b.n	8009fea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d008      	beq.n	8009fb8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009fa6:	4b13      	ldr	r3, [pc, #76]	@ (8009ff4 <prvProcessTimerOrBlockTask+0x90>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d101      	bne.n	8009fb4 <prvProcessTimerOrBlockTask+0x50>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e000      	b.n	8009fb6 <prvProcessTimerOrBlockTask+0x52>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8009ff8 <prvProcessTimerOrBlockTask+0x94>)
 8009fba:	6818      	ldr	r0, [r3, #0]
 8009fbc:	687a      	ldr	r2, [r7, #4]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	1ad3      	subs	r3, r2, r3
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	f7fe fd0f 	bl	80089e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009fca:	f7fe ffb3 	bl	8008f34 <xTaskResumeAll>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d10a      	bne.n	8009fea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009fd4:	4b09      	ldr	r3, [pc, #36]	@ (8009ffc <prvProcessTimerOrBlockTask+0x98>)
 8009fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fda:	601a      	str	r2, [r3, #0]
 8009fdc:	f3bf 8f4f 	dsb	sy
 8009fe0:	f3bf 8f6f 	isb	sy
}
 8009fe4:	e001      	b.n	8009fea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009fe6:	f7fe ffa5 	bl	8008f34 <xTaskResumeAll>
}
 8009fea:	bf00      	nop
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	200052e8 	.word	0x200052e8
 8009ff8:	200052ec 	.word	0x200052ec
 8009ffc:	e000ed04 	.word	0xe000ed04

0800a000 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a000:	b480      	push	{r7}
 800a002:	b085      	sub	sp, #20
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a008:	4b0e      	ldr	r3, [pc, #56]	@ (800a044 <prvGetNextExpireTime+0x44>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d101      	bne.n	800a016 <prvGetNextExpireTime+0x16>
 800a012:	2201      	movs	r2, #1
 800a014:	e000      	b.n	800a018 <prvGetNextExpireTime+0x18>
 800a016:	2200      	movs	r2, #0
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d105      	bne.n	800a030 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a024:	4b07      	ldr	r3, [pc, #28]	@ (800a044 <prvGetNextExpireTime+0x44>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68db      	ldr	r3, [r3, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	60fb      	str	r3, [r7, #12]
 800a02e:	e001      	b.n	800a034 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a030:	2300      	movs	r3, #0
 800a032:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a034:	68fb      	ldr	r3, [r7, #12]
}
 800a036:	4618      	mov	r0, r3
 800a038:	3714      	adds	r7, #20
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr
 800a042:	bf00      	nop
 800a044:	200052e4 	.word	0x200052e4

0800a048 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a050:	f7ff f80e 	bl	8009070 <xTaskGetTickCount>
 800a054:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a056:	4b0b      	ldr	r3, [pc, #44]	@ (800a084 <prvSampleTimeNow+0x3c>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d205      	bcs.n	800a06c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a060:	f000 f93a 	bl	800a2d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	e002      	b.n	800a072 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2200      	movs	r2, #0
 800a070:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a072:	4a04      	ldr	r2, [pc, #16]	@ (800a084 <prvSampleTimeNow+0x3c>)
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a078:	68fb      	ldr	r3, [r7, #12]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3710      	adds	r7, #16
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
 800a082:	bf00      	nop
 800a084:	200052f4 	.word	0x200052f4

0800a088 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b086      	sub	sp, #24
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	607a      	str	r2, [r7, #4]
 800a094:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a096:	2300      	movs	r3, #0
 800a098:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	68fa      	ldr	r2, [r7, #12]
 800a0a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a0a6:	68ba      	ldr	r2, [r7, #8]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d812      	bhi.n	800a0d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	1ad2      	subs	r2, r2, r3
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d302      	bcc.n	800a0c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	617b      	str	r3, [r7, #20]
 800a0c0:	e01b      	b.n	800a0fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a0c2:	4b10      	ldr	r3, [pc, #64]	@ (800a104 <prvInsertTimerInActiveList+0x7c>)
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3304      	adds	r3, #4
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	4610      	mov	r0, r2
 800a0ce:	f7fd fdcc 	bl	8007c6a <vListInsert>
 800a0d2:	e012      	b.n	800a0fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d206      	bcs.n	800a0ea <prvInsertTimerInActiveList+0x62>
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d302      	bcc.n	800a0ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	617b      	str	r3, [r7, #20]
 800a0e8:	e007      	b.n	800a0fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0ea:	4b07      	ldr	r3, [pc, #28]	@ (800a108 <prvInsertTimerInActiveList+0x80>)
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	3304      	adds	r3, #4
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	4610      	mov	r0, r2
 800a0f6:	f7fd fdb8 	bl	8007c6a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a0fa:	697b      	ldr	r3, [r7, #20]
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3718      	adds	r7, #24
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}
 800a104:	200052e8 	.word	0x200052e8
 800a108:	200052e4 	.word	0x200052e4

0800a10c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b08e      	sub	sp, #56	@ 0x38
 800a110:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a112:	e0ce      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	da19      	bge.n	800a14e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a11a:	1d3b      	adds	r3, r7, #4
 800a11c:	3304      	adds	r3, #4
 800a11e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a122:	2b00      	cmp	r3, #0
 800a124:	d10b      	bne.n	800a13e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a12a:	f383 8811 	msr	BASEPRI, r3
 800a12e:	f3bf 8f6f 	isb	sy
 800a132:	f3bf 8f4f 	dsb	sy
 800a136:	61fb      	str	r3, [r7, #28]
}
 800a138:	bf00      	nop
 800a13a:	bf00      	nop
 800a13c:	e7fd      	b.n	800a13a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a13e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a144:	6850      	ldr	r0, [r2, #4]
 800a146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a148:	6892      	ldr	r2, [r2, #8]
 800a14a:	4611      	mov	r1, r2
 800a14c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	f2c0 80ae 	blt.w	800a2b2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a15c:	695b      	ldr	r3, [r3, #20]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d004      	beq.n	800a16c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a164:	3304      	adds	r3, #4
 800a166:	4618      	mov	r0, r3
 800a168:	f7fd fdb8 	bl	8007cdc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a16c:	463b      	mov	r3, r7
 800a16e:	4618      	mov	r0, r3
 800a170:	f7ff ff6a 	bl	800a048 <prvSampleTimeNow>
 800a174:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b09      	cmp	r3, #9
 800a17a:	f200 8097 	bhi.w	800a2ac <prvProcessReceivedCommands+0x1a0>
 800a17e:	a201      	add	r2, pc, #4	@ (adr r2, 800a184 <prvProcessReceivedCommands+0x78>)
 800a180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a184:	0800a1ad 	.word	0x0800a1ad
 800a188:	0800a1ad 	.word	0x0800a1ad
 800a18c:	0800a1ad 	.word	0x0800a1ad
 800a190:	0800a223 	.word	0x0800a223
 800a194:	0800a237 	.word	0x0800a237
 800a198:	0800a283 	.word	0x0800a283
 800a19c:	0800a1ad 	.word	0x0800a1ad
 800a1a0:	0800a1ad 	.word	0x0800a1ad
 800a1a4:	0800a223 	.word	0x0800a223
 800a1a8:	0800a237 	.word	0x0800a237
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1b2:	f043 0301 	orr.w	r3, r3, #1
 800a1b6:	b2da      	uxtb	r2, r3
 800a1b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c2:	699b      	ldr	r3, [r3, #24]
 800a1c4:	18d1      	adds	r1, r2, r3
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1cc:	f7ff ff5c 	bl	800a088 <prvInsertTimerInActiveList>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d06c      	beq.n	800a2b0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1e4:	f003 0304 	and.w	r3, r3, #4
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d061      	beq.n	800a2b0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a1ec:	68ba      	ldr	r2, [r7, #8]
 800a1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f0:	699b      	ldr	r3, [r3, #24]
 800a1f2:	441a      	add	r2, r3
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1fe:	f7ff fe01 	bl	8009e04 <xTimerGenericCommand>
 800a202:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a204:	6a3b      	ldr	r3, [r7, #32]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d152      	bne.n	800a2b0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	61bb      	str	r3, [r7, #24]
}
 800a21c:	bf00      	nop
 800a21e:	bf00      	nop
 800a220:	e7fd      	b.n	800a21e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a224:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a228:	f023 0301 	bic.w	r3, r3, #1
 800a22c:	b2da      	uxtb	r2, r3
 800a22e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a230:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a234:	e03d      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a238:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a23c:	f043 0301 	orr.w	r3, r3, #1
 800a240:	b2da      	uxtb	r2, r3
 800a242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a244:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a24e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a250:	699b      	ldr	r3, [r3, #24]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d10b      	bne.n	800a26e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a25a:	f383 8811 	msr	BASEPRI, r3
 800a25e:	f3bf 8f6f 	isb	sy
 800a262:	f3bf 8f4f 	dsb	sy
 800a266:	617b      	str	r3, [r7, #20]
}
 800a268:	bf00      	nop
 800a26a:	bf00      	nop
 800a26c:	e7fd      	b.n	800a26a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a270:	699a      	ldr	r2, [r3, #24]
 800a272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a274:	18d1      	adds	r1, r2, r3
 800a276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a27a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a27c:	f7ff ff04 	bl	800a088 <prvInsertTimerInActiveList>
					break;
 800a280:	e017      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a284:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a288:	f003 0302 	and.w	r3, r3, #2
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d103      	bne.n	800a298 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a290:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a292:	f000 fbe9 	bl	800aa68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a296:	e00c      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a29a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a29e:	f023 0301 	bic.w	r3, r3, #1
 800a2a2:	b2da      	uxtb	r2, r3
 800a2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a2aa:	e002      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a2ac:	bf00      	nop
 800a2ae:	e000      	b.n	800a2b2 <prvProcessReceivedCommands+0x1a6>
					break;
 800a2b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2b2:	4b08      	ldr	r3, [pc, #32]	@ (800a2d4 <prvProcessReceivedCommands+0x1c8>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	1d39      	adds	r1, r7, #4
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe f850 	bl	8008360 <xQueueReceive>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	f47f af26 	bne.w	800a114 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a2c8:	bf00      	nop
 800a2ca:	bf00      	nop
 800a2cc:	3730      	adds	r7, #48	@ 0x30
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	200052ec 	.word	0x200052ec

0800a2d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b088      	sub	sp, #32
 800a2dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2de:	e049      	b.n	800a374 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2e0:	4b2e      	ldr	r3, [pc, #184]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	68db      	ldr	r3, [r3, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2ea:	4b2c      	ldr	r3, [pc, #176]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	3304      	adds	r3, #4
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7fd fcef 	bl	8007cdc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6a1b      	ldr	r3, [r3, #32]
 800a302:	68f8      	ldr	r0, [r7, #12]
 800a304:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a30c:	f003 0304 	and.w	r3, r3, #4
 800a310:	2b00      	cmp	r3, #0
 800a312:	d02f      	beq.n	800a374 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	699b      	ldr	r3, [r3, #24]
 800a318:	693a      	ldr	r2, [r7, #16]
 800a31a:	4413      	add	r3, r2
 800a31c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a31e:	68ba      	ldr	r2, [r7, #8]
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	429a      	cmp	r2, r3
 800a324:	d90e      	bls.n	800a344 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	68fa      	ldr	r2, [r7, #12]
 800a330:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a332:	4b1a      	ldr	r3, [pc, #104]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a334:	681a      	ldr	r2, [r3, #0]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	3304      	adds	r3, #4
 800a33a:	4619      	mov	r1, r3
 800a33c:	4610      	mov	r0, r2
 800a33e:	f7fd fc94 	bl	8007c6a <vListInsert>
 800a342:	e017      	b.n	800a374 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a344:	2300      	movs	r3, #0
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	2300      	movs	r3, #0
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	2100      	movs	r1, #0
 800a34e:	68f8      	ldr	r0, [r7, #12]
 800a350:	f7ff fd58 	bl	8009e04 <xTimerGenericCommand>
 800a354:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d10b      	bne.n	800a374 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a35c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a360:	f383 8811 	msr	BASEPRI, r3
 800a364:	f3bf 8f6f 	isb	sy
 800a368:	f3bf 8f4f 	dsb	sy
 800a36c:	603b      	str	r3, [r7, #0]
}
 800a36e:	bf00      	nop
 800a370:	bf00      	nop
 800a372:	e7fd      	b.n	800a370 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a374:	4b09      	ldr	r3, [pc, #36]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d1b0      	bne.n	800a2e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a37e:	4b07      	ldr	r3, [pc, #28]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a384:	4b06      	ldr	r3, [pc, #24]	@ (800a3a0 <prvSwitchTimerLists+0xc8>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a04      	ldr	r2, [pc, #16]	@ (800a39c <prvSwitchTimerLists+0xc4>)
 800a38a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a38c:	4a04      	ldr	r2, [pc, #16]	@ (800a3a0 <prvSwitchTimerLists+0xc8>)
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	6013      	str	r3, [r2, #0]
}
 800a392:	bf00      	nop
 800a394:	3718      	adds	r7, #24
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	bf00      	nop
 800a39c:	200052e4 	.word	0x200052e4
 800a3a0:	200052e8 	.word	0x200052e8

0800a3a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a3aa:	f000 f96d 	bl	800a688 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a3ae:	4b15      	ldr	r3, [pc, #84]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d120      	bne.n	800a3f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a3b6:	4814      	ldr	r0, [pc, #80]	@ (800a408 <prvCheckForValidListAndQueue+0x64>)
 800a3b8:	f7fd fc06 	bl	8007bc8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a3bc:	4813      	ldr	r0, [pc, #76]	@ (800a40c <prvCheckForValidListAndQueue+0x68>)
 800a3be:	f7fd fc03 	bl	8007bc8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a3c2:	4b13      	ldr	r3, [pc, #76]	@ (800a410 <prvCheckForValidListAndQueue+0x6c>)
 800a3c4:	4a10      	ldr	r2, [pc, #64]	@ (800a408 <prvCheckForValidListAndQueue+0x64>)
 800a3c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a3c8:	4b12      	ldr	r3, [pc, #72]	@ (800a414 <prvCheckForValidListAndQueue+0x70>)
 800a3ca:	4a10      	ldr	r2, [pc, #64]	@ (800a40c <prvCheckForValidListAndQueue+0x68>)
 800a3cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	9300      	str	r3, [sp, #0]
 800a3d2:	4b11      	ldr	r3, [pc, #68]	@ (800a418 <prvCheckForValidListAndQueue+0x74>)
 800a3d4:	4a11      	ldr	r2, [pc, #68]	@ (800a41c <prvCheckForValidListAndQueue+0x78>)
 800a3d6:	2110      	movs	r1, #16
 800a3d8:	200a      	movs	r0, #10
 800a3da:	f7fd fd13 	bl	8007e04 <xQueueGenericCreateStatic>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	4a08      	ldr	r2, [pc, #32]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a3e4:	4b07      	ldr	r3, [pc, #28]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d005      	beq.n	800a3f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a3ec:	4b05      	ldr	r3, [pc, #20]	@ (800a404 <prvCheckForValidListAndQueue+0x60>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	490b      	ldr	r1, [pc, #44]	@ (800a420 <prvCheckForValidListAndQueue+0x7c>)
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe face 	bl	8008994 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a3f8:	f000 f978 	bl	800a6ec <vPortExitCritical>
}
 800a3fc:	bf00      	nop
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop
 800a404:	200052ec 	.word	0x200052ec
 800a408:	200052bc 	.word	0x200052bc
 800a40c:	200052d0 	.word	0x200052d0
 800a410:	200052e4 	.word	0x200052e4
 800a414:	200052e8 	.word	0x200052e8
 800a418:	20005398 	.word	0x20005398
 800a41c:	200052f8 	.word	0x200052f8
 800a420:	0800f674 	.word	0x0800f674

0800a424 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a424:	b480      	push	{r7}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60f8      	str	r0, [r7, #12]
 800a42c:	60b9      	str	r1, [r7, #8]
 800a42e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3b04      	subs	r3, #4
 800a434:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a43c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3b04      	subs	r3, #4
 800a442:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	f023 0201 	bic.w	r2, r3, #1
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	3b04      	subs	r3, #4
 800a452:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a454:	4a0c      	ldr	r2, [pc, #48]	@ (800a488 <pxPortInitialiseStack+0x64>)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	3b14      	subs	r3, #20
 800a45e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	3b04      	subs	r3, #4
 800a46a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f06f 0202 	mvn.w	r2, #2
 800a472:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	3b20      	subs	r3, #32
 800a478:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a47a:	68fb      	ldr	r3, [r7, #12]
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3714      	adds	r7, #20
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	4770      	bx	lr
 800a488:	0800a48d 	.word	0x0800a48d

0800a48c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a48c:	b480      	push	{r7}
 800a48e:	b085      	sub	sp, #20
 800a490:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a492:	2300      	movs	r3, #0
 800a494:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a496:	4b13      	ldr	r3, [pc, #76]	@ (800a4e4 <prvTaskExitError+0x58>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a49e:	d00b      	beq.n	800a4b8 <prvTaskExitError+0x2c>
	__asm volatile
 800a4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a4:	f383 8811 	msr	BASEPRI, r3
 800a4a8:	f3bf 8f6f 	isb	sy
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	60fb      	str	r3, [r7, #12]
}
 800a4b2:	bf00      	nop
 800a4b4:	bf00      	nop
 800a4b6:	e7fd      	b.n	800a4b4 <prvTaskExitError+0x28>
	__asm volatile
 800a4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4bc:	f383 8811 	msr	BASEPRI, r3
 800a4c0:	f3bf 8f6f 	isb	sy
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	60bb      	str	r3, [r7, #8]
}
 800a4ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a4cc:	bf00      	nop
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d0fc      	beq.n	800a4ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	200000a0 	.word	0x200000a0
	...

0800a4f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a4f0:	4b07      	ldr	r3, [pc, #28]	@ (800a510 <pxCurrentTCBConst2>)
 800a4f2:	6819      	ldr	r1, [r3, #0]
 800a4f4:	6808      	ldr	r0, [r1, #0]
 800a4f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4fa:	f380 8809 	msr	PSP, r0
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f04f 0000 	mov.w	r0, #0
 800a506:	f380 8811 	msr	BASEPRI, r0
 800a50a:	4770      	bx	lr
 800a50c:	f3af 8000 	nop.w

0800a510 <pxCurrentTCBConst2>:
 800a510:	20004dbc 	.word	0x20004dbc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a514:	bf00      	nop
 800a516:	bf00      	nop

0800a518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a518:	4808      	ldr	r0, [pc, #32]	@ (800a53c <prvPortStartFirstTask+0x24>)
 800a51a:	6800      	ldr	r0, [r0, #0]
 800a51c:	6800      	ldr	r0, [r0, #0]
 800a51e:	f380 8808 	msr	MSP, r0
 800a522:	f04f 0000 	mov.w	r0, #0
 800a526:	f380 8814 	msr	CONTROL, r0
 800a52a:	b662      	cpsie	i
 800a52c:	b661      	cpsie	f
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	f3bf 8f6f 	isb	sy
 800a536:	df00      	svc	0
 800a538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a53a:	bf00      	nop
 800a53c:	e000ed08 	.word	0xe000ed08

0800a540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a546:	4b47      	ldr	r3, [pc, #284]	@ (800a664 <xPortStartScheduler+0x124>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a47      	ldr	r2, [pc, #284]	@ (800a668 <xPortStartScheduler+0x128>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d10b      	bne.n	800a568 <xPortStartScheduler+0x28>
	__asm volatile
 800a550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a554:	f383 8811 	msr	BASEPRI, r3
 800a558:	f3bf 8f6f 	isb	sy
 800a55c:	f3bf 8f4f 	dsb	sy
 800a560:	60fb      	str	r3, [r7, #12]
}
 800a562:	bf00      	nop
 800a564:	bf00      	nop
 800a566:	e7fd      	b.n	800a564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a568:	4b3e      	ldr	r3, [pc, #248]	@ (800a664 <xPortStartScheduler+0x124>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a3f      	ldr	r2, [pc, #252]	@ (800a66c <xPortStartScheduler+0x12c>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d10b      	bne.n	800a58a <xPortStartScheduler+0x4a>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a576:	f383 8811 	msr	BASEPRI, r3
 800a57a:	f3bf 8f6f 	isb	sy
 800a57e:	f3bf 8f4f 	dsb	sy
 800a582:	613b      	str	r3, [r7, #16]
}
 800a584:	bf00      	nop
 800a586:	bf00      	nop
 800a588:	e7fd      	b.n	800a586 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a58a:	4b39      	ldr	r3, [pc, #228]	@ (800a670 <xPortStartScheduler+0x130>)
 800a58c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	781b      	ldrb	r3, [r3, #0]
 800a592:	b2db      	uxtb	r3, r3
 800a594:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	22ff      	movs	r2, #255	@ 0xff
 800a59a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a5a4:	78fb      	ldrb	r3, [r7, #3]
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a5ac:	b2da      	uxtb	r2, r3
 800a5ae:	4b31      	ldr	r3, [pc, #196]	@ (800a674 <xPortStartScheduler+0x134>)
 800a5b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a5b2:	4b31      	ldr	r3, [pc, #196]	@ (800a678 <xPortStartScheduler+0x138>)
 800a5b4:	2207      	movs	r2, #7
 800a5b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5b8:	e009      	b.n	800a5ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a5ba:	4b2f      	ldr	r3, [pc, #188]	@ (800a678 <xPortStartScheduler+0x138>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	3b01      	subs	r3, #1
 800a5c0:	4a2d      	ldr	r2, [pc, #180]	@ (800a678 <xPortStartScheduler+0x138>)
 800a5c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a5c4:	78fb      	ldrb	r3, [r7, #3]
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	005b      	lsls	r3, r3, #1
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5ce:	78fb      	ldrb	r3, [r7, #3]
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5d6:	2b80      	cmp	r3, #128	@ 0x80
 800a5d8:	d0ef      	beq.n	800a5ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a5da:	4b27      	ldr	r3, [pc, #156]	@ (800a678 <xPortStartScheduler+0x138>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f1c3 0307 	rsb	r3, r3, #7
 800a5e2:	2b04      	cmp	r3, #4
 800a5e4:	d00b      	beq.n	800a5fe <xPortStartScheduler+0xbe>
	__asm volatile
 800a5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	60bb      	str	r3, [r7, #8]
}
 800a5f8:	bf00      	nop
 800a5fa:	bf00      	nop
 800a5fc:	e7fd      	b.n	800a5fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a5fe:	4b1e      	ldr	r3, [pc, #120]	@ (800a678 <xPortStartScheduler+0x138>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	021b      	lsls	r3, r3, #8
 800a604:	4a1c      	ldr	r2, [pc, #112]	@ (800a678 <xPortStartScheduler+0x138>)
 800a606:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a608:	4b1b      	ldr	r3, [pc, #108]	@ (800a678 <xPortStartScheduler+0x138>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a610:	4a19      	ldr	r2, [pc, #100]	@ (800a678 <xPortStartScheduler+0x138>)
 800a612:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	b2da      	uxtb	r2, r3
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a61c:	4b17      	ldr	r3, [pc, #92]	@ (800a67c <xPortStartScheduler+0x13c>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a16      	ldr	r2, [pc, #88]	@ (800a67c <xPortStartScheduler+0x13c>)
 800a622:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a626:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a628:	4b14      	ldr	r3, [pc, #80]	@ (800a67c <xPortStartScheduler+0x13c>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4a13      	ldr	r2, [pc, #76]	@ (800a67c <xPortStartScheduler+0x13c>)
 800a62e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a632:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a634:	f000 f8da 	bl	800a7ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a638:	4b11      	ldr	r3, [pc, #68]	@ (800a680 <xPortStartScheduler+0x140>)
 800a63a:	2200      	movs	r2, #0
 800a63c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a63e:	f000 f8f9 	bl	800a834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a642:	4b10      	ldr	r3, [pc, #64]	@ (800a684 <xPortStartScheduler+0x144>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a0f      	ldr	r2, [pc, #60]	@ (800a684 <xPortStartScheduler+0x144>)
 800a648:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a64c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a64e:	f7ff ff63 	bl	800a518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a652:	f7fe fdd7 	bl	8009204 <vTaskSwitchContext>
	prvTaskExitError();
 800a656:	f7ff ff19 	bl	800a48c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a65a:	2300      	movs	r3, #0
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3718      	adds	r7, #24
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}
 800a664:	e000ed00 	.word	0xe000ed00
 800a668:	410fc271 	.word	0x410fc271
 800a66c:	410fc270 	.word	0x410fc270
 800a670:	e000e400 	.word	0xe000e400
 800a674:	200053e8 	.word	0x200053e8
 800a678:	200053ec 	.word	0x200053ec
 800a67c:	e000ed20 	.word	0xe000ed20
 800a680:	200000a0 	.word	0x200000a0
 800a684:	e000ef34 	.word	0xe000ef34

0800a688 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
	__asm volatile
 800a68e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a692:	f383 8811 	msr	BASEPRI, r3
 800a696:	f3bf 8f6f 	isb	sy
 800a69a:	f3bf 8f4f 	dsb	sy
 800a69e:	607b      	str	r3, [r7, #4]
}
 800a6a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a6a2:	4b10      	ldr	r3, [pc, #64]	@ (800a6e4 <vPortEnterCritical+0x5c>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	3301      	adds	r3, #1
 800a6a8:	4a0e      	ldr	r2, [pc, #56]	@ (800a6e4 <vPortEnterCritical+0x5c>)
 800a6aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a6ac:	4b0d      	ldr	r3, [pc, #52]	@ (800a6e4 <vPortEnterCritical+0x5c>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d110      	bne.n	800a6d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e8 <vPortEnterCritical+0x60>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00b      	beq.n	800a6d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	603b      	str	r3, [r7, #0]
}
 800a6d0:	bf00      	nop
 800a6d2:	bf00      	nop
 800a6d4:	e7fd      	b.n	800a6d2 <vPortEnterCritical+0x4a>
	}
}
 800a6d6:	bf00      	nop
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop
 800a6e4:	200000a0 	.word	0x200000a0
 800a6e8:	e000ed04 	.word	0xe000ed04

0800a6ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a6f2:	4b12      	ldr	r3, [pc, #72]	@ (800a73c <vPortExitCritical+0x50>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d10b      	bne.n	800a712 <vPortExitCritical+0x26>
	__asm volatile
 800a6fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6fe:	f383 8811 	msr	BASEPRI, r3
 800a702:	f3bf 8f6f 	isb	sy
 800a706:	f3bf 8f4f 	dsb	sy
 800a70a:	607b      	str	r3, [r7, #4]
}
 800a70c:	bf00      	nop
 800a70e:	bf00      	nop
 800a710:	e7fd      	b.n	800a70e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a712:	4b0a      	ldr	r3, [pc, #40]	@ (800a73c <vPortExitCritical+0x50>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3b01      	subs	r3, #1
 800a718:	4a08      	ldr	r2, [pc, #32]	@ (800a73c <vPortExitCritical+0x50>)
 800a71a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a71c:	4b07      	ldr	r3, [pc, #28]	@ (800a73c <vPortExitCritical+0x50>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d105      	bne.n	800a730 <vPortExitCritical+0x44>
 800a724:	2300      	movs	r3, #0
 800a726:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	f383 8811 	msr	BASEPRI, r3
}
 800a72e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a730:	bf00      	nop
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr
 800a73c:	200000a0 	.word	0x200000a0

0800a740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a740:	f3ef 8009 	mrs	r0, PSP
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	4b15      	ldr	r3, [pc, #84]	@ (800a7a0 <pxCurrentTCBConst>)
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	f01e 0f10 	tst.w	lr, #16
 800a750:	bf08      	it	eq
 800a752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75a:	6010      	str	r0, [r2, #0]
 800a75c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a760:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a764:	f380 8811 	msr	BASEPRI, r0
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f7fe fd48 	bl	8009204 <vTaskSwitchContext>
 800a774:	f04f 0000 	mov.w	r0, #0
 800a778:	f380 8811 	msr	BASEPRI, r0
 800a77c:	bc09      	pop	{r0, r3}
 800a77e:	6819      	ldr	r1, [r3, #0]
 800a780:	6808      	ldr	r0, [r1, #0]
 800a782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a786:	f01e 0f10 	tst.w	lr, #16
 800a78a:	bf08      	it	eq
 800a78c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a790:	f380 8809 	msr	PSP, r0
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	4770      	bx	lr
 800a79a:	bf00      	nop
 800a79c:	f3af 8000 	nop.w

0800a7a0 <pxCurrentTCBConst>:
 800a7a0:	20004dbc 	.word	0x20004dbc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop

0800a7a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b082      	sub	sp, #8
 800a7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800a7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	607b      	str	r3, [r7, #4]
}
 800a7c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a7c2:	f7fe fc65 	bl	8009090 <xTaskIncrementTick>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d003      	beq.n	800a7d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a7cc:	4b06      	ldr	r3, [pc, #24]	@ (800a7e8 <xPortSysTickHandler+0x40>)
 800a7ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	f383 8811 	msr	BASEPRI, r3
}
 800a7de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a7e0:	bf00      	nop
 800a7e2:	3708      	adds	r7, #8
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	e000ed04 	.word	0xe000ed04

0800a7ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a7f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a820 <vPortSetupTimerInterrupt+0x34>)
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a7f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a824 <vPortSetupTimerInterrupt+0x38>)
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a828 <vPortSetupTimerInterrupt+0x3c>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a0a      	ldr	r2, [pc, #40]	@ (800a82c <vPortSetupTimerInterrupt+0x40>)
 800a802:	fba2 2303 	umull	r2, r3, r2, r3
 800a806:	099b      	lsrs	r3, r3, #6
 800a808:	4a09      	ldr	r2, [pc, #36]	@ (800a830 <vPortSetupTimerInterrupt+0x44>)
 800a80a:	3b01      	subs	r3, #1
 800a80c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a80e:	4b04      	ldr	r3, [pc, #16]	@ (800a820 <vPortSetupTimerInterrupt+0x34>)
 800a810:	2207      	movs	r2, #7
 800a812:	601a      	str	r2, [r3, #0]
}
 800a814:	bf00      	nop
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	e000e010 	.word	0xe000e010
 800a824:	e000e018 	.word	0xe000e018
 800a828:	20000080 	.word	0x20000080
 800a82c:	10624dd3 	.word	0x10624dd3
 800a830:	e000e014 	.word	0xe000e014

0800a834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a834:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a844 <vPortEnableVFP+0x10>
 800a838:	6801      	ldr	r1, [r0, #0]
 800a83a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a83e:	6001      	str	r1, [r0, #0]
 800a840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a842:	bf00      	nop
 800a844:	e000ed88 	.word	0xe000ed88

0800a848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a84e:	f3ef 8305 	mrs	r3, IPSR
 800a852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2b0f      	cmp	r3, #15
 800a858:	d915      	bls.n	800a886 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a85a:	4a18      	ldr	r2, [pc, #96]	@ (800a8bc <vPortValidateInterruptPriority+0x74>)
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	4413      	add	r3, r2
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a864:	4b16      	ldr	r3, [pc, #88]	@ (800a8c0 <vPortValidateInterruptPriority+0x78>)
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	7afa      	ldrb	r2, [r7, #11]
 800a86a:	429a      	cmp	r2, r3
 800a86c:	d20b      	bcs.n	800a886 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a872:	f383 8811 	msr	BASEPRI, r3
 800a876:	f3bf 8f6f 	isb	sy
 800a87a:	f3bf 8f4f 	dsb	sy
 800a87e:	607b      	str	r3, [r7, #4]
}
 800a880:	bf00      	nop
 800a882:	bf00      	nop
 800a884:	e7fd      	b.n	800a882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a886:	4b0f      	ldr	r3, [pc, #60]	@ (800a8c4 <vPortValidateInterruptPriority+0x7c>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a88e:	4b0e      	ldr	r3, [pc, #56]	@ (800a8c8 <vPortValidateInterruptPriority+0x80>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	429a      	cmp	r2, r3
 800a894:	d90b      	bls.n	800a8ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	603b      	str	r3, [r7, #0]
}
 800a8a8:	bf00      	nop
 800a8aa:	bf00      	nop
 800a8ac:	e7fd      	b.n	800a8aa <vPortValidateInterruptPriority+0x62>
	}
 800a8ae:	bf00      	nop
 800a8b0:	3714      	adds	r7, #20
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	e000e3f0 	.word	0xe000e3f0
 800a8c0:	200053e8 	.word	0x200053e8
 800a8c4:	e000ed0c 	.word	0xe000ed0c
 800a8c8:	200053ec 	.word	0x200053ec

0800a8cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08a      	sub	sp, #40	@ 0x28
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a8d8:	f7fe fb1e 	bl	8008f18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a8dc:	4b5c      	ldr	r3, [pc, #368]	@ (800aa50 <pvPortMalloc+0x184>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d101      	bne.n	800a8e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a8e4:	f000 f924 	bl	800ab30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a8e8:	4b5a      	ldr	r3, [pc, #360]	@ (800aa54 <pvPortMalloc+0x188>)
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4013      	ands	r3, r2
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	f040 8095 	bne.w	800aa20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d01e      	beq.n	800a93a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a8fc:	2208      	movs	r2, #8
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4413      	add	r3, r2
 800a902:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f003 0307 	and.w	r3, r3, #7
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d015      	beq.n	800a93a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f023 0307 	bic.w	r3, r3, #7
 800a914:	3308      	adds	r3, #8
 800a916:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f003 0307 	and.w	r3, r3, #7
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00b      	beq.n	800a93a <pvPortMalloc+0x6e>
	__asm volatile
 800a922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a926:	f383 8811 	msr	BASEPRI, r3
 800a92a:	f3bf 8f6f 	isb	sy
 800a92e:	f3bf 8f4f 	dsb	sy
 800a932:	617b      	str	r3, [r7, #20]
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop
 800a938:	e7fd      	b.n	800a936 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d06f      	beq.n	800aa20 <pvPortMalloc+0x154>
 800a940:	4b45      	ldr	r3, [pc, #276]	@ (800aa58 <pvPortMalloc+0x18c>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	687a      	ldr	r2, [r7, #4]
 800a946:	429a      	cmp	r2, r3
 800a948:	d86a      	bhi.n	800aa20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a94a:	4b44      	ldr	r3, [pc, #272]	@ (800aa5c <pvPortMalloc+0x190>)
 800a94c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a94e:	4b43      	ldr	r3, [pc, #268]	@ (800aa5c <pvPortMalloc+0x190>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a954:	e004      	b.n	800a960 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	685b      	ldr	r3, [r3, #4]
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	429a      	cmp	r2, r3
 800a968:	d903      	bls.n	800a972 <pvPortMalloc+0xa6>
 800a96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d1f1      	bne.n	800a956 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a972:	4b37      	ldr	r3, [pc, #220]	@ (800aa50 <pvPortMalloc+0x184>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a978:	429a      	cmp	r2, r3
 800a97a:	d051      	beq.n	800aa20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a97c:	6a3b      	ldr	r3, [r7, #32]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2208      	movs	r2, #8
 800a982:	4413      	add	r3, r2
 800a984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	6a3b      	ldr	r3, [r7, #32]
 800a98c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a990:	685a      	ldr	r2, [r3, #4]
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	1ad2      	subs	r2, r2, r3
 800a996:	2308      	movs	r3, #8
 800a998:	005b      	lsls	r3, r3, #1
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d920      	bls.n	800a9e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a99e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9a6:	69bb      	ldr	r3, [r7, #24]
 800a9a8:	f003 0307 	and.w	r3, r3, #7
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d00b      	beq.n	800a9c8 <pvPortMalloc+0xfc>
	__asm volatile
 800a9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9b4:	f383 8811 	msr	BASEPRI, r3
 800a9b8:	f3bf 8f6f 	isb	sy
 800a9bc:	f3bf 8f4f 	dsb	sy
 800a9c0:	613b      	str	r3, [r7, #16]
}
 800a9c2:	bf00      	nop
 800a9c4:	bf00      	nop
 800a9c6:	e7fd      	b.n	800a9c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ca:	685a      	ldr	r2, [r3, #4]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	1ad2      	subs	r2, r2, r3
 800a9d0:	69bb      	ldr	r3, [r7, #24]
 800a9d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d6:	687a      	ldr	r2, [r7, #4]
 800a9d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a9da:	69b8      	ldr	r0, [r7, #24]
 800a9dc:	f000 f90a 	bl	800abf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a9e0:	4b1d      	ldr	r3, [pc, #116]	@ (800aa58 <pvPortMalloc+0x18c>)
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e6:	685b      	ldr	r3, [r3, #4]
 800a9e8:	1ad3      	subs	r3, r2, r3
 800a9ea:	4a1b      	ldr	r2, [pc, #108]	@ (800aa58 <pvPortMalloc+0x18c>)
 800a9ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a9ee:	4b1a      	ldr	r3, [pc, #104]	@ (800aa58 <pvPortMalloc+0x18c>)
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	4b1b      	ldr	r3, [pc, #108]	@ (800aa60 <pvPortMalloc+0x194>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d203      	bcs.n	800aa02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a9fa:	4b17      	ldr	r3, [pc, #92]	@ (800aa58 <pvPortMalloc+0x18c>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4a18      	ldr	r2, [pc, #96]	@ (800aa60 <pvPortMalloc+0x194>)
 800aa00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aa02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa04:	685a      	ldr	r2, [r3, #4]
 800aa06:	4b13      	ldr	r3, [pc, #76]	@ (800aa54 <pvPortMalloc+0x188>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	431a      	orrs	r2, r3
 800aa0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aa10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa12:	2200      	movs	r2, #0
 800aa14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aa16:	4b13      	ldr	r3, [pc, #76]	@ (800aa64 <pvPortMalloc+0x198>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	4a11      	ldr	r2, [pc, #68]	@ (800aa64 <pvPortMalloc+0x198>)
 800aa1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aa20:	f7fe fa88 	bl	8008f34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	f003 0307 	and.w	r3, r3, #7
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d00b      	beq.n	800aa46 <pvPortMalloc+0x17a>
	__asm volatile
 800aa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa32:	f383 8811 	msr	BASEPRI, r3
 800aa36:	f3bf 8f6f 	isb	sy
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	60fb      	str	r3, [r7, #12]
}
 800aa40:	bf00      	nop
 800aa42:	bf00      	nop
 800aa44:	e7fd      	b.n	800aa42 <pvPortMalloc+0x176>
	return pvReturn;
 800aa46:	69fb      	ldr	r3, [r7, #28]
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3728      	adds	r7, #40	@ 0x28
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}
 800aa50:	20008ff8 	.word	0x20008ff8
 800aa54:	2000900c 	.word	0x2000900c
 800aa58:	20008ffc 	.word	0x20008ffc
 800aa5c:	20008ff0 	.word	0x20008ff0
 800aa60:	20009000 	.word	0x20009000
 800aa64:	20009004 	.word	0x20009004

0800aa68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b086      	sub	sp, #24
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d04f      	beq.n	800ab1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aa7a:	2308      	movs	r3, #8
 800aa7c:	425b      	negs	r3, r3
 800aa7e:	697a      	ldr	r2, [r7, #20]
 800aa80:	4413      	add	r3, r2
 800aa82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	685a      	ldr	r2, [r3, #4]
 800aa8c:	4b25      	ldr	r3, [pc, #148]	@ (800ab24 <vPortFree+0xbc>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4013      	ands	r3, r2
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d10b      	bne.n	800aaae <vPortFree+0x46>
	__asm volatile
 800aa96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa9a:	f383 8811 	msr	BASEPRI, r3
 800aa9e:	f3bf 8f6f 	isb	sy
 800aaa2:	f3bf 8f4f 	dsb	sy
 800aaa6:	60fb      	str	r3, [r7, #12]
}
 800aaa8:	bf00      	nop
 800aaaa:	bf00      	nop
 800aaac:	e7fd      	b.n	800aaaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00b      	beq.n	800aace <vPortFree+0x66>
	__asm volatile
 800aab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaba:	f383 8811 	msr	BASEPRI, r3
 800aabe:	f3bf 8f6f 	isb	sy
 800aac2:	f3bf 8f4f 	dsb	sy
 800aac6:	60bb      	str	r3, [r7, #8]
}
 800aac8:	bf00      	nop
 800aaca:	bf00      	nop
 800aacc:	e7fd      	b.n	800aaca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	685a      	ldr	r2, [r3, #4]
 800aad2:	4b14      	ldr	r3, [pc, #80]	@ (800ab24 <vPortFree+0xbc>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4013      	ands	r3, r2
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d01e      	beq.n	800ab1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d11a      	bne.n	800ab1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	685a      	ldr	r2, [r3, #4]
 800aae8:	4b0e      	ldr	r3, [pc, #56]	@ (800ab24 <vPortFree+0xbc>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	43db      	mvns	r3, r3
 800aaee:	401a      	ands	r2, r3
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aaf4:	f7fe fa10 	bl	8008f18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	685a      	ldr	r2, [r3, #4]
 800aafc:	4b0a      	ldr	r3, [pc, #40]	@ (800ab28 <vPortFree+0xc0>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4413      	add	r3, r2
 800ab02:	4a09      	ldr	r2, [pc, #36]	@ (800ab28 <vPortFree+0xc0>)
 800ab04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ab06:	6938      	ldr	r0, [r7, #16]
 800ab08:	f000 f874 	bl	800abf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ab0c:	4b07      	ldr	r3, [pc, #28]	@ (800ab2c <vPortFree+0xc4>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	3301      	adds	r3, #1
 800ab12:	4a06      	ldr	r2, [pc, #24]	@ (800ab2c <vPortFree+0xc4>)
 800ab14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ab16:	f7fe fa0d 	bl	8008f34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ab1a:	bf00      	nop
 800ab1c:	3718      	adds	r7, #24
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	2000900c 	.word	0x2000900c
 800ab28:	20008ffc 	.word	0x20008ffc
 800ab2c:	20009008 	.word	0x20009008

0800ab30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ab30:	b480      	push	{r7}
 800ab32:	b085      	sub	sp, #20
 800ab34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ab36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ab3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ab3c:	4b27      	ldr	r3, [pc, #156]	@ (800abdc <prvHeapInit+0xac>)
 800ab3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f003 0307 	and.w	r3, r3, #7
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00c      	beq.n	800ab64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	3307      	adds	r3, #7
 800ab4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	f023 0307 	bic.w	r3, r3, #7
 800ab56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ab58:	68ba      	ldr	r2, [r7, #8]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	1ad3      	subs	r3, r2, r3
 800ab5e:	4a1f      	ldr	r2, [pc, #124]	@ (800abdc <prvHeapInit+0xac>)
 800ab60:	4413      	add	r3, r2
 800ab62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ab68:	4a1d      	ldr	r2, [pc, #116]	@ (800abe0 <prvHeapInit+0xb0>)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab6e:	4b1c      	ldr	r3, [pc, #112]	@ (800abe0 <prvHeapInit+0xb0>)
 800ab70:	2200      	movs	r2, #0
 800ab72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	68ba      	ldr	r2, [r7, #8]
 800ab78:	4413      	add	r3, r2
 800ab7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ab7c:	2208      	movs	r2, #8
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	1a9b      	subs	r3, r3, r2
 800ab82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f023 0307 	bic.w	r3, r3, #7
 800ab8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	4a15      	ldr	r2, [pc, #84]	@ (800abe4 <prvHeapInit+0xb4>)
 800ab90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ab92:	4b14      	ldr	r3, [pc, #80]	@ (800abe4 <prvHeapInit+0xb4>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	2200      	movs	r2, #0
 800ab98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ab9a:	4b12      	ldr	r3, [pc, #72]	@ (800abe4 <prvHeapInit+0xb4>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	68fa      	ldr	r2, [r7, #12]
 800abaa:	1ad2      	subs	r2, r2, r3
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800abb0:	4b0c      	ldr	r3, [pc, #48]	@ (800abe4 <prvHeapInit+0xb4>)
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	4a0a      	ldr	r2, [pc, #40]	@ (800abe8 <prvHeapInit+0xb8>)
 800abbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	4a09      	ldr	r2, [pc, #36]	@ (800abec <prvHeapInit+0xbc>)
 800abc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800abc8:	4b09      	ldr	r3, [pc, #36]	@ (800abf0 <prvHeapInit+0xc0>)
 800abca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800abce:	601a      	str	r2, [r3, #0]
}
 800abd0:	bf00      	nop
 800abd2:	3714      	adds	r7, #20
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	200053f0 	.word	0x200053f0
 800abe0:	20008ff0 	.word	0x20008ff0
 800abe4:	20008ff8 	.word	0x20008ff8
 800abe8:	20009000 	.word	0x20009000
 800abec:	20008ffc 	.word	0x20008ffc
 800abf0:	2000900c 	.word	0x2000900c

0800abf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800abf4:	b480      	push	{r7}
 800abf6:	b085      	sub	sp, #20
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800abfc:	4b28      	ldr	r3, [pc, #160]	@ (800aca0 <prvInsertBlockIntoFreeList+0xac>)
 800abfe:	60fb      	str	r3, [r7, #12]
 800ac00:	e002      	b.n	800ac08 <prvInsertBlockIntoFreeList+0x14>
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	60fb      	str	r3, [r7, #12]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d8f7      	bhi.n	800ac02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	687a      	ldr	r2, [r7, #4]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d108      	bne.n	800ac36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	685a      	ldr	r2, [r3, #4]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	441a      	add	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	68ba      	ldr	r2, [r7, #8]
 800ac40:	441a      	add	r2, r3
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d118      	bne.n	800ac7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	4b15      	ldr	r3, [pc, #84]	@ (800aca4 <prvInsertBlockIntoFreeList+0xb0>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d00d      	beq.n	800ac72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	685a      	ldr	r2, [r3, #4]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	441a      	add	r2, r3
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	681a      	ldr	r2, [r3, #0]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	601a      	str	r2, [r3, #0]
 800ac70:	e008      	b.n	800ac84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ac72:	4b0c      	ldr	r3, [pc, #48]	@ (800aca4 <prvInsertBlockIntoFreeList+0xb0>)
 800ac74:	681a      	ldr	r2, [r3, #0]
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	601a      	str	r2, [r3, #0]
 800ac7a:	e003      	b.n	800ac84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac84:	68fa      	ldr	r2, [r7, #12]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d002      	beq.n	800ac92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	687a      	ldr	r2, [r7, #4]
 800ac90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac92:	bf00      	nop
 800ac94:	3714      	adds	r7, #20
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr
 800ac9e:	bf00      	nop
 800aca0:	20008ff0 	.word	0x20008ff0
 800aca4:	20008ff8 	.word	0x20008ff8

0800aca8 <__cvt>:
 800aca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acac:	ec57 6b10 	vmov	r6, r7, d0
 800acb0:	2f00      	cmp	r7, #0
 800acb2:	460c      	mov	r4, r1
 800acb4:	4619      	mov	r1, r3
 800acb6:	463b      	mov	r3, r7
 800acb8:	bfbb      	ittet	lt
 800acba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800acbe:	461f      	movlt	r7, r3
 800acc0:	2300      	movge	r3, #0
 800acc2:	232d      	movlt	r3, #45	@ 0x2d
 800acc4:	700b      	strb	r3, [r1, #0]
 800acc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800acc8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800accc:	4691      	mov	r9, r2
 800acce:	f023 0820 	bic.w	r8, r3, #32
 800acd2:	bfbc      	itt	lt
 800acd4:	4632      	movlt	r2, r6
 800acd6:	4616      	movlt	r6, r2
 800acd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800acdc:	d005      	beq.n	800acea <__cvt+0x42>
 800acde:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ace2:	d100      	bne.n	800ace6 <__cvt+0x3e>
 800ace4:	3401      	adds	r4, #1
 800ace6:	2102      	movs	r1, #2
 800ace8:	e000      	b.n	800acec <__cvt+0x44>
 800acea:	2103      	movs	r1, #3
 800acec:	ab03      	add	r3, sp, #12
 800acee:	9301      	str	r3, [sp, #4]
 800acf0:	ab02      	add	r3, sp, #8
 800acf2:	9300      	str	r3, [sp, #0]
 800acf4:	ec47 6b10 	vmov	d0, r6, r7
 800acf8:	4653      	mov	r3, sl
 800acfa:	4622      	mov	r2, r4
 800acfc:	f000 fed8 	bl	800bab0 <_dtoa_r>
 800ad00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ad04:	4605      	mov	r5, r0
 800ad06:	d119      	bne.n	800ad3c <__cvt+0x94>
 800ad08:	f019 0f01 	tst.w	r9, #1
 800ad0c:	d00e      	beq.n	800ad2c <__cvt+0x84>
 800ad0e:	eb00 0904 	add.w	r9, r0, r4
 800ad12:	2200      	movs	r2, #0
 800ad14:	2300      	movs	r3, #0
 800ad16:	4630      	mov	r0, r6
 800ad18:	4639      	mov	r1, r7
 800ad1a:	f7f5 fedd 	bl	8000ad8 <__aeabi_dcmpeq>
 800ad1e:	b108      	cbz	r0, 800ad24 <__cvt+0x7c>
 800ad20:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad24:	2230      	movs	r2, #48	@ 0x30
 800ad26:	9b03      	ldr	r3, [sp, #12]
 800ad28:	454b      	cmp	r3, r9
 800ad2a:	d31e      	bcc.n	800ad6a <__cvt+0xc2>
 800ad2c:	9b03      	ldr	r3, [sp, #12]
 800ad2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad30:	1b5b      	subs	r3, r3, r5
 800ad32:	4628      	mov	r0, r5
 800ad34:	6013      	str	r3, [r2, #0]
 800ad36:	b004      	add	sp, #16
 800ad38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ad40:	eb00 0904 	add.w	r9, r0, r4
 800ad44:	d1e5      	bne.n	800ad12 <__cvt+0x6a>
 800ad46:	7803      	ldrb	r3, [r0, #0]
 800ad48:	2b30      	cmp	r3, #48	@ 0x30
 800ad4a:	d10a      	bne.n	800ad62 <__cvt+0xba>
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	2300      	movs	r3, #0
 800ad50:	4630      	mov	r0, r6
 800ad52:	4639      	mov	r1, r7
 800ad54:	f7f5 fec0 	bl	8000ad8 <__aeabi_dcmpeq>
 800ad58:	b918      	cbnz	r0, 800ad62 <__cvt+0xba>
 800ad5a:	f1c4 0401 	rsb	r4, r4, #1
 800ad5e:	f8ca 4000 	str.w	r4, [sl]
 800ad62:	f8da 3000 	ldr.w	r3, [sl]
 800ad66:	4499      	add	r9, r3
 800ad68:	e7d3      	b.n	800ad12 <__cvt+0x6a>
 800ad6a:	1c59      	adds	r1, r3, #1
 800ad6c:	9103      	str	r1, [sp, #12]
 800ad6e:	701a      	strb	r2, [r3, #0]
 800ad70:	e7d9      	b.n	800ad26 <__cvt+0x7e>

0800ad72 <__exponent>:
 800ad72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad74:	2900      	cmp	r1, #0
 800ad76:	bfba      	itte	lt
 800ad78:	4249      	neglt	r1, r1
 800ad7a:	232d      	movlt	r3, #45	@ 0x2d
 800ad7c:	232b      	movge	r3, #43	@ 0x2b
 800ad7e:	2909      	cmp	r1, #9
 800ad80:	7002      	strb	r2, [r0, #0]
 800ad82:	7043      	strb	r3, [r0, #1]
 800ad84:	dd29      	ble.n	800adda <__exponent+0x68>
 800ad86:	f10d 0307 	add.w	r3, sp, #7
 800ad8a:	461d      	mov	r5, r3
 800ad8c:	270a      	movs	r7, #10
 800ad8e:	461a      	mov	r2, r3
 800ad90:	fbb1 f6f7 	udiv	r6, r1, r7
 800ad94:	fb07 1416 	mls	r4, r7, r6, r1
 800ad98:	3430      	adds	r4, #48	@ 0x30
 800ad9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ad9e:	460c      	mov	r4, r1
 800ada0:	2c63      	cmp	r4, #99	@ 0x63
 800ada2:	f103 33ff 	add.w	r3, r3, #4294967295
 800ada6:	4631      	mov	r1, r6
 800ada8:	dcf1      	bgt.n	800ad8e <__exponent+0x1c>
 800adaa:	3130      	adds	r1, #48	@ 0x30
 800adac:	1e94      	subs	r4, r2, #2
 800adae:	f803 1c01 	strb.w	r1, [r3, #-1]
 800adb2:	1c41      	adds	r1, r0, #1
 800adb4:	4623      	mov	r3, r4
 800adb6:	42ab      	cmp	r3, r5
 800adb8:	d30a      	bcc.n	800add0 <__exponent+0x5e>
 800adba:	f10d 0309 	add.w	r3, sp, #9
 800adbe:	1a9b      	subs	r3, r3, r2
 800adc0:	42ac      	cmp	r4, r5
 800adc2:	bf88      	it	hi
 800adc4:	2300      	movhi	r3, #0
 800adc6:	3302      	adds	r3, #2
 800adc8:	4403      	add	r3, r0
 800adca:	1a18      	subs	r0, r3, r0
 800adcc:	b003      	add	sp, #12
 800adce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800add0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800add4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800add8:	e7ed      	b.n	800adb6 <__exponent+0x44>
 800adda:	2330      	movs	r3, #48	@ 0x30
 800addc:	3130      	adds	r1, #48	@ 0x30
 800adde:	7083      	strb	r3, [r0, #2]
 800ade0:	70c1      	strb	r1, [r0, #3]
 800ade2:	1d03      	adds	r3, r0, #4
 800ade4:	e7f1      	b.n	800adca <__exponent+0x58>
	...

0800ade8 <_printf_float>:
 800ade8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adec:	b08d      	sub	sp, #52	@ 0x34
 800adee:	460c      	mov	r4, r1
 800adf0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800adf4:	4616      	mov	r6, r2
 800adf6:	461f      	mov	r7, r3
 800adf8:	4605      	mov	r5, r0
 800adfa:	f000 fced 	bl	800b7d8 <_localeconv_r>
 800adfe:	6803      	ldr	r3, [r0, #0]
 800ae00:	9304      	str	r3, [sp, #16]
 800ae02:	4618      	mov	r0, r3
 800ae04:	f7f5 fa3c 	bl	8000280 <strlen>
 800ae08:	2300      	movs	r3, #0
 800ae0a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae0c:	f8d8 3000 	ldr.w	r3, [r8]
 800ae10:	9005      	str	r0, [sp, #20]
 800ae12:	3307      	adds	r3, #7
 800ae14:	f023 0307 	bic.w	r3, r3, #7
 800ae18:	f103 0208 	add.w	r2, r3, #8
 800ae1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ae20:	f8d4 b000 	ldr.w	fp, [r4]
 800ae24:	f8c8 2000 	str.w	r2, [r8]
 800ae28:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ae30:	9307      	str	r3, [sp, #28]
 800ae32:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ae3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae3e:	4b9c      	ldr	r3, [pc, #624]	@ (800b0b0 <_printf_float+0x2c8>)
 800ae40:	f04f 32ff 	mov.w	r2, #4294967295
 800ae44:	f7f5 fe7a 	bl	8000b3c <__aeabi_dcmpun>
 800ae48:	bb70      	cbnz	r0, 800aea8 <_printf_float+0xc0>
 800ae4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae4e:	4b98      	ldr	r3, [pc, #608]	@ (800b0b0 <_printf_float+0x2c8>)
 800ae50:	f04f 32ff 	mov.w	r2, #4294967295
 800ae54:	f7f5 fe54 	bl	8000b00 <__aeabi_dcmple>
 800ae58:	bb30      	cbnz	r0, 800aea8 <_printf_float+0xc0>
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	4640      	mov	r0, r8
 800ae60:	4649      	mov	r1, r9
 800ae62:	f7f5 fe43 	bl	8000aec <__aeabi_dcmplt>
 800ae66:	b110      	cbz	r0, 800ae6e <_printf_float+0x86>
 800ae68:	232d      	movs	r3, #45	@ 0x2d
 800ae6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae6e:	4a91      	ldr	r2, [pc, #580]	@ (800b0b4 <_printf_float+0x2cc>)
 800ae70:	4b91      	ldr	r3, [pc, #580]	@ (800b0b8 <_printf_float+0x2d0>)
 800ae72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ae76:	bf8c      	ite	hi
 800ae78:	4690      	movhi	r8, r2
 800ae7a:	4698      	movls	r8, r3
 800ae7c:	2303      	movs	r3, #3
 800ae7e:	6123      	str	r3, [r4, #16]
 800ae80:	f02b 0304 	bic.w	r3, fp, #4
 800ae84:	6023      	str	r3, [r4, #0]
 800ae86:	f04f 0900 	mov.w	r9, #0
 800ae8a:	9700      	str	r7, [sp, #0]
 800ae8c:	4633      	mov	r3, r6
 800ae8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ae90:	4621      	mov	r1, r4
 800ae92:	4628      	mov	r0, r5
 800ae94:	f000 f9d2 	bl	800b23c <_printf_common>
 800ae98:	3001      	adds	r0, #1
 800ae9a:	f040 808d 	bne.w	800afb8 <_printf_float+0x1d0>
 800ae9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aea2:	b00d      	add	sp, #52	@ 0x34
 800aea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea8:	4642      	mov	r2, r8
 800aeaa:	464b      	mov	r3, r9
 800aeac:	4640      	mov	r0, r8
 800aeae:	4649      	mov	r1, r9
 800aeb0:	f7f5 fe44 	bl	8000b3c <__aeabi_dcmpun>
 800aeb4:	b140      	cbz	r0, 800aec8 <_printf_float+0xe0>
 800aeb6:	464b      	mov	r3, r9
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	bfbc      	itt	lt
 800aebc:	232d      	movlt	r3, #45	@ 0x2d
 800aebe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800aec2:	4a7e      	ldr	r2, [pc, #504]	@ (800b0bc <_printf_float+0x2d4>)
 800aec4:	4b7e      	ldr	r3, [pc, #504]	@ (800b0c0 <_printf_float+0x2d8>)
 800aec6:	e7d4      	b.n	800ae72 <_printf_float+0x8a>
 800aec8:	6863      	ldr	r3, [r4, #4]
 800aeca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800aece:	9206      	str	r2, [sp, #24]
 800aed0:	1c5a      	adds	r2, r3, #1
 800aed2:	d13b      	bne.n	800af4c <_printf_float+0x164>
 800aed4:	2306      	movs	r3, #6
 800aed6:	6063      	str	r3, [r4, #4]
 800aed8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800aedc:	2300      	movs	r3, #0
 800aede:	6022      	str	r2, [r4, #0]
 800aee0:	9303      	str	r3, [sp, #12]
 800aee2:	ab0a      	add	r3, sp, #40	@ 0x28
 800aee4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800aee8:	ab09      	add	r3, sp, #36	@ 0x24
 800aeea:	9300      	str	r3, [sp, #0]
 800aeec:	6861      	ldr	r1, [r4, #4]
 800aeee:	ec49 8b10 	vmov	d0, r8, r9
 800aef2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800aef6:	4628      	mov	r0, r5
 800aef8:	f7ff fed6 	bl	800aca8 <__cvt>
 800aefc:	9b06      	ldr	r3, [sp, #24]
 800aefe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af00:	2b47      	cmp	r3, #71	@ 0x47
 800af02:	4680      	mov	r8, r0
 800af04:	d129      	bne.n	800af5a <_printf_float+0x172>
 800af06:	1cc8      	adds	r0, r1, #3
 800af08:	db02      	blt.n	800af10 <_printf_float+0x128>
 800af0a:	6863      	ldr	r3, [r4, #4]
 800af0c:	4299      	cmp	r1, r3
 800af0e:	dd41      	ble.n	800af94 <_printf_float+0x1ac>
 800af10:	f1aa 0a02 	sub.w	sl, sl, #2
 800af14:	fa5f fa8a 	uxtb.w	sl, sl
 800af18:	3901      	subs	r1, #1
 800af1a:	4652      	mov	r2, sl
 800af1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800af20:	9109      	str	r1, [sp, #36]	@ 0x24
 800af22:	f7ff ff26 	bl	800ad72 <__exponent>
 800af26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af28:	1813      	adds	r3, r2, r0
 800af2a:	2a01      	cmp	r2, #1
 800af2c:	4681      	mov	r9, r0
 800af2e:	6123      	str	r3, [r4, #16]
 800af30:	dc02      	bgt.n	800af38 <_printf_float+0x150>
 800af32:	6822      	ldr	r2, [r4, #0]
 800af34:	07d2      	lsls	r2, r2, #31
 800af36:	d501      	bpl.n	800af3c <_printf_float+0x154>
 800af38:	3301      	adds	r3, #1
 800af3a:	6123      	str	r3, [r4, #16]
 800af3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800af40:	2b00      	cmp	r3, #0
 800af42:	d0a2      	beq.n	800ae8a <_printf_float+0xa2>
 800af44:	232d      	movs	r3, #45	@ 0x2d
 800af46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af4a:	e79e      	b.n	800ae8a <_printf_float+0xa2>
 800af4c:	9a06      	ldr	r2, [sp, #24]
 800af4e:	2a47      	cmp	r2, #71	@ 0x47
 800af50:	d1c2      	bne.n	800aed8 <_printf_float+0xf0>
 800af52:	2b00      	cmp	r3, #0
 800af54:	d1c0      	bne.n	800aed8 <_printf_float+0xf0>
 800af56:	2301      	movs	r3, #1
 800af58:	e7bd      	b.n	800aed6 <_printf_float+0xee>
 800af5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af5e:	d9db      	bls.n	800af18 <_printf_float+0x130>
 800af60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800af64:	d118      	bne.n	800af98 <_printf_float+0x1b0>
 800af66:	2900      	cmp	r1, #0
 800af68:	6863      	ldr	r3, [r4, #4]
 800af6a:	dd0b      	ble.n	800af84 <_printf_float+0x19c>
 800af6c:	6121      	str	r1, [r4, #16]
 800af6e:	b913      	cbnz	r3, 800af76 <_printf_float+0x18e>
 800af70:	6822      	ldr	r2, [r4, #0]
 800af72:	07d0      	lsls	r0, r2, #31
 800af74:	d502      	bpl.n	800af7c <_printf_float+0x194>
 800af76:	3301      	adds	r3, #1
 800af78:	440b      	add	r3, r1
 800af7a:	6123      	str	r3, [r4, #16]
 800af7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800af7e:	f04f 0900 	mov.w	r9, #0
 800af82:	e7db      	b.n	800af3c <_printf_float+0x154>
 800af84:	b913      	cbnz	r3, 800af8c <_printf_float+0x1a4>
 800af86:	6822      	ldr	r2, [r4, #0]
 800af88:	07d2      	lsls	r2, r2, #31
 800af8a:	d501      	bpl.n	800af90 <_printf_float+0x1a8>
 800af8c:	3302      	adds	r3, #2
 800af8e:	e7f4      	b.n	800af7a <_printf_float+0x192>
 800af90:	2301      	movs	r3, #1
 800af92:	e7f2      	b.n	800af7a <_printf_float+0x192>
 800af94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800af98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af9a:	4299      	cmp	r1, r3
 800af9c:	db05      	blt.n	800afaa <_printf_float+0x1c2>
 800af9e:	6823      	ldr	r3, [r4, #0]
 800afa0:	6121      	str	r1, [r4, #16]
 800afa2:	07d8      	lsls	r0, r3, #31
 800afa4:	d5ea      	bpl.n	800af7c <_printf_float+0x194>
 800afa6:	1c4b      	adds	r3, r1, #1
 800afa8:	e7e7      	b.n	800af7a <_printf_float+0x192>
 800afaa:	2900      	cmp	r1, #0
 800afac:	bfd4      	ite	le
 800afae:	f1c1 0202 	rsble	r2, r1, #2
 800afb2:	2201      	movgt	r2, #1
 800afb4:	4413      	add	r3, r2
 800afb6:	e7e0      	b.n	800af7a <_printf_float+0x192>
 800afb8:	6823      	ldr	r3, [r4, #0]
 800afba:	055a      	lsls	r2, r3, #21
 800afbc:	d407      	bmi.n	800afce <_printf_float+0x1e6>
 800afbe:	6923      	ldr	r3, [r4, #16]
 800afc0:	4642      	mov	r2, r8
 800afc2:	4631      	mov	r1, r6
 800afc4:	4628      	mov	r0, r5
 800afc6:	47b8      	blx	r7
 800afc8:	3001      	adds	r0, #1
 800afca:	d12b      	bne.n	800b024 <_printf_float+0x23c>
 800afcc:	e767      	b.n	800ae9e <_printf_float+0xb6>
 800afce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800afd2:	f240 80dd 	bls.w	800b190 <_printf_float+0x3a8>
 800afd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800afda:	2200      	movs	r2, #0
 800afdc:	2300      	movs	r3, #0
 800afde:	f7f5 fd7b 	bl	8000ad8 <__aeabi_dcmpeq>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	d033      	beq.n	800b04e <_printf_float+0x266>
 800afe6:	4a37      	ldr	r2, [pc, #220]	@ (800b0c4 <_printf_float+0x2dc>)
 800afe8:	2301      	movs	r3, #1
 800afea:	4631      	mov	r1, r6
 800afec:	4628      	mov	r0, r5
 800afee:	47b8      	blx	r7
 800aff0:	3001      	adds	r0, #1
 800aff2:	f43f af54 	beq.w	800ae9e <_printf_float+0xb6>
 800aff6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800affa:	4543      	cmp	r3, r8
 800affc:	db02      	blt.n	800b004 <_printf_float+0x21c>
 800affe:	6823      	ldr	r3, [r4, #0]
 800b000:	07d8      	lsls	r0, r3, #31
 800b002:	d50f      	bpl.n	800b024 <_printf_float+0x23c>
 800b004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b008:	4631      	mov	r1, r6
 800b00a:	4628      	mov	r0, r5
 800b00c:	47b8      	blx	r7
 800b00e:	3001      	adds	r0, #1
 800b010:	f43f af45 	beq.w	800ae9e <_printf_float+0xb6>
 800b014:	f04f 0900 	mov.w	r9, #0
 800b018:	f108 38ff 	add.w	r8, r8, #4294967295
 800b01c:	f104 0a1a 	add.w	sl, r4, #26
 800b020:	45c8      	cmp	r8, r9
 800b022:	dc09      	bgt.n	800b038 <_printf_float+0x250>
 800b024:	6823      	ldr	r3, [r4, #0]
 800b026:	079b      	lsls	r3, r3, #30
 800b028:	f100 8103 	bmi.w	800b232 <_printf_float+0x44a>
 800b02c:	68e0      	ldr	r0, [r4, #12]
 800b02e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b030:	4298      	cmp	r0, r3
 800b032:	bfb8      	it	lt
 800b034:	4618      	movlt	r0, r3
 800b036:	e734      	b.n	800aea2 <_printf_float+0xba>
 800b038:	2301      	movs	r3, #1
 800b03a:	4652      	mov	r2, sl
 800b03c:	4631      	mov	r1, r6
 800b03e:	4628      	mov	r0, r5
 800b040:	47b8      	blx	r7
 800b042:	3001      	adds	r0, #1
 800b044:	f43f af2b 	beq.w	800ae9e <_printf_float+0xb6>
 800b048:	f109 0901 	add.w	r9, r9, #1
 800b04c:	e7e8      	b.n	800b020 <_printf_float+0x238>
 800b04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b050:	2b00      	cmp	r3, #0
 800b052:	dc39      	bgt.n	800b0c8 <_printf_float+0x2e0>
 800b054:	4a1b      	ldr	r2, [pc, #108]	@ (800b0c4 <_printf_float+0x2dc>)
 800b056:	2301      	movs	r3, #1
 800b058:	4631      	mov	r1, r6
 800b05a:	4628      	mov	r0, r5
 800b05c:	47b8      	blx	r7
 800b05e:	3001      	adds	r0, #1
 800b060:	f43f af1d 	beq.w	800ae9e <_printf_float+0xb6>
 800b064:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b068:	ea59 0303 	orrs.w	r3, r9, r3
 800b06c:	d102      	bne.n	800b074 <_printf_float+0x28c>
 800b06e:	6823      	ldr	r3, [r4, #0]
 800b070:	07d9      	lsls	r1, r3, #31
 800b072:	d5d7      	bpl.n	800b024 <_printf_float+0x23c>
 800b074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b078:	4631      	mov	r1, r6
 800b07a:	4628      	mov	r0, r5
 800b07c:	47b8      	blx	r7
 800b07e:	3001      	adds	r0, #1
 800b080:	f43f af0d 	beq.w	800ae9e <_printf_float+0xb6>
 800b084:	f04f 0a00 	mov.w	sl, #0
 800b088:	f104 0b1a 	add.w	fp, r4, #26
 800b08c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b08e:	425b      	negs	r3, r3
 800b090:	4553      	cmp	r3, sl
 800b092:	dc01      	bgt.n	800b098 <_printf_float+0x2b0>
 800b094:	464b      	mov	r3, r9
 800b096:	e793      	b.n	800afc0 <_printf_float+0x1d8>
 800b098:	2301      	movs	r3, #1
 800b09a:	465a      	mov	r2, fp
 800b09c:	4631      	mov	r1, r6
 800b09e:	4628      	mov	r0, r5
 800b0a0:	47b8      	blx	r7
 800b0a2:	3001      	adds	r0, #1
 800b0a4:	f43f aefb 	beq.w	800ae9e <_printf_float+0xb6>
 800b0a8:	f10a 0a01 	add.w	sl, sl, #1
 800b0ac:	e7ee      	b.n	800b08c <_printf_float+0x2a4>
 800b0ae:	bf00      	nop
 800b0b0:	7fefffff 	.word	0x7fefffff
 800b0b4:	0800f934 	.word	0x0800f934
 800b0b8:	0800f930 	.word	0x0800f930
 800b0bc:	0800f93c 	.word	0x0800f93c
 800b0c0:	0800f938 	.word	0x0800f938
 800b0c4:	0800f940 	.word	0x0800f940
 800b0c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b0ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b0ce:	4553      	cmp	r3, sl
 800b0d0:	bfa8      	it	ge
 800b0d2:	4653      	movge	r3, sl
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	4699      	mov	r9, r3
 800b0d8:	dc36      	bgt.n	800b148 <_printf_float+0x360>
 800b0da:	f04f 0b00 	mov.w	fp, #0
 800b0de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0e2:	f104 021a 	add.w	r2, r4, #26
 800b0e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b0e8:	9306      	str	r3, [sp, #24]
 800b0ea:	eba3 0309 	sub.w	r3, r3, r9
 800b0ee:	455b      	cmp	r3, fp
 800b0f0:	dc31      	bgt.n	800b156 <_printf_float+0x36e>
 800b0f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0f4:	459a      	cmp	sl, r3
 800b0f6:	dc3a      	bgt.n	800b16e <_printf_float+0x386>
 800b0f8:	6823      	ldr	r3, [r4, #0]
 800b0fa:	07da      	lsls	r2, r3, #31
 800b0fc:	d437      	bmi.n	800b16e <_printf_float+0x386>
 800b0fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b100:	ebaa 0903 	sub.w	r9, sl, r3
 800b104:	9b06      	ldr	r3, [sp, #24]
 800b106:	ebaa 0303 	sub.w	r3, sl, r3
 800b10a:	4599      	cmp	r9, r3
 800b10c:	bfa8      	it	ge
 800b10e:	4699      	movge	r9, r3
 800b110:	f1b9 0f00 	cmp.w	r9, #0
 800b114:	dc33      	bgt.n	800b17e <_printf_float+0x396>
 800b116:	f04f 0800 	mov.w	r8, #0
 800b11a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b11e:	f104 0b1a 	add.w	fp, r4, #26
 800b122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b124:	ebaa 0303 	sub.w	r3, sl, r3
 800b128:	eba3 0309 	sub.w	r3, r3, r9
 800b12c:	4543      	cmp	r3, r8
 800b12e:	f77f af79 	ble.w	800b024 <_printf_float+0x23c>
 800b132:	2301      	movs	r3, #1
 800b134:	465a      	mov	r2, fp
 800b136:	4631      	mov	r1, r6
 800b138:	4628      	mov	r0, r5
 800b13a:	47b8      	blx	r7
 800b13c:	3001      	adds	r0, #1
 800b13e:	f43f aeae 	beq.w	800ae9e <_printf_float+0xb6>
 800b142:	f108 0801 	add.w	r8, r8, #1
 800b146:	e7ec      	b.n	800b122 <_printf_float+0x33a>
 800b148:	4642      	mov	r2, r8
 800b14a:	4631      	mov	r1, r6
 800b14c:	4628      	mov	r0, r5
 800b14e:	47b8      	blx	r7
 800b150:	3001      	adds	r0, #1
 800b152:	d1c2      	bne.n	800b0da <_printf_float+0x2f2>
 800b154:	e6a3      	b.n	800ae9e <_printf_float+0xb6>
 800b156:	2301      	movs	r3, #1
 800b158:	4631      	mov	r1, r6
 800b15a:	4628      	mov	r0, r5
 800b15c:	9206      	str	r2, [sp, #24]
 800b15e:	47b8      	blx	r7
 800b160:	3001      	adds	r0, #1
 800b162:	f43f ae9c 	beq.w	800ae9e <_printf_float+0xb6>
 800b166:	9a06      	ldr	r2, [sp, #24]
 800b168:	f10b 0b01 	add.w	fp, fp, #1
 800b16c:	e7bb      	b.n	800b0e6 <_printf_float+0x2fe>
 800b16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b172:	4631      	mov	r1, r6
 800b174:	4628      	mov	r0, r5
 800b176:	47b8      	blx	r7
 800b178:	3001      	adds	r0, #1
 800b17a:	d1c0      	bne.n	800b0fe <_printf_float+0x316>
 800b17c:	e68f      	b.n	800ae9e <_printf_float+0xb6>
 800b17e:	9a06      	ldr	r2, [sp, #24]
 800b180:	464b      	mov	r3, r9
 800b182:	4442      	add	r2, r8
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	47b8      	blx	r7
 800b18a:	3001      	adds	r0, #1
 800b18c:	d1c3      	bne.n	800b116 <_printf_float+0x32e>
 800b18e:	e686      	b.n	800ae9e <_printf_float+0xb6>
 800b190:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b194:	f1ba 0f01 	cmp.w	sl, #1
 800b198:	dc01      	bgt.n	800b19e <_printf_float+0x3b6>
 800b19a:	07db      	lsls	r3, r3, #31
 800b19c:	d536      	bpl.n	800b20c <_printf_float+0x424>
 800b19e:	2301      	movs	r3, #1
 800b1a0:	4642      	mov	r2, r8
 800b1a2:	4631      	mov	r1, r6
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	47b8      	blx	r7
 800b1a8:	3001      	adds	r0, #1
 800b1aa:	f43f ae78 	beq.w	800ae9e <_printf_float+0xb6>
 800b1ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1b2:	4631      	mov	r1, r6
 800b1b4:	4628      	mov	r0, r5
 800b1b6:	47b8      	blx	r7
 800b1b8:	3001      	adds	r0, #1
 800b1ba:	f43f ae70 	beq.w	800ae9e <_printf_float+0xb6>
 800b1be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1ca:	f7f5 fc85 	bl	8000ad8 <__aeabi_dcmpeq>
 800b1ce:	b9c0      	cbnz	r0, 800b202 <_printf_float+0x41a>
 800b1d0:	4653      	mov	r3, sl
 800b1d2:	f108 0201 	add.w	r2, r8, #1
 800b1d6:	4631      	mov	r1, r6
 800b1d8:	4628      	mov	r0, r5
 800b1da:	47b8      	blx	r7
 800b1dc:	3001      	adds	r0, #1
 800b1de:	d10c      	bne.n	800b1fa <_printf_float+0x412>
 800b1e0:	e65d      	b.n	800ae9e <_printf_float+0xb6>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	465a      	mov	r2, fp
 800b1e6:	4631      	mov	r1, r6
 800b1e8:	4628      	mov	r0, r5
 800b1ea:	47b8      	blx	r7
 800b1ec:	3001      	adds	r0, #1
 800b1ee:	f43f ae56 	beq.w	800ae9e <_printf_float+0xb6>
 800b1f2:	f108 0801 	add.w	r8, r8, #1
 800b1f6:	45d0      	cmp	r8, sl
 800b1f8:	dbf3      	blt.n	800b1e2 <_printf_float+0x3fa>
 800b1fa:	464b      	mov	r3, r9
 800b1fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b200:	e6df      	b.n	800afc2 <_printf_float+0x1da>
 800b202:	f04f 0800 	mov.w	r8, #0
 800b206:	f104 0b1a 	add.w	fp, r4, #26
 800b20a:	e7f4      	b.n	800b1f6 <_printf_float+0x40e>
 800b20c:	2301      	movs	r3, #1
 800b20e:	4642      	mov	r2, r8
 800b210:	e7e1      	b.n	800b1d6 <_printf_float+0x3ee>
 800b212:	2301      	movs	r3, #1
 800b214:	464a      	mov	r2, r9
 800b216:	4631      	mov	r1, r6
 800b218:	4628      	mov	r0, r5
 800b21a:	47b8      	blx	r7
 800b21c:	3001      	adds	r0, #1
 800b21e:	f43f ae3e 	beq.w	800ae9e <_printf_float+0xb6>
 800b222:	f108 0801 	add.w	r8, r8, #1
 800b226:	68e3      	ldr	r3, [r4, #12]
 800b228:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b22a:	1a5b      	subs	r3, r3, r1
 800b22c:	4543      	cmp	r3, r8
 800b22e:	dcf0      	bgt.n	800b212 <_printf_float+0x42a>
 800b230:	e6fc      	b.n	800b02c <_printf_float+0x244>
 800b232:	f04f 0800 	mov.w	r8, #0
 800b236:	f104 0919 	add.w	r9, r4, #25
 800b23a:	e7f4      	b.n	800b226 <_printf_float+0x43e>

0800b23c <_printf_common>:
 800b23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b240:	4616      	mov	r6, r2
 800b242:	4698      	mov	r8, r3
 800b244:	688a      	ldr	r2, [r1, #8]
 800b246:	690b      	ldr	r3, [r1, #16]
 800b248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b24c:	4293      	cmp	r3, r2
 800b24e:	bfb8      	it	lt
 800b250:	4613      	movlt	r3, r2
 800b252:	6033      	str	r3, [r6, #0]
 800b254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b258:	4607      	mov	r7, r0
 800b25a:	460c      	mov	r4, r1
 800b25c:	b10a      	cbz	r2, 800b262 <_printf_common+0x26>
 800b25e:	3301      	adds	r3, #1
 800b260:	6033      	str	r3, [r6, #0]
 800b262:	6823      	ldr	r3, [r4, #0]
 800b264:	0699      	lsls	r1, r3, #26
 800b266:	bf42      	ittt	mi
 800b268:	6833      	ldrmi	r3, [r6, #0]
 800b26a:	3302      	addmi	r3, #2
 800b26c:	6033      	strmi	r3, [r6, #0]
 800b26e:	6825      	ldr	r5, [r4, #0]
 800b270:	f015 0506 	ands.w	r5, r5, #6
 800b274:	d106      	bne.n	800b284 <_printf_common+0x48>
 800b276:	f104 0a19 	add.w	sl, r4, #25
 800b27a:	68e3      	ldr	r3, [r4, #12]
 800b27c:	6832      	ldr	r2, [r6, #0]
 800b27e:	1a9b      	subs	r3, r3, r2
 800b280:	42ab      	cmp	r3, r5
 800b282:	dc26      	bgt.n	800b2d2 <_printf_common+0x96>
 800b284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b288:	6822      	ldr	r2, [r4, #0]
 800b28a:	3b00      	subs	r3, #0
 800b28c:	bf18      	it	ne
 800b28e:	2301      	movne	r3, #1
 800b290:	0692      	lsls	r2, r2, #26
 800b292:	d42b      	bmi.n	800b2ec <_printf_common+0xb0>
 800b294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b298:	4641      	mov	r1, r8
 800b29a:	4638      	mov	r0, r7
 800b29c:	47c8      	blx	r9
 800b29e:	3001      	adds	r0, #1
 800b2a0:	d01e      	beq.n	800b2e0 <_printf_common+0xa4>
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	6922      	ldr	r2, [r4, #16]
 800b2a6:	f003 0306 	and.w	r3, r3, #6
 800b2aa:	2b04      	cmp	r3, #4
 800b2ac:	bf02      	ittt	eq
 800b2ae:	68e5      	ldreq	r5, [r4, #12]
 800b2b0:	6833      	ldreq	r3, [r6, #0]
 800b2b2:	1aed      	subeq	r5, r5, r3
 800b2b4:	68a3      	ldr	r3, [r4, #8]
 800b2b6:	bf0c      	ite	eq
 800b2b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2bc:	2500      	movne	r5, #0
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	bfc4      	itt	gt
 800b2c2:	1a9b      	subgt	r3, r3, r2
 800b2c4:	18ed      	addgt	r5, r5, r3
 800b2c6:	2600      	movs	r6, #0
 800b2c8:	341a      	adds	r4, #26
 800b2ca:	42b5      	cmp	r5, r6
 800b2cc:	d11a      	bne.n	800b304 <_printf_common+0xc8>
 800b2ce:	2000      	movs	r0, #0
 800b2d0:	e008      	b.n	800b2e4 <_printf_common+0xa8>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	4652      	mov	r2, sl
 800b2d6:	4641      	mov	r1, r8
 800b2d8:	4638      	mov	r0, r7
 800b2da:	47c8      	blx	r9
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d103      	bne.n	800b2e8 <_printf_common+0xac>
 800b2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2e8:	3501      	adds	r5, #1
 800b2ea:	e7c6      	b.n	800b27a <_printf_common+0x3e>
 800b2ec:	18e1      	adds	r1, r4, r3
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	2030      	movs	r0, #48	@ 0x30
 800b2f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2f6:	4422      	add	r2, r4
 800b2f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b300:	3302      	adds	r3, #2
 800b302:	e7c7      	b.n	800b294 <_printf_common+0x58>
 800b304:	2301      	movs	r3, #1
 800b306:	4622      	mov	r2, r4
 800b308:	4641      	mov	r1, r8
 800b30a:	4638      	mov	r0, r7
 800b30c:	47c8      	blx	r9
 800b30e:	3001      	adds	r0, #1
 800b310:	d0e6      	beq.n	800b2e0 <_printf_common+0xa4>
 800b312:	3601      	adds	r6, #1
 800b314:	e7d9      	b.n	800b2ca <_printf_common+0x8e>
	...

0800b318 <_printf_i>:
 800b318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b31c:	7e0f      	ldrb	r7, [r1, #24]
 800b31e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b320:	2f78      	cmp	r7, #120	@ 0x78
 800b322:	4691      	mov	r9, r2
 800b324:	4680      	mov	r8, r0
 800b326:	460c      	mov	r4, r1
 800b328:	469a      	mov	sl, r3
 800b32a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b32e:	d807      	bhi.n	800b340 <_printf_i+0x28>
 800b330:	2f62      	cmp	r7, #98	@ 0x62
 800b332:	d80a      	bhi.n	800b34a <_printf_i+0x32>
 800b334:	2f00      	cmp	r7, #0
 800b336:	f000 80d1 	beq.w	800b4dc <_printf_i+0x1c4>
 800b33a:	2f58      	cmp	r7, #88	@ 0x58
 800b33c:	f000 80b8 	beq.w	800b4b0 <_printf_i+0x198>
 800b340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b348:	e03a      	b.n	800b3c0 <_printf_i+0xa8>
 800b34a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b34e:	2b15      	cmp	r3, #21
 800b350:	d8f6      	bhi.n	800b340 <_printf_i+0x28>
 800b352:	a101      	add	r1, pc, #4	@ (adr r1, 800b358 <_printf_i+0x40>)
 800b354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b358:	0800b3b1 	.word	0x0800b3b1
 800b35c:	0800b3c5 	.word	0x0800b3c5
 800b360:	0800b341 	.word	0x0800b341
 800b364:	0800b341 	.word	0x0800b341
 800b368:	0800b341 	.word	0x0800b341
 800b36c:	0800b341 	.word	0x0800b341
 800b370:	0800b3c5 	.word	0x0800b3c5
 800b374:	0800b341 	.word	0x0800b341
 800b378:	0800b341 	.word	0x0800b341
 800b37c:	0800b341 	.word	0x0800b341
 800b380:	0800b341 	.word	0x0800b341
 800b384:	0800b4c3 	.word	0x0800b4c3
 800b388:	0800b3ef 	.word	0x0800b3ef
 800b38c:	0800b47d 	.word	0x0800b47d
 800b390:	0800b341 	.word	0x0800b341
 800b394:	0800b341 	.word	0x0800b341
 800b398:	0800b4e5 	.word	0x0800b4e5
 800b39c:	0800b341 	.word	0x0800b341
 800b3a0:	0800b3ef 	.word	0x0800b3ef
 800b3a4:	0800b341 	.word	0x0800b341
 800b3a8:	0800b341 	.word	0x0800b341
 800b3ac:	0800b485 	.word	0x0800b485
 800b3b0:	6833      	ldr	r3, [r6, #0]
 800b3b2:	1d1a      	adds	r2, r3, #4
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	6032      	str	r2, [r6, #0]
 800b3b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e09c      	b.n	800b4fe <_printf_i+0x1e6>
 800b3c4:	6833      	ldr	r3, [r6, #0]
 800b3c6:	6820      	ldr	r0, [r4, #0]
 800b3c8:	1d19      	adds	r1, r3, #4
 800b3ca:	6031      	str	r1, [r6, #0]
 800b3cc:	0606      	lsls	r6, r0, #24
 800b3ce:	d501      	bpl.n	800b3d4 <_printf_i+0xbc>
 800b3d0:	681d      	ldr	r5, [r3, #0]
 800b3d2:	e003      	b.n	800b3dc <_printf_i+0xc4>
 800b3d4:	0645      	lsls	r5, r0, #25
 800b3d6:	d5fb      	bpl.n	800b3d0 <_printf_i+0xb8>
 800b3d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3dc:	2d00      	cmp	r5, #0
 800b3de:	da03      	bge.n	800b3e8 <_printf_i+0xd0>
 800b3e0:	232d      	movs	r3, #45	@ 0x2d
 800b3e2:	426d      	negs	r5, r5
 800b3e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3e8:	4858      	ldr	r0, [pc, #352]	@ (800b54c <_printf_i+0x234>)
 800b3ea:	230a      	movs	r3, #10
 800b3ec:	e011      	b.n	800b412 <_printf_i+0xfa>
 800b3ee:	6821      	ldr	r1, [r4, #0]
 800b3f0:	6833      	ldr	r3, [r6, #0]
 800b3f2:	0608      	lsls	r0, r1, #24
 800b3f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3f8:	d402      	bmi.n	800b400 <_printf_i+0xe8>
 800b3fa:	0649      	lsls	r1, r1, #25
 800b3fc:	bf48      	it	mi
 800b3fe:	b2ad      	uxthmi	r5, r5
 800b400:	2f6f      	cmp	r7, #111	@ 0x6f
 800b402:	4852      	ldr	r0, [pc, #328]	@ (800b54c <_printf_i+0x234>)
 800b404:	6033      	str	r3, [r6, #0]
 800b406:	bf14      	ite	ne
 800b408:	230a      	movne	r3, #10
 800b40a:	2308      	moveq	r3, #8
 800b40c:	2100      	movs	r1, #0
 800b40e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b412:	6866      	ldr	r6, [r4, #4]
 800b414:	60a6      	str	r6, [r4, #8]
 800b416:	2e00      	cmp	r6, #0
 800b418:	db05      	blt.n	800b426 <_printf_i+0x10e>
 800b41a:	6821      	ldr	r1, [r4, #0]
 800b41c:	432e      	orrs	r6, r5
 800b41e:	f021 0104 	bic.w	r1, r1, #4
 800b422:	6021      	str	r1, [r4, #0]
 800b424:	d04b      	beq.n	800b4be <_printf_i+0x1a6>
 800b426:	4616      	mov	r6, r2
 800b428:	fbb5 f1f3 	udiv	r1, r5, r3
 800b42c:	fb03 5711 	mls	r7, r3, r1, r5
 800b430:	5dc7      	ldrb	r7, [r0, r7]
 800b432:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b436:	462f      	mov	r7, r5
 800b438:	42bb      	cmp	r3, r7
 800b43a:	460d      	mov	r5, r1
 800b43c:	d9f4      	bls.n	800b428 <_printf_i+0x110>
 800b43e:	2b08      	cmp	r3, #8
 800b440:	d10b      	bne.n	800b45a <_printf_i+0x142>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	07df      	lsls	r7, r3, #31
 800b446:	d508      	bpl.n	800b45a <_printf_i+0x142>
 800b448:	6923      	ldr	r3, [r4, #16]
 800b44a:	6861      	ldr	r1, [r4, #4]
 800b44c:	4299      	cmp	r1, r3
 800b44e:	bfde      	ittt	le
 800b450:	2330      	movle	r3, #48	@ 0x30
 800b452:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b456:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b45a:	1b92      	subs	r2, r2, r6
 800b45c:	6122      	str	r2, [r4, #16]
 800b45e:	f8cd a000 	str.w	sl, [sp]
 800b462:	464b      	mov	r3, r9
 800b464:	aa03      	add	r2, sp, #12
 800b466:	4621      	mov	r1, r4
 800b468:	4640      	mov	r0, r8
 800b46a:	f7ff fee7 	bl	800b23c <_printf_common>
 800b46e:	3001      	adds	r0, #1
 800b470:	d14a      	bne.n	800b508 <_printf_i+0x1f0>
 800b472:	f04f 30ff 	mov.w	r0, #4294967295
 800b476:	b004      	add	sp, #16
 800b478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47c:	6823      	ldr	r3, [r4, #0]
 800b47e:	f043 0320 	orr.w	r3, r3, #32
 800b482:	6023      	str	r3, [r4, #0]
 800b484:	4832      	ldr	r0, [pc, #200]	@ (800b550 <_printf_i+0x238>)
 800b486:	2778      	movs	r7, #120	@ 0x78
 800b488:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	6831      	ldr	r1, [r6, #0]
 800b490:	061f      	lsls	r7, r3, #24
 800b492:	f851 5b04 	ldr.w	r5, [r1], #4
 800b496:	d402      	bmi.n	800b49e <_printf_i+0x186>
 800b498:	065f      	lsls	r7, r3, #25
 800b49a:	bf48      	it	mi
 800b49c:	b2ad      	uxthmi	r5, r5
 800b49e:	6031      	str	r1, [r6, #0]
 800b4a0:	07d9      	lsls	r1, r3, #31
 800b4a2:	bf44      	itt	mi
 800b4a4:	f043 0320 	orrmi.w	r3, r3, #32
 800b4a8:	6023      	strmi	r3, [r4, #0]
 800b4aa:	b11d      	cbz	r5, 800b4b4 <_printf_i+0x19c>
 800b4ac:	2310      	movs	r3, #16
 800b4ae:	e7ad      	b.n	800b40c <_printf_i+0xf4>
 800b4b0:	4826      	ldr	r0, [pc, #152]	@ (800b54c <_printf_i+0x234>)
 800b4b2:	e7e9      	b.n	800b488 <_printf_i+0x170>
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	f023 0320 	bic.w	r3, r3, #32
 800b4ba:	6023      	str	r3, [r4, #0]
 800b4bc:	e7f6      	b.n	800b4ac <_printf_i+0x194>
 800b4be:	4616      	mov	r6, r2
 800b4c0:	e7bd      	b.n	800b43e <_printf_i+0x126>
 800b4c2:	6833      	ldr	r3, [r6, #0]
 800b4c4:	6825      	ldr	r5, [r4, #0]
 800b4c6:	6961      	ldr	r1, [r4, #20]
 800b4c8:	1d18      	adds	r0, r3, #4
 800b4ca:	6030      	str	r0, [r6, #0]
 800b4cc:	062e      	lsls	r6, r5, #24
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	d501      	bpl.n	800b4d6 <_printf_i+0x1be>
 800b4d2:	6019      	str	r1, [r3, #0]
 800b4d4:	e002      	b.n	800b4dc <_printf_i+0x1c4>
 800b4d6:	0668      	lsls	r0, r5, #25
 800b4d8:	d5fb      	bpl.n	800b4d2 <_printf_i+0x1ba>
 800b4da:	8019      	strh	r1, [r3, #0]
 800b4dc:	2300      	movs	r3, #0
 800b4de:	6123      	str	r3, [r4, #16]
 800b4e0:	4616      	mov	r6, r2
 800b4e2:	e7bc      	b.n	800b45e <_printf_i+0x146>
 800b4e4:	6833      	ldr	r3, [r6, #0]
 800b4e6:	1d1a      	adds	r2, r3, #4
 800b4e8:	6032      	str	r2, [r6, #0]
 800b4ea:	681e      	ldr	r6, [r3, #0]
 800b4ec:	6862      	ldr	r2, [r4, #4]
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	f7f4 fe75 	bl	80001e0 <memchr>
 800b4f6:	b108      	cbz	r0, 800b4fc <_printf_i+0x1e4>
 800b4f8:	1b80      	subs	r0, r0, r6
 800b4fa:	6060      	str	r0, [r4, #4]
 800b4fc:	6863      	ldr	r3, [r4, #4]
 800b4fe:	6123      	str	r3, [r4, #16]
 800b500:	2300      	movs	r3, #0
 800b502:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b506:	e7aa      	b.n	800b45e <_printf_i+0x146>
 800b508:	6923      	ldr	r3, [r4, #16]
 800b50a:	4632      	mov	r2, r6
 800b50c:	4649      	mov	r1, r9
 800b50e:	4640      	mov	r0, r8
 800b510:	47d0      	blx	sl
 800b512:	3001      	adds	r0, #1
 800b514:	d0ad      	beq.n	800b472 <_printf_i+0x15a>
 800b516:	6823      	ldr	r3, [r4, #0]
 800b518:	079b      	lsls	r3, r3, #30
 800b51a:	d413      	bmi.n	800b544 <_printf_i+0x22c>
 800b51c:	68e0      	ldr	r0, [r4, #12]
 800b51e:	9b03      	ldr	r3, [sp, #12]
 800b520:	4298      	cmp	r0, r3
 800b522:	bfb8      	it	lt
 800b524:	4618      	movlt	r0, r3
 800b526:	e7a6      	b.n	800b476 <_printf_i+0x15e>
 800b528:	2301      	movs	r3, #1
 800b52a:	4632      	mov	r2, r6
 800b52c:	4649      	mov	r1, r9
 800b52e:	4640      	mov	r0, r8
 800b530:	47d0      	blx	sl
 800b532:	3001      	adds	r0, #1
 800b534:	d09d      	beq.n	800b472 <_printf_i+0x15a>
 800b536:	3501      	adds	r5, #1
 800b538:	68e3      	ldr	r3, [r4, #12]
 800b53a:	9903      	ldr	r1, [sp, #12]
 800b53c:	1a5b      	subs	r3, r3, r1
 800b53e:	42ab      	cmp	r3, r5
 800b540:	dcf2      	bgt.n	800b528 <_printf_i+0x210>
 800b542:	e7eb      	b.n	800b51c <_printf_i+0x204>
 800b544:	2500      	movs	r5, #0
 800b546:	f104 0619 	add.w	r6, r4, #25
 800b54a:	e7f5      	b.n	800b538 <_printf_i+0x220>
 800b54c:	0800f942 	.word	0x0800f942
 800b550:	0800f953 	.word	0x0800f953

0800b554 <std>:
 800b554:	2300      	movs	r3, #0
 800b556:	b510      	push	{r4, lr}
 800b558:	4604      	mov	r4, r0
 800b55a:	e9c0 3300 	strd	r3, r3, [r0]
 800b55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b562:	6083      	str	r3, [r0, #8]
 800b564:	8181      	strh	r1, [r0, #12]
 800b566:	6643      	str	r3, [r0, #100]	@ 0x64
 800b568:	81c2      	strh	r2, [r0, #14]
 800b56a:	6183      	str	r3, [r0, #24]
 800b56c:	4619      	mov	r1, r3
 800b56e:	2208      	movs	r2, #8
 800b570:	305c      	adds	r0, #92	@ 0x5c
 800b572:	f000 f928 	bl	800b7c6 <memset>
 800b576:	4b0d      	ldr	r3, [pc, #52]	@ (800b5ac <std+0x58>)
 800b578:	6263      	str	r3, [r4, #36]	@ 0x24
 800b57a:	4b0d      	ldr	r3, [pc, #52]	@ (800b5b0 <std+0x5c>)
 800b57c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b57e:	4b0d      	ldr	r3, [pc, #52]	@ (800b5b4 <std+0x60>)
 800b580:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b582:	4b0d      	ldr	r3, [pc, #52]	@ (800b5b8 <std+0x64>)
 800b584:	6323      	str	r3, [r4, #48]	@ 0x30
 800b586:	4b0d      	ldr	r3, [pc, #52]	@ (800b5bc <std+0x68>)
 800b588:	6224      	str	r4, [r4, #32]
 800b58a:	429c      	cmp	r4, r3
 800b58c:	d006      	beq.n	800b59c <std+0x48>
 800b58e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b592:	4294      	cmp	r4, r2
 800b594:	d002      	beq.n	800b59c <std+0x48>
 800b596:	33d0      	adds	r3, #208	@ 0xd0
 800b598:	429c      	cmp	r4, r3
 800b59a:	d105      	bne.n	800b5a8 <std+0x54>
 800b59c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5a4:	f000 b9ea 	b.w	800b97c <__retarget_lock_init_recursive>
 800b5a8:	bd10      	pop	{r4, pc}
 800b5aa:	bf00      	nop
 800b5ac:	0800b741 	.word	0x0800b741
 800b5b0:	0800b763 	.word	0x0800b763
 800b5b4:	0800b79b 	.word	0x0800b79b
 800b5b8:	0800b7bf 	.word	0x0800b7bf
 800b5bc:	20009010 	.word	0x20009010

0800b5c0 <stdio_exit_handler>:
 800b5c0:	4a02      	ldr	r2, [pc, #8]	@ (800b5cc <stdio_exit_handler+0xc>)
 800b5c2:	4903      	ldr	r1, [pc, #12]	@ (800b5d0 <stdio_exit_handler+0x10>)
 800b5c4:	4803      	ldr	r0, [pc, #12]	@ (800b5d4 <stdio_exit_handler+0x14>)
 800b5c6:	f000 b869 	b.w	800b69c <_fwalk_sglue>
 800b5ca:	bf00      	nop
 800b5cc:	200000a4 	.word	0x200000a4
 800b5d0:	0800d581 	.word	0x0800d581
 800b5d4:	200000b4 	.word	0x200000b4

0800b5d8 <cleanup_stdio>:
 800b5d8:	6841      	ldr	r1, [r0, #4]
 800b5da:	4b0c      	ldr	r3, [pc, #48]	@ (800b60c <cleanup_stdio+0x34>)
 800b5dc:	4299      	cmp	r1, r3
 800b5de:	b510      	push	{r4, lr}
 800b5e0:	4604      	mov	r4, r0
 800b5e2:	d001      	beq.n	800b5e8 <cleanup_stdio+0x10>
 800b5e4:	f001 ffcc 	bl	800d580 <_fflush_r>
 800b5e8:	68a1      	ldr	r1, [r4, #8]
 800b5ea:	4b09      	ldr	r3, [pc, #36]	@ (800b610 <cleanup_stdio+0x38>)
 800b5ec:	4299      	cmp	r1, r3
 800b5ee:	d002      	beq.n	800b5f6 <cleanup_stdio+0x1e>
 800b5f0:	4620      	mov	r0, r4
 800b5f2:	f001 ffc5 	bl	800d580 <_fflush_r>
 800b5f6:	68e1      	ldr	r1, [r4, #12]
 800b5f8:	4b06      	ldr	r3, [pc, #24]	@ (800b614 <cleanup_stdio+0x3c>)
 800b5fa:	4299      	cmp	r1, r3
 800b5fc:	d004      	beq.n	800b608 <cleanup_stdio+0x30>
 800b5fe:	4620      	mov	r0, r4
 800b600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b604:	f001 bfbc 	b.w	800d580 <_fflush_r>
 800b608:	bd10      	pop	{r4, pc}
 800b60a:	bf00      	nop
 800b60c:	20009010 	.word	0x20009010
 800b610:	20009078 	.word	0x20009078
 800b614:	200090e0 	.word	0x200090e0

0800b618 <global_stdio_init.part.0>:
 800b618:	b510      	push	{r4, lr}
 800b61a:	4b0b      	ldr	r3, [pc, #44]	@ (800b648 <global_stdio_init.part.0+0x30>)
 800b61c:	4c0b      	ldr	r4, [pc, #44]	@ (800b64c <global_stdio_init.part.0+0x34>)
 800b61e:	4a0c      	ldr	r2, [pc, #48]	@ (800b650 <global_stdio_init.part.0+0x38>)
 800b620:	601a      	str	r2, [r3, #0]
 800b622:	4620      	mov	r0, r4
 800b624:	2200      	movs	r2, #0
 800b626:	2104      	movs	r1, #4
 800b628:	f7ff ff94 	bl	800b554 <std>
 800b62c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b630:	2201      	movs	r2, #1
 800b632:	2109      	movs	r1, #9
 800b634:	f7ff ff8e 	bl	800b554 <std>
 800b638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b63c:	2202      	movs	r2, #2
 800b63e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b642:	2112      	movs	r1, #18
 800b644:	f7ff bf86 	b.w	800b554 <std>
 800b648:	20009148 	.word	0x20009148
 800b64c:	20009010 	.word	0x20009010
 800b650:	0800b5c1 	.word	0x0800b5c1

0800b654 <__sfp_lock_acquire>:
 800b654:	4801      	ldr	r0, [pc, #4]	@ (800b65c <__sfp_lock_acquire+0x8>)
 800b656:	f000 b992 	b.w	800b97e <__retarget_lock_acquire_recursive>
 800b65a:	bf00      	nop
 800b65c:	20009151 	.word	0x20009151

0800b660 <__sfp_lock_release>:
 800b660:	4801      	ldr	r0, [pc, #4]	@ (800b668 <__sfp_lock_release+0x8>)
 800b662:	f000 b98d 	b.w	800b980 <__retarget_lock_release_recursive>
 800b666:	bf00      	nop
 800b668:	20009151 	.word	0x20009151

0800b66c <__sinit>:
 800b66c:	b510      	push	{r4, lr}
 800b66e:	4604      	mov	r4, r0
 800b670:	f7ff fff0 	bl	800b654 <__sfp_lock_acquire>
 800b674:	6a23      	ldr	r3, [r4, #32]
 800b676:	b11b      	cbz	r3, 800b680 <__sinit+0x14>
 800b678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b67c:	f7ff bff0 	b.w	800b660 <__sfp_lock_release>
 800b680:	4b04      	ldr	r3, [pc, #16]	@ (800b694 <__sinit+0x28>)
 800b682:	6223      	str	r3, [r4, #32]
 800b684:	4b04      	ldr	r3, [pc, #16]	@ (800b698 <__sinit+0x2c>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d1f5      	bne.n	800b678 <__sinit+0xc>
 800b68c:	f7ff ffc4 	bl	800b618 <global_stdio_init.part.0>
 800b690:	e7f2      	b.n	800b678 <__sinit+0xc>
 800b692:	bf00      	nop
 800b694:	0800b5d9 	.word	0x0800b5d9
 800b698:	20009148 	.word	0x20009148

0800b69c <_fwalk_sglue>:
 800b69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6a0:	4607      	mov	r7, r0
 800b6a2:	4688      	mov	r8, r1
 800b6a4:	4614      	mov	r4, r2
 800b6a6:	2600      	movs	r6, #0
 800b6a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6ac:	f1b9 0901 	subs.w	r9, r9, #1
 800b6b0:	d505      	bpl.n	800b6be <_fwalk_sglue+0x22>
 800b6b2:	6824      	ldr	r4, [r4, #0]
 800b6b4:	2c00      	cmp	r4, #0
 800b6b6:	d1f7      	bne.n	800b6a8 <_fwalk_sglue+0xc>
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6be:	89ab      	ldrh	r3, [r5, #12]
 800b6c0:	2b01      	cmp	r3, #1
 800b6c2:	d907      	bls.n	800b6d4 <_fwalk_sglue+0x38>
 800b6c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	d003      	beq.n	800b6d4 <_fwalk_sglue+0x38>
 800b6cc:	4629      	mov	r1, r5
 800b6ce:	4638      	mov	r0, r7
 800b6d0:	47c0      	blx	r8
 800b6d2:	4306      	orrs	r6, r0
 800b6d4:	3568      	adds	r5, #104	@ 0x68
 800b6d6:	e7e9      	b.n	800b6ac <_fwalk_sglue+0x10>

0800b6d8 <iprintf>:
 800b6d8:	b40f      	push	{r0, r1, r2, r3}
 800b6da:	b507      	push	{r0, r1, r2, lr}
 800b6dc:	4906      	ldr	r1, [pc, #24]	@ (800b6f8 <iprintf+0x20>)
 800b6de:	ab04      	add	r3, sp, #16
 800b6e0:	6808      	ldr	r0, [r1, #0]
 800b6e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6e6:	6881      	ldr	r1, [r0, #8]
 800b6e8:	9301      	str	r3, [sp, #4]
 800b6ea:	f001 fdad 	bl	800d248 <_vfiprintf_r>
 800b6ee:	b003      	add	sp, #12
 800b6f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6f4:	b004      	add	sp, #16
 800b6f6:	4770      	bx	lr
 800b6f8:	200000b0 	.word	0x200000b0

0800b6fc <siprintf>:
 800b6fc:	b40e      	push	{r1, r2, r3}
 800b6fe:	b510      	push	{r4, lr}
 800b700:	b09d      	sub	sp, #116	@ 0x74
 800b702:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b704:	9002      	str	r0, [sp, #8]
 800b706:	9006      	str	r0, [sp, #24]
 800b708:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b70c:	480a      	ldr	r0, [pc, #40]	@ (800b738 <siprintf+0x3c>)
 800b70e:	9107      	str	r1, [sp, #28]
 800b710:	9104      	str	r1, [sp, #16]
 800b712:	490a      	ldr	r1, [pc, #40]	@ (800b73c <siprintf+0x40>)
 800b714:	f853 2b04 	ldr.w	r2, [r3], #4
 800b718:	9105      	str	r1, [sp, #20]
 800b71a:	2400      	movs	r4, #0
 800b71c:	a902      	add	r1, sp, #8
 800b71e:	6800      	ldr	r0, [r0, #0]
 800b720:	9301      	str	r3, [sp, #4]
 800b722:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b724:	f001 fc6a 	bl	800cffc <_svfiprintf_r>
 800b728:	9b02      	ldr	r3, [sp, #8]
 800b72a:	701c      	strb	r4, [r3, #0]
 800b72c:	b01d      	add	sp, #116	@ 0x74
 800b72e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b732:	b003      	add	sp, #12
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	200000b0 	.word	0x200000b0
 800b73c:	ffff0208 	.word	0xffff0208

0800b740 <__sread>:
 800b740:	b510      	push	{r4, lr}
 800b742:	460c      	mov	r4, r1
 800b744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b748:	f000 f8ca 	bl	800b8e0 <_read_r>
 800b74c:	2800      	cmp	r0, #0
 800b74e:	bfab      	itete	ge
 800b750:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b752:	89a3      	ldrhlt	r3, [r4, #12]
 800b754:	181b      	addge	r3, r3, r0
 800b756:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b75a:	bfac      	ite	ge
 800b75c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b75e:	81a3      	strhlt	r3, [r4, #12]
 800b760:	bd10      	pop	{r4, pc}

0800b762 <__swrite>:
 800b762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b766:	461f      	mov	r7, r3
 800b768:	898b      	ldrh	r3, [r1, #12]
 800b76a:	05db      	lsls	r3, r3, #23
 800b76c:	4605      	mov	r5, r0
 800b76e:	460c      	mov	r4, r1
 800b770:	4616      	mov	r6, r2
 800b772:	d505      	bpl.n	800b780 <__swrite+0x1e>
 800b774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b778:	2302      	movs	r3, #2
 800b77a:	2200      	movs	r2, #0
 800b77c:	f000 f89e 	bl	800b8bc <_lseek_r>
 800b780:	89a3      	ldrh	r3, [r4, #12]
 800b782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b786:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b78a:	81a3      	strh	r3, [r4, #12]
 800b78c:	4632      	mov	r2, r6
 800b78e:	463b      	mov	r3, r7
 800b790:	4628      	mov	r0, r5
 800b792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b796:	f000 b8b5 	b.w	800b904 <_write_r>

0800b79a <__sseek>:
 800b79a:	b510      	push	{r4, lr}
 800b79c:	460c      	mov	r4, r1
 800b79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7a2:	f000 f88b 	bl	800b8bc <_lseek_r>
 800b7a6:	1c43      	adds	r3, r0, #1
 800b7a8:	89a3      	ldrh	r3, [r4, #12]
 800b7aa:	bf15      	itete	ne
 800b7ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b7ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b7b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b7b6:	81a3      	strheq	r3, [r4, #12]
 800b7b8:	bf18      	it	ne
 800b7ba:	81a3      	strhne	r3, [r4, #12]
 800b7bc:	bd10      	pop	{r4, pc}

0800b7be <__sclose>:
 800b7be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7c2:	f000 b80d 	b.w	800b7e0 <_close_r>

0800b7c6 <memset>:
 800b7c6:	4402      	add	r2, r0
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	d100      	bne.n	800b7d0 <memset+0xa>
 800b7ce:	4770      	bx	lr
 800b7d0:	f803 1b01 	strb.w	r1, [r3], #1
 800b7d4:	e7f9      	b.n	800b7ca <memset+0x4>
	...

0800b7d8 <_localeconv_r>:
 800b7d8:	4800      	ldr	r0, [pc, #0]	@ (800b7dc <_localeconv_r+0x4>)
 800b7da:	4770      	bx	lr
 800b7dc:	200001f0 	.word	0x200001f0

0800b7e0 <_close_r>:
 800b7e0:	b538      	push	{r3, r4, r5, lr}
 800b7e2:	4d06      	ldr	r5, [pc, #24]	@ (800b7fc <_close_r+0x1c>)
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	4608      	mov	r0, r1
 800b7ea:	602b      	str	r3, [r5, #0]
 800b7ec:	f7f8 f9ae 	bl	8003b4c <_close>
 800b7f0:	1c43      	adds	r3, r0, #1
 800b7f2:	d102      	bne.n	800b7fa <_close_r+0x1a>
 800b7f4:	682b      	ldr	r3, [r5, #0]
 800b7f6:	b103      	cbz	r3, 800b7fa <_close_r+0x1a>
 800b7f8:	6023      	str	r3, [r4, #0]
 800b7fa:	bd38      	pop	{r3, r4, r5, pc}
 800b7fc:	2000914c 	.word	0x2000914c

0800b800 <_reclaim_reent>:
 800b800:	4b2d      	ldr	r3, [pc, #180]	@ (800b8b8 <_reclaim_reent+0xb8>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4283      	cmp	r3, r0
 800b806:	b570      	push	{r4, r5, r6, lr}
 800b808:	4604      	mov	r4, r0
 800b80a:	d053      	beq.n	800b8b4 <_reclaim_reent+0xb4>
 800b80c:	69c3      	ldr	r3, [r0, #28]
 800b80e:	b31b      	cbz	r3, 800b858 <_reclaim_reent+0x58>
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	b163      	cbz	r3, 800b82e <_reclaim_reent+0x2e>
 800b814:	2500      	movs	r5, #0
 800b816:	69e3      	ldr	r3, [r4, #28]
 800b818:	68db      	ldr	r3, [r3, #12]
 800b81a:	5959      	ldr	r1, [r3, r5]
 800b81c:	b9b1      	cbnz	r1, 800b84c <_reclaim_reent+0x4c>
 800b81e:	3504      	adds	r5, #4
 800b820:	2d80      	cmp	r5, #128	@ 0x80
 800b822:	d1f8      	bne.n	800b816 <_reclaim_reent+0x16>
 800b824:	69e3      	ldr	r3, [r4, #28]
 800b826:	4620      	mov	r0, r4
 800b828:	68d9      	ldr	r1, [r3, #12]
 800b82a:	f000 ff11 	bl	800c650 <_free_r>
 800b82e:	69e3      	ldr	r3, [r4, #28]
 800b830:	6819      	ldr	r1, [r3, #0]
 800b832:	b111      	cbz	r1, 800b83a <_reclaim_reent+0x3a>
 800b834:	4620      	mov	r0, r4
 800b836:	f000 ff0b 	bl	800c650 <_free_r>
 800b83a:	69e3      	ldr	r3, [r4, #28]
 800b83c:	689d      	ldr	r5, [r3, #8]
 800b83e:	b15d      	cbz	r5, 800b858 <_reclaim_reent+0x58>
 800b840:	4629      	mov	r1, r5
 800b842:	4620      	mov	r0, r4
 800b844:	682d      	ldr	r5, [r5, #0]
 800b846:	f000 ff03 	bl	800c650 <_free_r>
 800b84a:	e7f8      	b.n	800b83e <_reclaim_reent+0x3e>
 800b84c:	680e      	ldr	r6, [r1, #0]
 800b84e:	4620      	mov	r0, r4
 800b850:	f000 fefe 	bl	800c650 <_free_r>
 800b854:	4631      	mov	r1, r6
 800b856:	e7e1      	b.n	800b81c <_reclaim_reent+0x1c>
 800b858:	6961      	ldr	r1, [r4, #20]
 800b85a:	b111      	cbz	r1, 800b862 <_reclaim_reent+0x62>
 800b85c:	4620      	mov	r0, r4
 800b85e:	f000 fef7 	bl	800c650 <_free_r>
 800b862:	69e1      	ldr	r1, [r4, #28]
 800b864:	b111      	cbz	r1, 800b86c <_reclaim_reent+0x6c>
 800b866:	4620      	mov	r0, r4
 800b868:	f000 fef2 	bl	800c650 <_free_r>
 800b86c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b86e:	b111      	cbz	r1, 800b876 <_reclaim_reent+0x76>
 800b870:	4620      	mov	r0, r4
 800b872:	f000 feed 	bl	800c650 <_free_r>
 800b876:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b878:	b111      	cbz	r1, 800b880 <_reclaim_reent+0x80>
 800b87a:	4620      	mov	r0, r4
 800b87c:	f000 fee8 	bl	800c650 <_free_r>
 800b880:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b882:	b111      	cbz	r1, 800b88a <_reclaim_reent+0x8a>
 800b884:	4620      	mov	r0, r4
 800b886:	f000 fee3 	bl	800c650 <_free_r>
 800b88a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b88c:	b111      	cbz	r1, 800b894 <_reclaim_reent+0x94>
 800b88e:	4620      	mov	r0, r4
 800b890:	f000 fede 	bl	800c650 <_free_r>
 800b894:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b896:	b111      	cbz	r1, 800b89e <_reclaim_reent+0x9e>
 800b898:	4620      	mov	r0, r4
 800b89a:	f000 fed9 	bl	800c650 <_free_r>
 800b89e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b8a0:	b111      	cbz	r1, 800b8a8 <_reclaim_reent+0xa8>
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	f000 fed4 	bl	800c650 <_free_r>
 800b8a8:	6a23      	ldr	r3, [r4, #32]
 800b8aa:	b11b      	cbz	r3, 800b8b4 <_reclaim_reent+0xb4>
 800b8ac:	4620      	mov	r0, r4
 800b8ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b8b2:	4718      	bx	r3
 800b8b4:	bd70      	pop	{r4, r5, r6, pc}
 800b8b6:	bf00      	nop
 800b8b8:	200000b0 	.word	0x200000b0

0800b8bc <_lseek_r>:
 800b8bc:	b538      	push	{r3, r4, r5, lr}
 800b8be:	4d07      	ldr	r5, [pc, #28]	@ (800b8dc <_lseek_r+0x20>)
 800b8c0:	4604      	mov	r4, r0
 800b8c2:	4608      	mov	r0, r1
 800b8c4:	4611      	mov	r1, r2
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	602a      	str	r2, [r5, #0]
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	f7f8 f965 	bl	8003b9a <_lseek>
 800b8d0:	1c43      	adds	r3, r0, #1
 800b8d2:	d102      	bne.n	800b8da <_lseek_r+0x1e>
 800b8d4:	682b      	ldr	r3, [r5, #0]
 800b8d6:	b103      	cbz	r3, 800b8da <_lseek_r+0x1e>
 800b8d8:	6023      	str	r3, [r4, #0]
 800b8da:	bd38      	pop	{r3, r4, r5, pc}
 800b8dc:	2000914c 	.word	0x2000914c

0800b8e0 <_read_r>:
 800b8e0:	b538      	push	{r3, r4, r5, lr}
 800b8e2:	4d07      	ldr	r5, [pc, #28]	@ (800b900 <_read_r+0x20>)
 800b8e4:	4604      	mov	r4, r0
 800b8e6:	4608      	mov	r0, r1
 800b8e8:	4611      	mov	r1, r2
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	602a      	str	r2, [r5, #0]
 800b8ee:	461a      	mov	r2, r3
 800b8f0:	f7f8 f90f 	bl	8003b12 <_read>
 800b8f4:	1c43      	adds	r3, r0, #1
 800b8f6:	d102      	bne.n	800b8fe <_read_r+0x1e>
 800b8f8:	682b      	ldr	r3, [r5, #0]
 800b8fa:	b103      	cbz	r3, 800b8fe <_read_r+0x1e>
 800b8fc:	6023      	str	r3, [r4, #0]
 800b8fe:	bd38      	pop	{r3, r4, r5, pc}
 800b900:	2000914c 	.word	0x2000914c

0800b904 <_write_r>:
 800b904:	b538      	push	{r3, r4, r5, lr}
 800b906:	4d07      	ldr	r5, [pc, #28]	@ (800b924 <_write_r+0x20>)
 800b908:	4604      	mov	r4, r0
 800b90a:	4608      	mov	r0, r1
 800b90c:	4611      	mov	r1, r2
 800b90e:	2200      	movs	r2, #0
 800b910:	602a      	str	r2, [r5, #0]
 800b912:	461a      	mov	r2, r3
 800b914:	f7f6 fcbb 	bl	800228e <_write>
 800b918:	1c43      	adds	r3, r0, #1
 800b91a:	d102      	bne.n	800b922 <_write_r+0x1e>
 800b91c:	682b      	ldr	r3, [r5, #0]
 800b91e:	b103      	cbz	r3, 800b922 <_write_r+0x1e>
 800b920:	6023      	str	r3, [r4, #0]
 800b922:	bd38      	pop	{r3, r4, r5, pc}
 800b924:	2000914c 	.word	0x2000914c

0800b928 <__errno>:
 800b928:	4b01      	ldr	r3, [pc, #4]	@ (800b930 <__errno+0x8>)
 800b92a:	6818      	ldr	r0, [r3, #0]
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	200000b0 	.word	0x200000b0

0800b934 <__libc_init_array>:
 800b934:	b570      	push	{r4, r5, r6, lr}
 800b936:	4d0d      	ldr	r5, [pc, #52]	@ (800b96c <__libc_init_array+0x38>)
 800b938:	4c0d      	ldr	r4, [pc, #52]	@ (800b970 <__libc_init_array+0x3c>)
 800b93a:	1b64      	subs	r4, r4, r5
 800b93c:	10a4      	asrs	r4, r4, #2
 800b93e:	2600      	movs	r6, #0
 800b940:	42a6      	cmp	r6, r4
 800b942:	d109      	bne.n	800b958 <__libc_init_array+0x24>
 800b944:	4d0b      	ldr	r5, [pc, #44]	@ (800b974 <__libc_init_array+0x40>)
 800b946:	4c0c      	ldr	r4, [pc, #48]	@ (800b978 <__libc_init_array+0x44>)
 800b948:	f003 fe02 	bl	800f550 <_init>
 800b94c:	1b64      	subs	r4, r4, r5
 800b94e:	10a4      	asrs	r4, r4, #2
 800b950:	2600      	movs	r6, #0
 800b952:	42a6      	cmp	r6, r4
 800b954:	d105      	bne.n	800b962 <__libc_init_array+0x2e>
 800b956:	bd70      	pop	{r4, r5, r6, pc}
 800b958:	f855 3b04 	ldr.w	r3, [r5], #4
 800b95c:	4798      	blx	r3
 800b95e:	3601      	adds	r6, #1
 800b960:	e7ee      	b.n	800b940 <__libc_init_array+0xc>
 800b962:	f855 3b04 	ldr.w	r3, [r5], #4
 800b966:	4798      	blx	r3
 800b968:	3601      	adds	r6, #1
 800b96a:	e7f2      	b.n	800b952 <__libc_init_array+0x1e>
 800b96c:	08010258 	.word	0x08010258
 800b970:	08010258 	.word	0x08010258
 800b974:	08010258 	.word	0x08010258
 800b978:	0801025c 	.word	0x0801025c

0800b97c <__retarget_lock_init_recursive>:
 800b97c:	4770      	bx	lr

0800b97e <__retarget_lock_acquire_recursive>:
 800b97e:	4770      	bx	lr

0800b980 <__retarget_lock_release_recursive>:
 800b980:	4770      	bx	lr

0800b982 <memcpy>:
 800b982:	440a      	add	r2, r1
 800b984:	4291      	cmp	r1, r2
 800b986:	f100 33ff 	add.w	r3, r0, #4294967295
 800b98a:	d100      	bne.n	800b98e <memcpy+0xc>
 800b98c:	4770      	bx	lr
 800b98e:	b510      	push	{r4, lr}
 800b990:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b994:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b998:	4291      	cmp	r1, r2
 800b99a:	d1f9      	bne.n	800b990 <memcpy+0xe>
 800b99c:	bd10      	pop	{r4, pc}

0800b99e <quorem>:
 800b99e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a2:	6903      	ldr	r3, [r0, #16]
 800b9a4:	690c      	ldr	r4, [r1, #16]
 800b9a6:	42a3      	cmp	r3, r4
 800b9a8:	4607      	mov	r7, r0
 800b9aa:	db7e      	blt.n	800baaa <quorem+0x10c>
 800b9ac:	3c01      	subs	r4, #1
 800b9ae:	f101 0814 	add.w	r8, r1, #20
 800b9b2:	00a3      	lsls	r3, r4, #2
 800b9b4:	f100 0514 	add.w	r5, r0, #20
 800b9b8:	9300      	str	r3, [sp, #0]
 800b9ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b9be:	9301      	str	r3, [sp, #4]
 800b9c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b9c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b9d0:	fbb2 f6f3 	udiv	r6, r2, r3
 800b9d4:	d32e      	bcc.n	800ba34 <quorem+0x96>
 800b9d6:	f04f 0a00 	mov.w	sl, #0
 800b9da:	46c4      	mov	ip, r8
 800b9dc:	46ae      	mov	lr, r5
 800b9de:	46d3      	mov	fp, sl
 800b9e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b9e4:	b298      	uxth	r0, r3
 800b9e6:	fb06 a000 	mla	r0, r6, r0, sl
 800b9ea:	0c02      	lsrs	r2, r0, #16
 800b9ec:	0c1b      	lsrs	r3, r3, #16
 800b9ee:	fb06 2303 	mla	r3, r6, r3, r2
 800b9f2:	f8de 2000 	ldr.w	r2, [lr]
 800b9f6:	b280      	uxth	r0, r0
 800b9f8:	b292      	uxth	r2, r2
 800b9fa:	1a12      	subs	r2, r2, r0
 800b9fc:	445a      	add	r2, fp
 800b9fe:	f8de 0000 	ldr.w	r0, [lr]
 800ba02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba06:	b29b      	uxth	r3, r3
 800ba08:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ba0c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ba10:	b292      	uxth	r2, r2
 800ba12:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ba16:	45e1      	cmp	r9, ip
 800ba18:	f84e 2b04 	str.w	r2, [lr], #4
 800ba1c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ba20:	d2de      	bcs.n	800b9e0 <quorem+0x42>
 800ba22:	9b00      	ldr	r3, [sp, #0]
 800ba24:	58eb      	ldr	r3, [r5, r3]
 800ba26:	b92b      	cbnz	r3, 800ba34 <quorem+0x96>
 800ba28:	9b01      	ldr	r3, [sp, #4]
 800ba2a:	3b04      	subs	r3, #4
 800ba2c:	429d      	cmp	r5, r3
 800ba2e:	461a      	mov	r2, r3
 800ba30:	d32f      	bcc.n	800ba92 <quorem+0xf4>
 800ba32:	613c      	str	r4, [r7, #16]
 800ba34:	4638      	mov	r0, r7
 800ba36:	f001 f97d 	bl	800cd34 <__mcmp>
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	db25      	blt.n	800ba8a <quorem+0xec>
 800ba3e:	4629      	mov	r1, r5
 800ba40:	2000      	movs	r0, #0
 800ba42:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba46:	f8d1 c000 	ldr.w	ip, [r1]
 800ba4a:	fa1f fe82 	uxth.w	lr, r2
 800ba4e:	fa1f f38c 	uxth.w	r3, ip
 800ba52:	eba3 030e 	sub.w	r3, r3, lr
 800ba56:	4403      	add	r3, r0
 800ba58:	0c12      	lsrs	r2, r2, #16
 800ba5a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ba5e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba68:	45c1      	cmp	r9, r8
 800ba6a:	f841 3b04 	str.w	r3, [r1], #4
 800ba6e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ba72:	d2e6      	bcs.n	800ba42 <quorem+0xa4>
 800ba74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba7c:	b922      	cbnz	r2, 800ba88 <quorem+0xea>
 800ba7e:	3b04      	subs	r3, #4
 800ba80:	429d      	cmp	r5, r3
 800ba82:	461a      	mov	r2, r3
 800ba84:	d30b      	bcc.n	800ba9e <quorem+0x100>
 800ba86:	613c      	str	r4, [r7, #16]
 800ba88:	3601      	adds	r6, #1
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	b003      	add	sp, #12
 800ba8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba92:	6812      	ldr	r2, [r2, #0]
 800ba94:	3b04      	subs	r3, #4
 800ba96:	2a00      	cmp	r2, #0
 800ba98:	d1cb      	bne.n	800ba32 <quorem+0x94>
 800ba9a:	3c01      	subs	r4, #1
 800ba9c:	e7c6      	b.n	800ba2c <quorem+0x8e>
 800ba9e:	6812      	ldr	r2, [r2, #0]
 800baa0:	3b04      	subs	r3, #4
 800baa2:	2a00      	cmp	r2, #0
 800baa4:	d1ef      	bne.n	800ba86 <quorem+0xe8>
 800baa6:	3c01      	subs	r4, #1
 800baa8:	e7ea      	b.n	800ba80 <quorem+0xe2>
 800baaa:	2000      	movs	r0, #0
 800baac:	e7ee      	b.n	800ba8c <quorem+0xee>
	...

0800bab0 <_dtoa_r>:
 800bab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab4:	69c7      	ldr	r7, [r0, #28]
 800bab6:	b097      	sub	sp, #92	@ 0x5c
 800bab8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800babc:	ec55 4b10 	vmov	r4, r5, d0
 800bac0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bac2:	9107      	str	r1, [sp, #28]
 800bac4:	4681      	mov	r9, r0
 800bac6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bac8:	9311      	str	r3, [sp, #68]	@ 0x44
 800baca:	b97f      	cbnz	r7, 800baec <_dtoa_r+0x3c>
 800bacc:	2010      	movs	r0, #16
 800bace:	f000 fe09 	bl	800c6e4 <malloc>
 800bad2:	4602      	mov	r2, r0
 800bad4:	f8c9 001c 	str.w	r0, [r9, #28]
 800bad8:	b920      	cbnz	r0, 800bae4 <_dtoa_r+0x34>
 800bada:	4ba9      	ldr	r3, [pc, #676]	@ (800bd80 <_dtoa_r+0x2d0>)
 800badc:	21ef      	movs	r1, #239	@ 0xef
 800bade:	48a9      	ldr	r0, [pc, #676]	@ (800bd84 <_dtoa_r+0x2d4>)
 800bae0:	f001 fe34 	bl	800d74c <__assert_func>
 800bae4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bae8:	6007      	str	r7, [r0, #0]
 800baea:	60c7      	str	r7, [r0, #12]
 800baec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800baf0:	6819      	ldr	r1, [r3, #0]
 800baf2:	b159      	cbz	r1, 800bb0c <_dtoa_r+0x5c>
 800baf4:	685a      	ldr	r2, [r3, #4]
 800baf6:	604a      	str	r2, [r1, #4]
 800baf8:	2301      	movs	r3, #1
 800bafa:	4093      	lsls	r3, r2
 800bafc:	608b      	str	r3, [r1, #8]
 800bafe:	4648      	mov	r0, r9
 800bb00:	f000 fee6 	bl	800c8d0 <_Bfree>
 800bb04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb08:	2200      	movs	r2, #0
 800bb0a:	601a      	str	r2, [r3, #0]
 800bb0c:	1e2b      	subs	r3, r5, #0
 800bb0e:	bfb9      	ittee	lt
 800bb10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bb14:	9305      	strlt	r3, [sp, #20]
 800bb16:	2300      	movge	r3, #0
 800bb18:	6033      	strge	r3, [r6, #0]
 800bb1a:	9f05      	ldr	r7, [sp, #20]
 800bb1c:	4b9a      	ldr	r3, [pc, #616]	@ (800bd88 <_dtoa_r+0x2d8>)
 800bb1e:	bfbc      	itt	lt
 800bb20:	2201      	movlt	r2, #1
 800bb22:	6032      	strlt	r2, [r6, #0]
 800bb24:	43bb      	bics	r3, r7
 800bb26:	d112      	bne.n	800bb4e <_dtoa_r+0x9e>
 800bb28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bb2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bb2e:	6013      	str	r3, [r2, #0]
 800bb30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bb34:	4323      	orrs	r3, r4
 800bb36:	f000 855a 	beq.w	800c5ee <_dtoa_r+0xb3e>
 800bb3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb3c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bd9c <_dtoa_r+0x2ec>
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	f000 855c 	beq.w	800c5fe <_dtoa_r+0xb4e>
 800bb46:	f10a 0303 	add.w	r3, sl, #3
 800bb4a:	f000 bd56 	b.w	800c5fa <_dtoa_r+0xb4a>
 800bb4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bb52:	2200      	movs	r2, #0
 800bb54:	ec51 0b17 	vmov	r0, r1, d7
 800bb58:	2300      	movs	r3, #0
 800bb5a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bb5e:	f7f4 ffbb 	bl	8000ad8 <__aeabi_dcmpeq>
 800bb62:	4680      	mov	r8, r0
 800bb64:	b158      	cbz	r0, 800bb7e <_dtoa_r+0xce>
 800bb66:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bb68:	2301      	movs	r3, #1
 800bb6a:	6013      	str	r3, [r2, #0]
 800bb6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb6e:	b113      	cbz	r3, 800bb76 <_dtoa_r+0xc6>
 800bb70:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb72:	4b86      	ldr	r3, [pc, #536]	@ (800bd8c <_dtoa_r+0x2dc>)
 800bb74:	6013      	str	r3, [r2, #0]
 800bb76:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bda0 <_dtoa_r+0x2f0>
 800bb7a:	f000 bd40 	b.w	800c5fe <_dtoa_r+0xb4e>
 800bb7e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bb82:	aa14      	add	r2, sp, #80	@ 0x50
 800bb84:	a915      	add	r1, sp, #84	@ 0x54
 800bb86:	4648      	mov	r0, r9
 800bb88:	f001 f984 	bl	800ce94 <__d2b>
 800bb8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bb90:	9002      	str	r0, [sp, #8]
 800bb92:	2e00      	cmp	r6, #0
 800bb94:	d078      	beq.n	800bc88 <_dtoa_r+0x1d8>
 800bb96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb98:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bb9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bba0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bba4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bba8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bbac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	4b76      	ldr	r3, [pc, #472]	@ (800bd90 <_dtoa_r+0x2e0>)
 800bbb6:	f7f4 fb6f 	bl	8000298 <__aeabi_dsub>
 800bbba:	a36b      	add	r3, pc, #428	@ (adr r3, 800bd68 <_dtoa_r+0x2b8>)
 800bbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc0:	f7f4 fd22 	bl	8000608 <__aeabi_dmul>
 800bbc4:	a36a      	add	r3, pc, #424	@ (adr r3, 800bd70 <_dtoa_r+0x2c0>)
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	f7f4 fb67 	bl	800029c <__adddf3>
 800bbce:	4604      	mov	r4, r0
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	460d      	mov	r5, r1
 800bbd4:	f7f4 fcae 	bl	8000534 <__aeabi_i2d>
 800bbd8:	a367      	add	r3, pc, #412	@ (adr r3, 800bd78 <_dtoa_r+0x2c8>)
 800bbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbde:	f7f4 fd13 	bl	8000608 <__aeabi_dmul>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	4620      	mov	r0, r4
 800bbe8:	4629      	mov	r1, r5
 800bbea:	f7f4 fb57 	bl	800029c <__adddf3>
 800bbee:	4604      	mov	r4, r0
 800bbf0:	460d      	mov	r5, r1
 800bbf2:	f7f4 ffb9 	bl	8000b68 <__aeabi_d2iz>
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	4607      	mov	r7, r0
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	4629      	mov	r1, r5
 800bc00:	f7f4 ff74 	bl	8000aec <__aeabi_dcmplt>
 800bc04:	b140      	cbz	r0, 800bc18 <_dtoa_r+0x168>
 800bc06:	4638      	mov	r0, r7
 800bc08:	f7f4 fc94 	bl	8000534 <__aeabi_i2d>
 800bc0c:	4622      	mov	r2, r4
 800bc0e:	462b      	mov	r3, r5
 800bc10:	f7f4 ff62 	bl	8000ad8 <__aeabi_dcmpeq>
 800bc14:	b900      	cbnz	r0, 800bc18 <_dtoa_r+0x168>
 800bc16:	3f01      	subs	r7, #1
 800bc18:	2f16      	cmp	r7, #22
 800bc1a:	d852      	bhi.n	800bcc2 <_dtoa_r+0x212>
 800bc1c:	4b5d      	ldr	r3, [pc, #372]	@ (800bd94 <_dtoa_r+0x2e4>)
 800bc1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc2a:	f7f4 ff5f 	bl	8000aec <__aeabi_dcmplt>
 800bc2e:	2800      	cmp	r0, #0
 800bc30:	d049      	beq.n	800bcc6 <_dtoa_r+0x216>
 800bc32:	3f01      	subs	r7, #1
 800bc34:	2300      	movs	r3, #0
 800bc36:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bc3a:	1b9b      	subs	r3, r3, r6
 800bc3c:	1e5a      	subs	r2, r3, #1
 800bc3e:	bf45      	ittet	mi
 800bc40:	f1c3 0301 	rsbmi	r3, r3, #1
 800bc44:	9300      	strmi	r3, [sp, #0]
 800bc46:	2300      	movpl	r3, #0
 800bc48:	2300      	movmi	r3, #0
 800bc4a:	9206      	str	r2, [sp, #24]
 800bc4c:	bf54      	ite	pl
 800bc4e:	9300      	strpl	r3, [sp, #0]
 800bc50:	9306      	strmi	r3, [sp, #24]
 800bc52:	2f00      	cmp	r7, #0
 800bc54:	db39      	blt.n	800bcca <_dtoa_r+0x21a>
 800bc56:	9b06      	ldr	r3, [sp, #24]
 800bc58:	970d      	str	r7, [sp, #52]	@ 0x34
 800bc5a:	443b      	add	r3, r7
 800bc5c:	9306      	str	r3, [sp, #24]
 800bc5e:	2300      	movs	r3, #0
 800bc60:	9308      	str	r3, [sp, #32]
 800bc62:	9b07      	ldr	r3, [sp, #28]
 800bc64:	2b09      	cmp	r3, #9
 800bc66:	d863      	bhi.n	800bd30 <_dtoa_r+0x280>
 800bc68:	2b05      	cmp	r3, #5
 800bc6a:	bfc4      	itt	gt
 800bc6c:	3b04      	subgt	r3, #4
 800bc6e:	9307      	strgt	r3, [sp, #28]
 800bc70:	9b07      	ldr	r3, [sp, #28]
 800bc72:	f1a3 0302 	sub.w	r3, r3, #2
 800bc76:	bfcc      	ite	gt
 800bc78:	2400      	movgt	r4, #0
 800bc7a:	2401      	movle	r4, #1
 800bc7c:	2b03      	cmp	r3, #3
 800bc7e:	d863      	bhi.n	800bd48 <_dtoa_r+0x298>
 800bc80:	e8df f003 	tbb	[pc, r3]
 800bc84:	2b375452 	.word	0x2b375452
 800bc88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bc8c:	441e      	add	r6, r3
 800bc8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bc92:	2b20      	cmp	r3, #32
 800bc94:	bfc1      	itttt	gt
 800bc96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bc9a:	409f      	lslgt	r7, r3
 800bc9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bca0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bca4:	bfd6      	itet	le
 800bca6:	f1c3 0320 	rsble	r3, r3, #32
 800bcaa:	ea47 0003 	orrgt.w	r0, r7, r3
 800bcae:	fa04 f003 	lslle.w	r0, r4, r3
 800bcb2:	f7f4 fc2f 	bl	8000514 <__aeabi_ui2d>
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bcbc:	3e01      	subs	r6, #1
 800bcbe:	9212      	str	r2, [sp, #72]	@ 0x48
 800bcc0:	e776      	b.n	800bbb0 <_dtoa_r+0x100>
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e7b7      	b.n	800bc36 <_dtoa_r+0x186>
 800bcc6:	9010      	str	r0, [sp, #64]	@ 0x40
 800bcc8:	e7b6      	b.n	800bc38 <_dtoa_r+0x188>
 800bcca:	9b00      	ldr	r3, [sp, #0]
 800bccc:	1bdb      	subs	r3, r3, r7
 800bcce:	9300      	str	r3, [sp, #0]
 800bcd0:	427b      	negs	r3, r7
 800bcd2:	9308      	str	r3, [sp, #32]
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	930d      	str	r3, [sp, #52]	@ 0x34
 800bcd8:	e7c3      	b.n	800bc62 <_dtoa_r+0x1b2>
 800bcda:	2301      	movs	r3, #1
 800bcdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bce0:	eb07 0b03 	add.w	fp, r7, r3
 800bce4:	f10b 0301 	add.w	r3, fp, #1
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	9303      	str	r3, [sp, #12]
 800bcec:	bfb8      	it	lt
 800bcee:	2301      	movlt	r3, #1
 800bcf0:	e006      	b.n	800bd00 <_dtoa_r+0x250>
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	dd28      	ble.n	800bd4e <_dtoa_r+0x29e>
 800bcfc:	469b      	mov	fp, r3
 800bcfe:	9303      	str	r3, [sp, #12]
 800bd00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bd04:	2100      	movs	r1, #0
 800bd06:	2204      	movs	r2, #4
 800bd08:	f102 0514 	add.w	r5, r2, #20
 800bd0c:	429d      	cmp	r5, r3
 800bd0e:	d926      	bls.n	800bd5e <_dtoa_r+0x2ae>
 800bd10:	6041      	str	r1, [r0, #4]
 800bd12:	4648      	mov	r0, r9
 800bd14:	f000 fd9c 	bl	800c850 <_Balloc>
 800bd18:	4682      	mov	sl, r0
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	d142      	bne.n	800bda4 <_dtoa_r+0x2f4>
 800bd1e:	4b1e      	ldr	r3, [pc, #120]	@ (800bd98 <_dtoa_r+0x2e8>)
 800bd20:	4602      	mov	r2, r0
 800bd22:	f240 11af 	movw	r1, #431	@ 0x1af
 800bd26:	e6da      	b.n	800bade <_dtoa_r+0x2e>
 800bd28:	2300      	movs	r3, #0
 800bd2a:	e7e3      	b.n	800bcf4 <_dtoa_r+0x244>
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	e7d5      	b.n	800bcdc <_dtoa_r+0x22c>
 800bd30:	2401      	movs	r4, #1
 800bd32:	2300      	movs	r3, #0
 800bd34:	9307      	str	r3, [sp, #28]
 800bd36:	9409      	str	r4, [sp, #36]	@ 0x24
 800bd38:	f04f 3bff 	mov.w	fp, #4294967295
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f8cd b00c 	str.w	fp, [sp, #12]
 800bd42:	2312      	movs	r3, #18
 800bd44:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd46:	e7db      	b.n	800bd00 <_dtoa_r+0x250>
 800bd48:	2301      	movs	r3, #1
 800bd4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd4c:	e7f4      	b.n	800bd38 <_dtoa_r+0x288>
 800bd4e:	f04f 0b01 	mov.w	fp, #1
 800bd52:	f8cd b00c 	str.w	fp, [sp, #12]
 800bd56:	465b      	mov	r3, fp
 800bd58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bd5c:	e7d0      	b.n	800bd00 <_dtoa_r+0x250>
 800bd5e:	3101      	adds	r1, #1
 800bd60:	0052      	lsls	r2, r2, #1
 800bd62:	e7d1      	b.n	800bd08 <_dtoa_r+0x258>
 800bd64:	f3af 8000 	nop.w
 800bd68:	636f4361 	.word	0x636f4361
 800bd6c:	3fd287a7 	.word	0x3fd287a7
 800bd70:	8b60c8b3 	.word	0x8b60c8b3
 800bd74:	3fc68a28 	.word	0x3fc68a28
 800bd78:	509f79fb 	.word	0x509f79fb
 800bd7c:	3fd34413 	.word	0x3fd34413
 800bd80:	0800f971 	.word	0x0800f971
 800bd84:	0800f988 	.word	0x0800f988
 800bd88:	7ff00000 	.word	0x7ff00000
 800bd8c:	0800f941 	.word	0x0800f941
 800bd90:	3ff80000 	.word	0x3ff80000
 800bd94:	0800fad8 	.word	0x0800fad8
 800bd98:	0800f9e0 	.word	0x0800f9e0
 800bd9c:	0800f96d 	.word	0x0800f96d
 800bda0:	0800f940 	.word	0x0800f940
 800bda4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bda8:	6018      	str	r0, [r3, #0]
 800bdaa:	9b03      	ldr	r3, [sp, #12]
 800bdac:	2b0e      	cmp	r3, #14
 800bdae:	f200 80a1 	bhi.w	800bef4 <_dtoa_r+0x444>
 800bdb2:	2c00      	cmp	r4, #0
 800bdb4:	f000 809e 	beq.w	800bef4 <_dtoa_r+0x444>
 800bdb8:	2f00      	cmp	r7, #0
 800bdba:	dd33      	ble.n	800be24 <_dtoa_r+0x374>
 800bdbc:	4b9c      	ldr	r3, [pc, #624]	@ (800c030 <_dtoa_r+0x580>)
 800bdbe:	f007 020f 	and.w	r2, r7, #15
 800bdc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdc6:	ed93 7b00 	vldr	d7, [r3]
 800bdca:	05f8      	lsls	r0, r7, #23
 800bdcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bdd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bdd4:	d516      	bpl.n	800be04 <_dtoa_r+0x354>
 800bdd6:	4b97      	ldr	r3, [pc, #604]	@ (800c034 <_dtoa_r+0x584>)
 800bdd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bddc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bde0:	f7f4 fd3c 	bl	800085c <__aeabi_ddiv>
 800bde4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bde8:	f004 040f 	and.w	r4, r4, #15
 800bdec:	2603      	movs	r6, #3
 800bdee:	4d91      	ldr	r5, [pc, #580]	@ (800c034 <_dtoa_r+0x584>)
 800bdf0:	b954      	cbnz	r4, 800be08 <_dtoa_r+0x358>
 800bdf2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdfa:	f7f4 fd2f 	bl	800085c <__aeabi_ddiv>
 800bdfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be02:	e028      	b.n	800be56 <_dtoa_r+0x3a6>
 800be04:	2602      	movs	r6, #2
 800be06:	e7f2      	b.n	800bdee <_dtoa_r+0x33e>
 800be08:	07e1      	lsls	r1, r4, #31
 800be0a:	d508      	bpl.n	800be1e <_dtoa_r+0x36e>
 800be0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be14:	f7f4 fbf8 	bl	8000608 <__aeabi_dmul>
 800be18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be1c:	3601      	adds	r6, #1
 800be1e:	1064      	asrs	r4, r4, #1
 800be20:	3508      	adds	r5, #8
 800be22:	e7e5      	b.n	800bdf0 <_dtoa_r+0x340>
 800be24:	f000 80af 	beq.w	800bf86 <_dtoa_r+0x4d6>
 800be28:	427c      	negs	r4, r7
 800be2a:	4b81      	ldr	r3, [pc, #516]	@ (800c030 <_dtoa_r+0x580>)
 800be2c:	4d81      	ldr	r5, [pc, #516]	@ (800c034 <_dtoa_r+0x584>)
 800be2e:	f004 020f 	and.w	r2, r4, #15
 800be32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800be3e:	f7f4 fbe3 	bl	8000608 <__aeabi_dmul>
 800be42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be46:	1124      	asrs	r4, r4, #4
 800be48:	2300      	movs	r3, #0
 800be4a:	2602      	movs	r6, #2
 800be4c:	2c00      	cmp	r4, #0
 800be4e:	f040 808f 	bne.w	800bf70 <_dtoa_r+0x4c0>
 800be52:	2b00      	cmp	r3, #0
 800be54:	d1d3      	bne.n	800bdfe <_dtoa_r+0x34e>
 800be56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	f000 8094 	beq.w	800bf8a <_dtoa_r+0x4da>
 800be62:	4b75      	ldr	r3, [pc, #468]	@ (800c038 <_dtoa_r+0x588>)
 800be64:	2200      	movs	r2, #0
 800be66:	4620      	mov	r0, r4
 800be68:	4629      	mov	r1, r5
 800be6a:	f7f4 fe3f 	bl	8000aec <__aeabi_dcmplt>
 800be6e:	2800      	cmp	r0, #0
 800be70:	f000 808b 	beq.w	800bf8a <_dtoa_r+0x4da>
 800be74:	9b03      	ldr	r3, [sp, #12]
 800be76:	2b00      	cmp	r3, #0
 800be78:	f000 8087 	beq.w	800bf8a <_dtoa_r+0x4da>
 800be7c:	f1bb 0f00 	cmp.w	fp, #0
 800be80:	dd34      	ble.n	800beec <_dtoa_r+0x43c>
 800be82:	4620      	mov	r0, r4
 800be84:	4b6d      	ldr	r3, [pc, #436]	@ (800c03c <_dtoa_r+0x58c>)
 800be86:	2200      	movs	r2, #0
 800be88:	4629      	mov	r1, r5
 800be8a:	f7f4 fbbd 	bl	8000608 <__aeabi_dmul>
 800be8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be92:	f107 38ff 	add.w	r8, r7, #4294967295
 800be96:	3601      	adds	r6, #1
 800be98:	465c      	mov	r4, fp
 800be9a:	4630      	mov	r0, r6
 800be9c:	f7f4 fb4a 	bl	8000534 <__aeabi_i2d>
 800bea0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bea4:	f7f4 fbb0 	bl	8000608 <__aeabi_dmul>
 800bea8:	4b65      	ldr	r3, [pc, #404]	@ (800c040 <_dtoa_r+0x590>)
 800beaa:	2200      	movs	r2, #0
 800beac:	f7f4 f9f6 	bl	800029c <__adddf3>
 800beb0:	4605      	mov	r5, r0
 800beb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800beb6:	2c00      	cmp	r4, #0
 800beb8:	d16a      	bne.n	800bf90 <_dtoa_r+0x4e0>
 800beba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bebe:	4b61      	ldr	r3, [pc, #388]	@ (800c044 <_dtoa_r+0x594>)
 800bec0:	2200      	movs	r2, #0
 800bec2:	f7f4 f9e9 	bl	8000298 <__aeabi_dsub>
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bece:	462a      	mov	r2, r5
 800bed0:	4633      	mov	r3, r6
 800bed2:	f7f4 fe29 	bl	8000b28 <__aeabi_dcmpgt>
 800bed6:	2800      	cmp	r0, #0
 800bed8:	f040 8298 	bne.w	800c40c <_dtoa_r+0x95c>
 800bedc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bee0:	462a      	mov	r2, r5
 800bee2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bee6:	f7f4 fe01 	bl	8000aec <__aeabi_dcmplt>
 800beea:	bb38      	cbnz	r0, 800bf3c <_dtoa_r+0x48c>
 800beec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bef0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bef4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f2c0 8157 	blt.w	800c1aa <_dtoa_r+0x6fa>
 800befc:	2f0e      	cmp	r7, #14
 800befe:	f300 8154 	bgt.w	800c1aa <_dtoa_r+0x6fa>
 800bf02:	4b4b      	ldr	r3, [pc, #300]	@ (800c030 <_dtoa_r+0x580>)
 800bf04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf08:	ed93 7b00 	vldr	d7, [r3]
 800bf0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	ed8d 7b00 	vstr	d7, [sp]
 800bf14:	f280 80e5 	bge.w	800c0e2 <_dtoa_r+0x632>
 800bf18:	9b03      	ldr	r3, [sp, #12]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	f300 80e1 	bgt.w	800c0e2 <_dtoa_r+0x632>
 800bf20:	d10c      	bne.n	800bf3c <_dtoa_r+0x48c>
 800bf22:	4b48      	ldr	r3, [pc, #288]	@ (800c044 <_dtoa_r+0x594>)
 800bf24:	2200      	movs	r2, #0
 800bf26:	ec51 0b17 	vmov	r0, r1, d7
 800bf2a:	f7f4 fb6d 	bl	8000608 <__aeabi_dmul>
 800bf2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf32:	f7f4 fdef 	bl	8000b14 <__aeabi_dcmpge>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	f000 8266 	beq.w	800c408 <_dtoa_r+0x958>
 800bf3c:	2400      	movs	r4, #0
 800bf3e:	4625      	mov	r5, r4
 800bf40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf42:	4656      	mov	r6, sl
 800bf44:	ea6f 0803 	mvn.w	r8, r3
 800bf48:	2700      	movs	r7, #0
 800bf4a:	4621      	mov	r1, r4
 800bf4c:	4648      	mov	r0, r9
 800bf4e:	f000 fcbf 	bl	800c8d0 <_Bfree>
 800bf52:	2d00      	cmp	r5, #0
 800bf54:	f000 80bd 	beq.w	800c0d2 <_dtoa_r+0x622>
 800bf58:	b12f      	cbz	r7, 800bf66 <_dtoa_r+0x4b6>
 800bf5a:	42af      	cmp	r7, r5
 800bf5c:	d003      	beq.n	800bf66 <_dtoa_r+0x4b6>
 800bf5e:	4639      	mov	r1, r7
 800bf60:	4648      	mov	r0, r9
 800bf62:	f000 fcb5 	bl	800c8d0 <_Bfree>
 800bf66:	4629      	mov	r1, r5
 800bf68:	4648      	mov	r0, r9
 800bf6a:	f000 fcb1 	bl	800c8d0 <_Bfree>
 800bf6e:	e0b0      	b.n	800c0d2 <_dtoa_r+0x622>
 800bf70:	07e2      	lsls	r2, r4, #31
 800bf72:	d505      	bpl.n	800bf80 <_dtoa_r+0x4d0>
 800bf74:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bf78:	f7f4 fb46 	bl	8000608 <__aeabi_dmul>
 800bf7c:	3601      	adds	r6, #1
 800bf7e:	2301      	movs	r3, #1
 800bf80:	1064      	asrs	r4, r4, #1
 800bf82:	3508      	adds	r5, #8
 800bf84:	e762      	b.n	800be4c <_dtoa_r+0x39c>
 800bf86:	2602      	movs	r6, #2
 800bf88:	e765      	b.n	800be56 <_dtoa_r+0x3a6>
 800bf8a:	9c03      	ldr	r4, [sp, #12]
 800bf8c:	46b8      	mov	r8, r7
 800bf8e:	e784      	b.n	800be9a <_dtoa_r+0x3ea>
 800bf90:	4b27      	ldr	r3, [pc, #156]	@ (800c030 <_dtoa_r+0x580>)
 800bf92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bf98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf9c:	4454      	add	r4, sl
 800bf9e:	2900      	cmp	r1, #0
 800bfa0:	d054      	beq.n	800c04c <_dtoa_r+0x59c>
 800bfa2:	4929      	ldr	r1, [pc, #164]	@ (800c048 <_dtoa_r+0x598>)
 800bfa4:	2000      	movs	r0, #0
 800bfa6:	f7f4 fc59 	bl	800085c <__aeabi_ddiv>
 800bfaa:	4633      	mov	r3, r6
 800bfac:	462a      	mov	r2, r5
 800bfae:	f7f4 f973 	bl	8000298 <__aeabi_dsub>
 800bfb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bfb6:	4656      	mov	r6, sl
 800bfb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfbc:	f7f4 fdd4 	bl	8000b68 <__aeabi_d2iz>
 800bfc0:	4605      	mov	r5, r0
 800bfc2:	f7f4 fab7 	bl	8000534 <__aeabi_i2d>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	460b      	mov	r3, r1
 800bfca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfce:	f7f4 f963 	bl	8000298 <__aeabi_dsub>
 800bfd2:	3530      	adds	r5, #48	@ 0x30
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bfdc:	f806 5b01 	strb.w	r5, [r6], #1
 800bfe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bfe4:	f7f4 fd82 	bl	8000aec <__aeabi_dcmplt>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	d172      	bne.n	800c0d2 <_dtoa_r+0x622>
 800bfec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bff0:	4911      	ldr	r1, [pc, #68]	@ (800c038 <_dtoa_r+0x588>)
 800bff2:	2000      	movs	r0, #0
 800bff4:	f7f4 f950 	bl	8000298 <__aeabi_dsub>
 800bff8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bffc:	f7f4 fd76 	bl	8000aec <__aeabi_dcmplt>
 800c000:	2800      	cmp	r0, #0
 800c002:	f040 80b4 	bne.w	800c16e <_dtoa_r+0x6be>
 800c006:	42a6      	cmp	r6, r4
 800c008:	f43f af70 	beq.w	800beec <_dtoa_r+0x43c>
 800c00c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c010:	4b0a      	ldr	r3, [pc, #40]	@ (800c03c <_dtoa_r+0x58c>)
 800c012:	2200      	movs	r2, #0
 800c014:	f7f4 faf8 	bl	8000608 <__aeabi_dmul>
 800c018:	4b08      	ldr	r3, [pc, #32]	@ (800c03c <_dtoa_r+0x58c>)
 800c01a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c01e:	2200      	movs	r2, #0
 800c020:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c024:	f7f4 faf0 	bl	8000608 <__aeabi_dmul>
 800c028:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c02c:	e7c4      	b.n	800bfb8 <_dtoa_r+0x508>
 800c02e:	bf00      	nop
 800c030:	0800fad8 	.word	0x0800fad8
 800c034:	0800fab0 	.word	0x0800fab0
 800c038:	3ff00000 	.word	0x3ff00000
 800c03c:	40240000 	.word	0x40240000
 800c040:	401c0000 	.word	0x401c0000
 800c044:	40140000 	.word	0x40140000
 800c048:	3fe00000 	.word	0x3fe00000
 800c04c:	4631      	mov	r1, r6
 800c04e:	4628      	mov	r0, r5
 800c050:	f7f4 fada 	bl	8000608 <__aeabi_dmul>
 800c054:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c058:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c05a:	4656      	mov	r6, sl
 800c05c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c060:	f7f4 fd82 	bl	8000b68 <__aeabi_d2iz>
 800c064:	4605      	mov	r5, r0
 800c066:	f7f4 fa65 	bl	8000534 <__aeabi_i2d>
 800c06a:	4602      	mov	r2, r0
 800c06c:	460b      	mov	r3, r1
 800c06e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c072:	f7f4 f911 	bl	8000298 <__aeabi_dsub>
 800c076:	3530      	adds	r5, #48	@ 0x30
 800c078:	f806 5b01 	strb.w	r5, [r6], #1
 800c07c:	4602      	mov	r2, r0
 800c07e:	460b      	mov	r3, r1
 800c080:	42a6      	cmp	r6, r4
 800c082:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c086:	f04f 0200 	mov.w	r2, #0
 800c08a:	d124      	bne.n	800c0d6 <_dtoa_r+0x626>
 800c08c:	4baf      	ldr	r3, [pc, #700]	@ (800c34c <_dtoa_r+0x89c>)
 800c08e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c092:	f7f4 f903 	bl	800029c <__adddf3>
 800c096:	4602      	mov	r2, r0
 800c098:	460b      	mov	r3, r1
 800c09a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c09e:	f7f4 fd43 	bl	8000b28 <__aeabi_dcmpgt>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d163      	bne.n	800c16e <_dtoa_r+0x6be>
 800c0a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c0aa:	49a8      	ldr	r1, [pc, #672]	@ (800c34c <_dtoa_r+0x89c>)
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	f7f4 f8f3 	bl	8000298 <__aeabi_dsub>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0ba:	f7f4 fd17 	bl	8000aec <__aeabi_dcmplt>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	f43f af14 	beq.w	800beec <_dtoa_r+0x43c>
 800c0c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c0c6:	1e73      	subs	r3, r6, #1
 800c0c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c0ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c0ce:	2b30      	cmp	r3, #48	@ 0x30
 800c0d0:	d0f8      	beq.n	800c0c4 <_dtoa_r+0x614>
 800c0d2:	4647      	mov	r7, r8
 800c0d4:	e03b      	b.n	800c14e <_dtoa_r+0x69e>
 800c0d6:	4b9e      	ldr	r3, [pc, #632]	@ (800c350 <_dtoa_r+0x8a0>)
 800c0d8:	f7f4 fa96 	bl	8000608 <__aeabi_dmul>
 800c0dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0e0:	e7bc      	b.n	800c05c <_dtoa_r+0x5ac>
 800c0e2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c0e6:	4656      	mov	r6, sl
 800c0e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0ec:	4620      	mov	r0, r4
 800c0ee:	4629      	mov	r1, r5
 800c0f0:	f7f4 fbb4 	bl	800085c <__aeabi_ddiv>
 800c0f4:	f7f4 fd38 	bl	8000b68 <__aeabi_d2iz>
 800c0f8:	4680      	mov	r8, r0
 800c0fa:	f7f4 fa1b 	bl	8000534 <__aeabi_i2d>
 800c0fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c102:	f7f4 fa81 	bl	8000608 <__aeabi_dmul>
 800c106:	4602      	mov	r2, r0
 800c108:	460b      	mov	r3, r1
 800c10a:	4620      	mov	r0, r4
 800c10c:	4629      	mov	r1, r5
 800c10e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c112:	f7f4 f8c1 	bl	8000298 <__aeabi_dsub>
 800c116:	f806 4b01 	strb.w	r4, [r6], #1
 800c11a:	9d03      	ldr	r5, [sp, #12]
 800c11c:	eba6 040a 	sub.w	r4, r6, sl
 800c120:	42a5      	cmp	r5, r4
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	d133      	bne.n	800c190 <_dtoa_r+0x6e0>
 800c128:	f7f4 f8b8 	bl	800029c <__adddf3>
 800c12c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c130:	4604      	mov	r4, r0
 800c132:	460d      	mov	r5, r1
 800c134:	f7f4 fcf8 	bl	8000b28 <__aeabi_dcmpgt>
 800c138:	b9c0      	cbnz	r0, 800c16c <_dtoa_r+0x6bc>
 800c13a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c13e:	4620      	mov	r0, r4
 800c140:	4629      	mov	r1, r5
 800c142:	f7f4 fcc9 	bl	8000ad8 <__aeabi_dcmpeq>
 800c146:	b110      	cbz	r0, 800c14e <_dtoa_r+0x69e>
 800c148:	f018 0f01 	tst.w	r8, #1
 800c14c:	d10e      	bne.n	800c16c <_dtoa_r+0x6bc>
 800c14e:	9902      	ldr	r1, [sp, #8]
 800c150:	4648      	mov	r0, r9
 800c152:	f000 fbbd 	bl	800c8d0 <_Bfree>
 800c156:	2300      	movs	r3, #0
 800c158:	7033      	strb	r3, [r6, #0]
 800c15a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c15c:	3701      	adds	r7, #1
 800c15e:	601f      	str	r7, [r3, #0]
 800c160:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c162:	2b00      	cmp	r3, #0
 800c164:	f000 824b 	beq.w	800c5fe <_dtoa_r+0xb4e>
 800c168:	601e      	str	r6, [r3, #0]
 800c16a:	e248      	b.n	800c5fe <_dtoa_r+0xb4e>
 800c16c:	46b8      	mov	r8, r7
 800c16e:	4633      	mov	r3, r6
 800c170:	461e      	mov	r6, r3
 800c172:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c176:	2a39      	cmp	r2, #57	@ 0x39
 800c178:	d106      	bne.n	800c188 <_dtoa_r+0x6d8>
 800c17a:	459a      	cmp	sl, r3
 800c17c:	d1f8      	bne.n	800c170 <_dtoa_r+0x6c0>
 800c17e:	2230      	movs	r2, #48	@ 0x30
 800c180:	f108 0801 	add.w	r8, r8, #1
 800c184:	f88a 2000 	strb.w	r2, [sl]
 800c188:	781a      	ldrb	r2, [r3, #0]
 800c18a:	3201      	adds	r2, #1
 800c18c:	701a      	strb	r2, [r3, #0]
 800c18e:	e7a0      	b.n	800c0d2 <_dtoa_r+0x622>
 800c190:	4b6f      	ldr	r3, [pc, #444]	@ (800c350 <_dtoa_r+0x8a0>)
 800c192:	2200      	movs	r2, #0
 800c194:	f7f4 fa38 	bl	8000608 <__aeabi_dmul>
 800c198:	2200      	movs	r2, #0
 800c19a:	2300      	movs	r3, #0
 800c19c:	4604      	mov	r4, r0
 800c19e:	460d      	mov	r5, r1
 800c1a0:	f7f4 fc9a 	bl	8000ad8 <__aeabi_dcmpeq>
 800c1a4:	2800      	cmp	r0, #0
 800c1a6:	d09f      	beq.n	800c0e8 <_dtoa_r+0x638>
 800c1a8:	e7d1      	b.n	800c14e <_dtoa_r+0x69e>
 800c1aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1ac:	2a00      	cmp	r2, #0
 800c1ae:	f000 80ea 	beq.w	800c386 <_dtoa_r+0x8d6>
 800c1b2:	9a07      	ldr	r2, [sp, #28]
 800c1b4:	2a01      	cmp	r2, #1
 800c1b6:	f300 80cd 	bgt.w	800c354 <_dtoa_r+0x8a4>
 800c1ba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c1bc:	2a00      	cmp	r2, #0
 800c1be:	f000 80c1 	beq.w	800c344 <_dtoa_r+0x894>
 800c1c2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c1c6:	9c08      	ldr	r4, [sp, #32]
 800c1c8:	9e00      	ldr	r6, [sp, #0]
 800c1ca:	9a00      	ldr	r2, [sp, #0]
 800c1cc:	441a      	add	r2, r3
 800c1ce:	9200      	str	r2, [sp, #0]
 800c1d0:	9a06      	ldr	r2, [sp, #24]
 800c1d2:	2101      	movs	r1, #1
 800c1d4:	441a      	add	r2, r3
 800c1d6:	4648      	mov	r0, r9
 800c1d8:	9206      	str	r2, [sp, #24]
 800c1da:	f000 fc2d 	bl	800ca38 <__i2b>
 800c1de:	4605      	mov	r5, r0
 800c1e0:	b166      	cbz	r6, 800c1fc <_dtoa_r+0x74c>
 800c1e2:	9b06      	ldr	r3, [sp, #24]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	dd09      	ble.n	800c1fc <_dtoa_r+0x74c>
 800c1e8:	42b3      	cmp	r3, r6
 800c1ea:	9a00      	ldr	r2, [sp, #0]
 800c1ec:	bfa8      	it	ge
 800c1ee:	4633      	movge	r3, r6
 800c1f0:	1ad2      	subs	r2, r2, r3
 800c1f2:	9200      	str	r2, [sp, #0]
 800c1f4:	9a06      	ldr	r2, [sp, #24]
 800c1f6:	1af6      	subs	r6, r6, r3
 800c1f8:	1ad3      	subs	r3, r2, r3
 800c1fa:	9306      	str	r3, [sp, #24]
 800c1fc:	9b08      	ldr	r3, [sp, #32]
 800c1fe:	b30b      	cbz	r3, 800c244 <_dtoa_r+0x794>
 800c200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c202:	2b00      	cmp	r3, #0
 800c204:	f000 80c6 	beq.w	800c394 <_dtoa_r+0x8e4>
 800c208:	2c00      	cmp	r4, #0
 800c20a:	f000 80c0 	beq.w	800c38e <_dtoa_r+0x8de>
 800c20e:	4629      	mov	r1, r5
 800c210:	4622      	mov	r2, r4
 800c212:	4648      	mov	r0, r9
 800c214:	f000 fcc8 	bl	800cba8 <__pow5mult>
 800c218:	9a02      	ldr	r2, [sp, #8]
 800c21a:	4601      	mov	r1, r0
 800c21c:	4605      	mov	r5, r0
 800c21e:	4648      	mov	r0, r9
 800c220:	f000 fc20 	bl	800ca64 <__multiply>
 800c224:	9902      	ldr	r1, [sp, #8]
 800c226:	4680      	mov	r8, r0
 800c228:	4648      	mov	r0, r9
 800c22a:	f000 fb51 	bl	800c8d0 <_Bfree>
 800c22e:	9b08      	ldr	r3, [sp, #32]
 800c230:	1b1b      	subs	r3, r3, r4
 800c232:	9308      	str	r3, [sp, #32]
 800c234:	f000 80b1 	beq.w	800c39a <_dtoa_r+0x8ea>
 800c238:	9a08      	ldr	r2, [sp, #32]
 800c23a:	4641      	mov	r1, r8
 800c23c:	4648      	mov	r0, r9
 800c23e:	f000 fcb3 	bl	800cba8 <__pow5mult>
 800c242:	9002      	str	r0, [sp, #8]
 800c244:	2101      	movs	r1, #1
 800c246:	4648      	mov	r0, r9
 800c248:	f000 fbf6 	bl	800ca38 <__i2b>
 800c24c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c24e:	4604      	mov	r4, r0
 800c250:	2b00      	cmp	r3, #0
 800c252:	f000 81d8 	beq.w	800c606 <_dtoa_r+0xb56>
 800c256:	461a      	mov	r2, r3
 800c258:	4601      	mov	r1, r0
 800c25a:	4648      	mov	r0, r9
 800c25c:	f000 fca4 	bl	800cba8 <__pow5mult>
 800c260:	9b07      	ldr	r3, [sp, #28]
 800c262:	2b01      	cmp	r3, #1
 800c264:	4604      	mov	r4, r0
 800c266:	f300 809f 	bgt.w	800c3a8 <_dtoa_r+0x8f8>
 800c26a:	9b04      	ldr	r3, [sp, #16]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	f040 8097 	bne.w	800c3a0 <_dtoa_r+0x8f0>
 800c272:	9b05      	ldr	r3, [sp, #20]
 800c274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c278:	2b00      	cmp	r3, #0
 800c27a:	f040 8093 	bne.w	800c3a4 <_dtoa_r+0x8f4>
 800c27e:	9b05      	ldr	r3, [sp, #20]
 800c280:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c284:	0d1b      	lsrs	r3, r3, #20
 800c286:	051b      	lsls	r3, r3, #20
 800c288:	b133      	cbz	r3, 800c298 <_dtoa_r+0x7e8>
 800c28a:	9b00      	ldr	r3, [sp, #0]
 800c28c:	3301      	adds	r3, #1
 800c28e:	9300      	str	r3, [sp, #0]
 800c290:	9b06      	ldr	r3, [sp, #24]
 800c292:	3301      	adds	r3, #1
 800c294:	9306      	str	r3, [sp, #24]
 800c296:	2301      	movs	r3, #1
 800c298:	9308      	str	r3, [sp, #32]
 800c29a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	f000 81b8 	beq.w	800c612 <_dtoa_r+0xb62>
 800c2a2:	6923      	ldr	r3, [r4, #16]
 800c2a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c2a8:	6918      	ldr	r0, [r3, #16]
 800c2aa:	f000 fb79 	bl	800c9a0 <__hi0bits>
 800c2ae:	f1c0 0020 	rsb	r0, r0, #32
 800c2b2:	9b06      	ldr	r3, [sp, #24]
 800c2b4:	4418      	add	r0, r3
 800c2b6:	f010 001f 	ands.w	r0, r0, #31
 800c2ba:	f000 8082 	beq.w	800c3c2 <_dtoa_r+0x912>
 800c2be:	f1c0 0320 	rsb	r3, r0, #32
 800c2c2:	2b04      	cmp	r3, #4
 800c2c4:	dd73      	ble.n	800c3ae <_dtoa_r+0x8fe>
 800c2c6:	9b00      	ldr	r3, [sp, #0]
 800c2c8:	f1c0 001c 	rsb	r0, r0, #28
 800c2cc:	4403      	add	r3, r0
 800c2ce:	9300      	str	r3, [sp, #0]
 800c2d0:	9b06      	ldr	r3, [sp, #24]
 800c2d2:	4403      	add	r3, r0
 800c2d4:	4406      	add	r6, r0
 800c2d6:	9306      	str	r3, [sp, #24]
 800c2d8:	9b00      	ldr	r3, [sp, #0]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	dd05      	ble.n	800c2ea <_dtoa_r+0x83a>
 800c2de:	9902      	ldr	r1, [sp, #8]
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	4648      	mov	r0, r9
 800c2e4:	f000 fcba 	bl	800cc5c <__lshift>
 800c2e8:	9002      	str	r0, [sp, #8]
 800c2ea:	9b06      	ldr	r3, [sp, #24]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	dd05      	ble.n	800c2fc <_dtoa_r+0x84c>
 800c2f0:	4621      	mov	r1, r4
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	4648      	mov	r0, r9
 800c2f6:	f000 fcb1 	bl	800cc5c <__lshift>
 800c2fa:	4604      	mov	r4, r0
 800c2fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d061      	beq.n	800c3c6 <_dtoa_r+0x916>
 800c302:	9802      	ldr	r0, [sp, #8]
 800c304:	4621      	mov	r1, r4
 800c306:	f000 fd15 	bl	800cd34 <__mcmp>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	da5b      	bge.n	800c3c6 <_dtoa_r+0x916>
 800c30e:	2300      	movs	r3, #0
 800c310:	9902      	ldr	r1, [sp, #8]
 800c312:	220a      	movs	r2, #10
 800c314:	4648      	mov	r0, r9
 800c316:	f000 fafd 	bl	800c914 <__multadd>
 800c31a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c31c:	9002      	str	r0, [sp, #8]
 800c31e:	f107 38ff 	add.w	r8, r7, #4294967295
 800c322:	2b00      	cmp	r3, #0
 800c324:	f000 8177 	beq.w	800c616 <_dtoa_r+0xb66>
 800c328:	4629      	mov	r1, r5
 800c32a:	2300      	movs	r3, #0
 800c32c:	220a      	movs	r2, #10
 800c32e:	4648      	mov	r0, r9
 800c330:	f000 faf0 	bl	800c914 <__multadd>
 800c334:	f1bb 0f00 	cmp.w	fp, #0
 800c338:	4605      	mov	r5, r0
 800c33a:	dc6f      	bgt.n	800c41c <_dtoa_r+0x96c>
 800c33c:	9b07      	ldr	r3, [sp, #28]
 800c33e:	2b02      	cmp	r3, #2
 800c340:	dc49      	bgt.n	800c3d6 <_dtoa_r+0x926>
 800c342:	e06b      	b.n	800c41c <_dtoa_r+0x96c>
 800c344:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c346:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c34a:	e73c      	b.n	800c1c6 <_dtoa_r+0x716>
 800c34c:	3fe00000 	.word	0x3fe00000
 800c350:	40240000 	.word	0x40240000
 800c354:	9b03      	ldr	r3, [sp, #12]
 800c356:	1e5c      	subs	r4, r3, #1
 800c358:	9b08      	ldr	r3, [sp, #32]
 800c35a:	42a3      	cmp	r3, r4
 800c35c:	db09      	blt.n	800c372 <_dtoa_r+0x8c2>
 800c35e:	1b1c      	subs	r4, r3, r4
 800c360:	9b03      	ldr	r3, [sp, #12]
 800c362:	2b00      	cmp	r3, #0
 800c364:	f6bf af30 	bge.w	800c1c8 <_dtoa_r+0x718>
 800c368:	9b00      	ldr	r3, [sp, #0]
 800c36a:	9a03      	ldr	r2, [sp, #12]
 800c36c:	1a9e      	subs	r6, r3, r2
 800c36e:	2300      	movs	r3, #0
 800c370:	e72b      	b.n	800c1ca <_dtoa_r+0x71a>
 800c372:	9b08      	ldr	r3, [sp, #32]
 800c374:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c376:	9408      	str	r4, [sp, #32]
 800c378:	1ae3      	subs	r3, r4, r3
 800c37a:	441a      	add	r2, r3
 800c37c:	9e00      	ldr	r6, [sp, #0]
 800c37e:	9b03      	ldr	r3, [sp, #12]
 800c380:	920d      	str	r2, [sp, #52]	@ 0x34
 800c382:	2400      	movs	r4, #0
 800c384:	e721      	b.n	800c1ca <_dtoa_r+0x71a>
 800c386:	9c08      	ldr	r4, [sp, #32]
 800c388:	9e00      	ldr	r6, [sp, #0]
 800c38a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c38c:	e728      	b.n	800c1e0 <_dtoa_r+0x730>
 800c38e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c392:	e751      	b.n	800c238 <_dtoa_r+0x788>
 800c394:	9a08      	ldr	r2, [sp, #32]
 800c396:	9902      	ldr	r1, [sp, #8]
 800c398:	e750      	b.n	800c23c <_dtoa_r+0x78c>
 800c39a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c39e:	e751      	b.n	800c244 <_dtoa_r+0x794>
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	e779      	b.n	800c298 <_dtoa_r+0x7e8>
 800c3a4:	9b04      	ldr	r3, [sp, #16]
 800c3a6:	e777      	b.n	800c298 <_dtoa_r+0x7e8>
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	9308      	str	r3, [sp, #32]
 800c3ac:	e779      	b.n	800c2a2 <_dtoa_r+0x7f2>
 800c3ae:	d093      	beq.n	800c2d8 <_dtoa_r+0x828>
 800c3b0:	9a00      	ldr	r2, [sp, #0]
 800c3b2:	331c      	adds	r3, #28
 800c3b4:	441a      	add	r2, r3
 800c3b6:	9200      	str	r2, [sp, #0]
 800c3b8:	9a06      	ldr	r2, [sp, #24]
 800c3ba:	441a      	add	r2, r3
 800c3bc:	441e      	add	r6, r3
 800c3be:	9206      	str	r2, [sp, #24]
 800c3c0:	e78a      	b.n	800c2d8 <_dtoa_r+0x828>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	e7f4      	b.n	800c3b0 <_dtoa_r+0x900>
 800c3c6:	9b03      	ldr	r3, [sp, #12]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	46b8      	mov	r8, r7
 800c3cc:	dc20      	bgt.n	800c410 <_dtoa_r+0x960>
 800c3ce:	469b      	mov	fp, r3
 800c3d0:	9b07      	ldr	r3, [sp, #28]
 800c3d2:	2b02      	cmp	r3, #2
 800c3d4:	dd1e      	ble.n	800c414 <_dtoa_r+0x964>
 800c3d6:	f1bb 0f00 	cmp.w	fp, #0
 800c3da:	f47f adb1 	bne.w	800bf40 <_dtoa_r+0x490>
 800c3de:	4621      	mov	r1, r4
 800c3e0:	465b      	mov	r3, fp
 800c3e2:	2205      	movs	r2, #5
 800c3e4:	4648      	mov	r0, r9
 800c3e6:	f000 fa95 	bl	800c914 <__multadd>
 800c3ea:	4601      	mov	r1, r0
 800c3ec:	4604      	mov	r4, r0
 800c3ee:	9802      	ldr	r0, [sp, #8]
 800c3f0:	f000 fca0 	bl	800cd34 <__mcmp>
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	f77f ada3 	ble.w	800bf40 <_dtoa_r+0x490>
 800c3fa:	4656      	mov	r6, sl
 800c3fc:	2331      	movs	r3, #49	@ 0x31
 800c3fe:	f806 3b01 	strb.w	r3, [r6], #1
 800c402:	f108 0801 	add.w	r8, r8, #1
 800c406:	e59f      	b.n	800bf48 <_dtoa_r+0x498>
 800c408:	9c03      	ldr	r4, [sp, #12]
 800c40a:	46b8      	mov	r8, r7
 800c40c:	4625      	mov	r5, r4
 800c40e:	e7f4      	b.n	800c3fa <_dtoa_r+0x94a>
 800c410:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c416:	2b00      	cmp	r3, #0
 800c418:	f000 8101 	beq.w	800c61e <_dtoa_r+0xb6e>
 800c41c:	2e00      	cmp	r6, #0
 800c41e:	dd05      	ble.n	800c42c <_dtoa_r+0x97c>
 800c420:	4629      	mov	r1, r5
 800c422:	4632      	mov	r2, r6
 800c424:	4648      	mov	r0, r9
 800c426:	f000 fc19 	bl	800cc5c <__lshift>
 800c42a:	4605      	mov	r5, r0
 800c42c:	9b08      	ldr	r3, [sp, #32]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d05c      	beq.n	800c4ec <_dtoa_r+0xa3c>
 800c432:	6869      	ldr	r1, [r5, #4]
 800c434:	4648      	mov	r0, r9
 800c436:	f000 fa0b 	bl	800c850 <_Balloc>
 800c43a:	4606      	mov	r6, r0
 800c43c:	b928      	cbnz	r0, 800c44a <_dtoa_r+0x99a>
 800c43e:	4b82      	ldr	r3, [pc, #520]	@ (800c648 <_dtoa_r+0xb98>)
 800c440:	4602      	mov	r2, r0
 800c442:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c446:	f7ff bb4a 	b.w	800bade <_dtoa_r+0x2e>
 800c44a:	692a      	ldr	r2, [r5, #16]
 800c44c:	3202      	adds	r2, #2
 800c44e:	0092      	lsls	r2, r2, #2
 800c450:	f105 010c 	add.w	r1, r5, #12
 800c454:	300c      	adds	r0, #12
 800c456:	f7ff fa94 	bl	800b982 <memcpy>
 800c45a:	2201      	movs	r2, #1
 800c45c:	4631      	mov	r1, r6
 800c45e:	4648      	mov	r0, r9
 800c460:	f000 fbfc 	bl	800cc5c <__lshift>
 800c464:	f10a 0301 	add.w	r3, sl, #1
 800c468:	9300      	str	r3, [sp, #0]
 800c46a:	eb0a 030b 	add.w	r3, sl, fp
 800c46e:	9308      	str	r3, [sp, #32]
 800c470:	9b04      	ldr	r3, [sp, #16]
 800c472:	f003 0301 	and.w	r3, r3, #1
 800c476:	462f      	mov	r7, r5
 800c478:	9306      	str	r3, [sp, #24]
 800c47a:	4605      	mov	r5, r0
 800c47c:	9b00      	ldr	r3, [sp, #0]
 800c47e:	9802      	ldr	r0, [sp, #8]
 800c480:	4621      	mov	r1, r4
 800c482:	f103 3bff 	add.w	fp, r3, #4294967295
 800c486:	f7ff fa8a 	bl	800b99e <quorem>
 800c48a:	4603      	mov	r3, r0
 800c48c:	3330      	adds	r3, #48	@ 0x30
 800c48e:	9003      	str	r0, [sp, #12]
 800c490:	4639      	mov	r1, r7
 800c492:	9802      	ldr	r0, [sp, #8]
 800c494:	9309      	str	r3, [sp, #36]	@ 0x24
 800c496:	f000 fc4d 	bl	800cd34 <__mcmp>
 800c49a:	462a      	mov	r2, r5
 800c49c:	9004      	str	r0, [sp, #16]
 800c49e:	4621      	mov	r1, r4
 800c4a0:	4648      	mov	r0, r9
 800c4a2:	f000 fc63 	bl	800cd6c <__mdiff>
 800c4a6:	68c2      	ldr	r2, [r0, #12]
 800c4a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4aa:	4606      	mov	r6, r0
 800c4ac:	bb02      	cbnz	r2, 800c4f0 <_dtoa_r+0xa40>
 800c4ae:	4601      	mov	r1, r0
 800c4b0:	9802      	ldr	r0, [sp, #8]
 800c4b2:	f000 fc3f 	bl	800cd34 <__mcmp>
 800c4b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	4631      	mov	r1, r6
 800c4bc:	4648      	mov	r0, r9
 800c4be:	920c      	str	r2, [sp, #48]	@ 0x30
 800c4c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4c2:	f000 fa05 	bl	800c8d0 <_Bfree>
 800c4c6:	9b07      	ldr	r3, [sp, #28]
 800c4c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c4ca:	9e00      	ldr	r6, [sp, #0]
 800c4cc:	ea42 0103 	orr.w	r1, r2, r3
 800c4d0:	9b06      	ldr	r3, [sp, #24]
 800c4d2:	4319      	orrs	r1, r3
 800c4d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4d6:	d10d      	bne.n	800c4f4 <_dtoa_r+0xa44>
 800c4d8:	2b39      	cmp	r3, #57	@ 0x39
 800c4da:	d027      	beq.n	800c52c <_dtoa_r+0xa7c>
 800c4dc:	9a04      	ldr	r2, [sp, #16]
 800c4de:	2a00      	cmp	r2, #0
 800c4e0:	dd01      	ble.n	800c4e6 <_dtoa_r+0xa36>
 800c4e2:	9b03      	ldr	r3, [sp, #12]
 800c4e4:	3331      	adds	r3, #49	@ 0x31
 800c4e6:	f88b 3000 	strb.w	r3, [fp]
 800c4ea:	e52e      	b.n	800bf4a <_dtoa_r+0x49a>
 800c4ec:	4628      	mov	r0, r5
 800c4ee:	e7b9      	b.n	800c464 <_dtoa_r+0x9b4>
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	e7e2      	b.n	800c4ba <_dtoa_r+0xa0a>
 800c4f4:	9904      	ldr	r1, [sp, #16]
 800c4f6:	2900      	cmp	r1, #0
 800c4f8:	db04      	blt.n	800c504 <_dtoa_r+0xa54>
 800c4fa:	9807      	ldr	r0, [sp, #28]
 800c4fc:	4301      	orrs	r1, r0
 800c4fe:	9806      	ldr	r0, [sp, #24]
 800c500:	4301      	orrs	r1, r0
 800c502:	d120      	bne.n	800c546 <_dtoa_r+0xa96>
 800c504:	2a00      	cmp	r2, #0
 800c506:	ddee      	ble.n	800c4e6 <_dtoa_r+0xa36>
 800c508:	9902      	ldr	r1, [sp, #8]
 800c50a:	9300      	str	r3, [sp, #0]
 800c50c:	2201      	movs	r2, #1
 800c50e:	4648      	mov	r0, r9
 800c510:	f000 fba4 	bl	800cc5c <__lshift>
 800c514:	4621      	mov	r1, r4
 800c516:	9002      	str	r0, [sp, #8]
 800c518:	f000 fc0c 	bl	800cd34 <__mcmp>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	9b00      	ldr	r3, [sp, #0]
 800c520:	dc02      	bgt.n	800c528 <_dtoa_r+0xa78>
 800c522:	d1e0      	bne.n	800c4e6 <_dtoa_r+0xa36>
 800c524:	07da      	lsls	r2, r3, #31
 800c526:	d5de      	bpl.n	800c4e6 <_dtoa_r+0xa36>
 800c528:	2b39      	cmp	r3, #57	@ 0x39
 800c52a:	d1da      	bne.n	800c4e2 <_dtoa_r+0xa32>
 800c52c:	2339      	movs	r3, #57	@ 0x39
 800c52e:	f88b 3000 	strb.w	r3, [fp]
 800c532:	4633      	mov	r3, r6
 800c534:	461e      	mov	r6, r3
 800c536:	3b01      	subs	r3, #1
 800c538:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c53c:	2a39      	cmp	r2, #57	@ 0x39
 800c53e:	d04e      	beq.n	800c5de <_dtoa_r+0xb2e>
 800c540:	3201      	adds	r2, #1
 800c542:	701a      	strb	r2, [r3, #0]
 800c544:	e501      	b.n	800bf4a <_dtoa_r+0x49a>
 800c546:	2a00      	cmp	r2, #0
 800c548:	dd03      	ble.n	800c552 <_dtoa_r+0xaa2>
 800c54a:	2b39      	cmp	r3, #57	@ 0x39
 800c54c:	d0ee      	beq.n	800c52c <_dtoa_r+0xa7c>
 800c54e:	3301      	adds	r3, #1
 800c550:	e7c9      	b.n	800c4e6 <_dtoa_r+0xa36>
 800c552:	9a00      	ldr	r2, [sp, #0]
 800c554:	9908      	ldr	r1, [sp, #32]
 800c556:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c55a:	428a      	cmp	r2, r1
 800c55c:	d028      	beq.n	800c5b0 <_dtoa_r+0xb00>
 800c55e:	9902      	ldr	r1, [sp, #8]
 800c560:	2300      	movs	r3, #0
 800c562:	220a      	movs	r2, #10
 800c564:	4648      	mov	r0, r9
 800c566:	f000 f9d5 	bl	800c914 <__multadd>
 800c56a:	42af      	cmp	r7, r5
 800c56c:	9002      	str	r0, [sp, #8]
 800c56e:	f04f 0300 	mov.w	r3, #0
 800c572:	f04f 020a 	mov.w	r2, #10
 800c576:	4639      	mov	r1, r7
 800c578:	4648      	mov	r0, r9
 800c57a:	d107      	bne.n	800c58c <_dtoa_r+0xadc>
 800c57c:	f000 f9ca 	bl	800c914 <__multadd>
 800c580:	4607      	mov	r7, r0
 800c582:	4605      	mov	r5, r0
 800c584:	9b00      	ldr	r3, [sp, #0]
 800c586:	3301      	adds	r3, #1
 800c588:	9300      	str	r3, [sp, #0]
 800c58a:	e777      	b.n	800c47c <_dtoa_r+0x9cc>
 800c58c:	f000 f9c2 	bl	800c914 <__multadd>
 800c590:	4629      	mov	r1, r5
 800c592:	4607      	mov	r7, r0
 800c594:	2300      	movs	r3, #0
 800c596:	220a      	movs	r2, #10
 800c598:	4648      	mov	r0, r9
 800c59a:	f000 f9bb 	bl	800c914 <__multadd>
 800c59e:	4605      	mov	r5, r0
 800c5a0:	e7f0      	b.n	800c584 <_dtoa_r+0xad4>
 800c5a2:	f1bb 0f00 	cmp.w	fp, #0
 800c5a6:	bfcc      	ite	gt
 800c5a8:	465e      	movgt	r6, fp
 800c5aa:	2601      	movle	r6, #1
 800c5ac:	4456      	add	r6, sl
 800c5ae:	2700      	movs	r7, #0
 800c5b0:	9902      	ldr	r1, [sp, #8]
 800c5b2:	9300      	str	r3, [sp, #0]
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	4648      	mov	r0, r9
 800c5b8:	f000 fb50 	bl	800cc5c <__lshift>
 800c5bc:	4621      	mov	r1, r4
 800c5be:	9002      	str	r0, [sp, #8]
 800c5c0:	f000 fbb8 	bl	800cd34 <__mcmp>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	dcb4      	bgt.n	800c532 <_dtoa_r+0xa82>
 800c5c8:	d102      	bne.n	800c5d0 <_dtoa_r+0xb20>
 800c5ca:	9b00      	ldr	r3, [sp, #0]
 800c5cc:	07db      	lsls	r3, r3, #31
 800c5ce:	d4b0      	bmi.n	800c532 <_dtoa_r+0xa82>
 800c5d0:	4633      	mov	r3, r6
 800c5d2:	461e      	mov	r6, r3
 800c5d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5d8:	2a30      	cmp	r2, #48	@ 0x30
 800c5da:	d0fa      	beq.n	800c5d2 <_dtoa_r+0xb22>
 800c5dc:	e4b5      	b.n	800bf4a <_dtoa_r+0x49a>
 800c5de:	459a      	cmp	sl, r3
 800c5e0:	d1a8      	bne.n	800c534 <_dtoa_r+0xa84>
 800c5e2:	2331      	movs	r3, #49	@ 0x31
 800c5e4:	f108 0801 	add.w	r8, r8, #1
 800c5e8:	f88a 3000 	strb.w	r3, [sl]
 800c5ec:	e4ad      	b.n	800bf4a <_dtoa_r+0x49a>
 800c5ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c64c <_dtoa_r+0xb9c>
 800c5f4:	b11b      	cbz	r3, 800c5fe <_dtoa_r+0xb4e>
 800c5f6:	f10a 0308 	add.w	r3, sl, #8
 800c5fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c5fc:	6013      	str	r3, [r2, #0]
 800c5fe:	4650      	mov	r0, sl
 800c600:	b017      	add	sp, #92	@ 0x5c
 800c602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c606:	9b07      	ldr	r3, [sp, #28]
 800c608:	2b01      	cmp	r3, #1
 800c60a:	f77f ae2e 	ble.w	800c26a <_dtoa_r+0x7ba>
 800c60e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c610:	9308      	str	r3, [sp, #32]
 800c612:	2001      	movs	r0, #1
 800c614:	e64d      	b.n	800c2b2 <_dtoa_r+0x802>
 800c616:	f1bb 0f00 	cmp.w	fp, #0
 800c61a:	f77f aed9 	ble.w	800c3d0 <_dtoa_r+0x920>
 800c61e:	4656      	mov	r6, sl
 800c620:	9802      	ldr	r0, [sp, #8]
 800c622:	4621      	mov	r1, r4
 800c624:	f7ff f9bb 	bl	800b99e <quorem>
 800c628:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c62c:	f806 3b01 	strb.w	r3, [r6], #1
 800c630:	eba6 020a 	sub.w	r2, r6, sl
 800c634:	4593      	cmp	fp, r2
 800c636:	ddb4      	ble.n	800c5a2 <_dtoa_r+0xaf2>
 800c638:	9902      	ldr	r1, [sp, #8]
 800c63a:	2300      	movs	r3, #0
 800c63c:	220a      	movs	r2, #10
 800c63e:	4648      	mov	r0, r9
 800c640:	f000 f968 	bl	800c914 <__multadd>
 800c644:	9002      	str	r0, [sp, #8]
 800c646:	e7eb      	b.n	800c620 <_dtoa_r+0xb70>
 800c648:	0800f9e0 	.word	0x0800f9e0
 800c64c:	0800f964 	.word	0x0800f964

0800c650 <_free_r>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4605      	mov	r5, r0
 800c654:	2900      	cmp	r1, #0
 800c656:	d041      	beq.n	800c6dc <_free_r+0x8c>
 800c658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c65c:	1f0c      	subs	r4, r1, #4
 800c65e:	2b00      	cmp	r3, #0
 800c660:	bfb8      	it	lt
 800c662:	18e4      	addlt	r4, r4, r3
 800c664:	f000 f8e8 	bl	800c838 <__malloc_lock>
 800c668:	4a1d      	ldr	r2, [pc, #116]	@ (800c6e0 <_free_r+0x90>)
 800c66a:	6813      	ldr	r3, [r2, #0]
 800c66c:	b933      	cbnz	r3, 800c67c <_free_r+0x2c>
 800c66e:	6063      	str	r3, [r4, #4]
 800c670:	6014      	str	r4, [r2, #0]
 800c672:	4628      	mov	r0, r5
 800c674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c678:	f000 b8e4 	b.w	800c844 <__malloc_unlock>
 800c67c:	42a3      	cmp	r3, r4
 800c67e:	d908      	bls.n	800c692 <_free_r+0x42>
 800c680:	6820      	ldr	r0, [r4, #0]
 800c682:	1821      	adds	r1, r4, r0
 800c684:	428b      	cmp	r3, r1
 800c686:	bf01      	itttt	eq
 800c688:	6819      	ldreq	r1, [r3, #0]
 800c68a:	685b      	ldreq	r3, [r3, #4]
 800c68c:	1809      	addeq	r1, r1, r0
 800c68e:	6021      	streq	r1, [r4, #0]
 800c690:	e7ed      	b.n	800c66e <_free_r+0x1e>
 800c692:	461a      	mov	r2, r3
 800c694:	685b      	ldr	r3, [r3, #4]
 800c696:	b10b      	cbz	r3, 800c69c <_free_r+0x4c>
 800c698:	42a3      	cmp	r3, r4
 800c69a:	d9fa      	bls.n	800c692 <_free_r+0x42>
 800c69c:	6811      	ldr	r1, [r2, #0]
 800c69e:	1850      	adds	r0, r2, r1
 800c6a0:	42a0      	cmp	r0, r4
 800c6a2:	d10b      	bne.n	800c6bc <_free_r+0x6c>
 800c6a4:	6820      	ldr	r0, [r4, #0]
 800c6a6:	4401      	add	r1, r0
 800c6a8:	1850      	adds	r0, r2, r1
 800c6aa:	4283      	cmp	r3, r0
 800c6ac:	6011      	str	r1, [r2, #0]
 800c6ae:	d1e0      	bne.n	800c672 <_free_r+0x22>
 800c6b0:	6818      	ldr	r0, [r3, #0]
 800c6b2:	685b      	ldr	r3, [r3, #4]
 800c6b4:	6053      	str	r3, [r2, #4]
 800c6b6:	4408      	add	r0, r1
 800c6b8:	6010      	str	r0, [r2, #0]
 800c6ba:	e7da      	b.n	800c672 <_free_r+0x22>
 800c6bc:	d902      	bls.n	800c6c4 <_free_r+0x74>
 800c6be:	230c      	movs	r3, #12
 800c6c0:	602b      	str	r3, [r5, #0]
 800c6c2:	e7d6      	b.n	800c672 <_free_r+0x22>
 800c6c4:	6820      	ldr	r0, [r4, #0]
 800c6c6:	1821      	adds	r1, r4, r0
 800c6c8:	428b      	cmp	r3, r1
 800c6ca:	bf04      	itt	eq
 800c6cc:	6819      	ldreq	r1, [r3, #0]
 800c6ce:	685b      	ldreq	r3, [r3, #4]
 800c6d0:	6063      	str	r3, [r4, #4]
 800c6d2:	bf04      	itt	eq
 800c6d4:	1809      	addeq	r1, r1, r0
 800c6d6:	6021      	streq	r1, [r4, #0]
 800c6d8:	6054      	str	r4, [r2, #4]
 800c6da:	e7ca      	b.n	800c672 <_free_r+0x22>
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
 800c6de:	bf00      	nop
 800c6e0:	20009158 	.word	0x20009158

0800c6e4 <malloc>:
 800c6e4:	4b02      	ldr	r3, [pc, #8]	@ (800c6f0 <malloc+0xc>)
 800c6e6:	4601      	mov	r1, r0
 800c6e8:	6818      	ldr	r0, [r3, #0]
 800c6ea:	f000 b825 	b.w	800c738 <_malloc_r>
 800c6ee:	bf00      	nop
 800c6f0:	200000b0 	.word	0x200000b0

0800c6f4 <sbrk_aligned>:
 800c6f4:	b570      	push	{r4, r5, r6, lr}
 800c6f6:	4e0f      	ldr	r6, [pc, #60]	@ (800c734 <sbrk_aligned+0x40>)
 800c6f8:	460c      	mov	r4, r1
 800c6fa:	6831      	ldr	r1, [r6, #0]
 800c6fc:	4605      	mov	r5, r0
 800c6fe:	b911      	cbnz	r1, 800c706 <sbrk_aligned+0x12>
 800c700:	f001 f814 	bl	800d72c <_sbrk_r>
 800c704:	6030      	str	r0, [r6, #0]
 800c706:	4621      	mov	r1, r4
 800c708:	4628      	mov	r0, r5
 800c70a:	f001 f80f 	bl	800d72c <_sbrk_r>
 800c70e:	1c43      	adds	r3, r0, #1
 800c710:	d103      	bne.n	800c71a <sbrk_aligned+0x26>
 800c712:	f04f 34ff 	mov.w	r4, #4294967295
 800c716:	4620      	mov	r0, r4
 800c718:	bd70      	pop	{r4, r5, r6, pc}
 800c71a:	1cc4      	adds	r4, r0, #3
 800c71c:	f024 0403 	bic.w	r4, r4, #3
 800c720:	42a0      	cmp	r0, r4
 800c722:	d0f8      	beq.n	800c716 <sbrk_aligned+0x22>
 800c724:	1a21      	subs	r1, r4, r0
 800c726:	4628      	mov	r0, r5
 800c728:	f001 f800 	bl	800d72c <_sbrk_r>
 800c72c:	3001      	adds	r0, #1
 800c72e:	d1f2      	bne.n	800c716 <sbrk_aligned+0x22>
 800c730:	e7ef      	b.n	800c712 <sbrk_aligned+0x1e>
 800c732:	bf00      	nop
 800c734:	20009154 	.word	0x20009154

0800c738 <_malloc_r>:
 800c738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c73c:	1ccd      	adds	r5, r1, #3
 800c73e:	f025 0503 	bic.w	r5, r5, #3
 800c742:	3508      	adds	r5, #8
 800c744:	2d0c      	cmp	r5, #12
 800c746:	bf38      	it	cc
 800c748:	250c      	movcc	r5, #12
 800c74a:	2d00      	cmp	r5, #0
 800c74c:	4606      	mov	r6, r0
 800c74e:	db01      	blt.n	800c754 <_malloc_r+0x1c>
 800c750:	42a9      	cmp	r1, r5
 800c752:	d904      	bls.n	800c75e <_malloc_r+0x26>
 800c754:	230c      	movs	r3, #12
 800c756:	6033      	str	r3, [r6, #0]
 800c758:	2000      	movs	r0, #0
 800c75a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c75e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c834 <_malloc_r+0xfc>
 800c762:	f000 f869 	bl	800c838 <__malloc_lock>
 800c766:	f8d8 3000 	ldr.w	r3, [r8]
 800c76a:	461c      	mov	r4, r3
 800c76c:	bb44      	cbnz	r4, 800c7c0 <_malloc_r+0x88>
 800c76e:	4629      	mov	r1, r5
 800c770:	4630      	mov	r0, r6
 800c772:	f7ff ffbf 	bl	800c6f4 <sbrk_aligned>
 800c776:	1c43      	adds	r3, r0, #1
 800c778:	4604      	mov	r4, r0
 800c77a:	d158      	bne.n	800c82e <_malloc_r+0xf6>
 800c77c:	f8d8 4000 	ldr.w	r4, [r8]
 800c780:	4627      	mov	r7, r4
 800c782:	2f00      	cmp	r7, #0
 800c784:	d143      	bne.n	800c80e <_malloc_r+0xd6>
 800c786:	2c00      	cmp	r4, #0
 800c788:	d04b      	beq.n	800c822 <_malloc_r+0xea>
 800c78a:	6823      	ldr	r3, [r4, #0]
 800c78c:	4639      	mov	r1, r7
 800c78e:	4630      	mov	r0, r6
 800c790:	eb04 0903 	add.w	r9, r4, r3
 800c794:	f000 ffca 	bl	800d72c <_sbrk_r>
 800c798:	4581      	cmp	r9, r0
 800c79a:	d142      	bne.n	800c822 <_malloc_r+0xea>
 800c79c:	6821      	ldr	r1, [r4, #0]
 800c79e:	1a6d      	subs	r5, r5, r1
 800c7a0:	4629      	mov	r1, r5
 800c7a2:	4630      	mov	r0, r6
 800c7a4:	f7ff ffa6 	bl	800c6f4 <sbrk_aligned>
 800c7a8:	3001      	adds	r0, #1
 800c7aa:	d03a      	beq.n	800c822 <_malloc_r+0xea>
 800c7ac:	6823      	ldr	r3, [r4, #0]
 800c7ae:	442b      	add	r3, r5
 800c7b0:	6023      	str	r3, [r4, #0]
 800c7b2:	f8d8 3000 	ldr.w	r3, [r8]
 800c7b6:	685a      	ldr	r2, [r3, #4]
 800c7b8:	bb62      	cbnz	r2, 800c814 <_malloc_r+0xdc>
 800c7ba:	f8c8 7000 	str.w	r7, [r8]
 800c7be:	e00f      	b.n	800c7e0 <_malloc_r+0xa8>
 800c7c0:	6822      	ldr	r2, [r4, #0]
 800c7c2:	1b52      	subs	r2, r2, r5
 800c7c4:	d420      	bmi.n	800c808 <_malloc_r+0xd0>
 800c7c6:	2a0b      	cmp	r2, #11
 800c7c8:	d917      	bls.n	800c7fa <_malloc_r+0xc2>
 800c7ca:	1961      	adds	r1, r4, r5
 800c7cc:	42a3      	cmp	r3, r4
 800c7ce:	6025      	str	r5, [r4, #0]
 800c7d0:	bf18      	it	ne
 800c7d2:	6059      	strne	r1, [r3, #4]
 800c7d4:	6863      	ldr	r3, [r4, #4]
 800c7d6:	bf08      	it	eq
 800c7d8:	f8c8 1000 	streq.w	r1, [r8]
 800c7dc:	5162      	str	r2, [r4, r5]
 800c7de:	604b      	str	r3, [r1, #4]
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	f000 f82f 	bl	800c844 <__malloc_unlock>
 800c7e6:	f104 000b 	add.w	r0, r4, #11
 800c7ea:	1d23      	adds	r3, r4, #4
 800c7ec:	f020 0007 	bic.w	r0, r0, #7
 800c7f0:	1ac2      	subs	r2, r0, r3
 800c7f2:	bf1c      	itt	ne
 800c7f4:	1a1b      	subne	r3, r3, r0
 800c7f6:	50a3      	strne	r3, [r4, r2]
 800c7f8:	e7af      	b.n	800c75a <_malloc_r+0x22>
 800c7fa:	6862      	ldr	r2, [r4, #4]
 800c7fc:	42a3      	cmp	r3, r4
 800c7fe:	bf0c      	ite	eq
 800c800:	f8c8 2000 	streq.w	r2, [r8]
 800c804:	605a      	strne	r2, [r3, #4]
 800c806:	e7eb      	b.n	800c7e0 <_malloc_r+0xa8>
 800c808:	4623      	mov	r3, r4
 800c80a:	6864      	ldr	r4, [r4, #4]
 800c80c:	e7ae      	b.n	800c76c <_malloc_r+0x34>
 800c80e:	463c      	mov	r4, r7
 800c810:	687f      	ldr	r7, [r7, #4]
 800c812:	e7b6      	b.n	800c782 <_malloc_r+0x4a>
 800c814:	461a      	mov	r2, r3
 800c816:	685b      	ldr	r3, [r3, #4]
 800c818:	42a3      	cmp	r3, r4
 800c81a:	d1fb      	bne.n	800c814 <_malloc_r+0xdc>
 800c81c:	2300      	movs	r3, #0
 800c81e:	6053      	str	r3, [r2, #4]
 800c820:	e7de      	b.n	800c7e0 <_malloc_r+0xa8>
 800c822:	230c      	movs	r3, #12
 800c824:	6033      	str	r3, [r6, #0]
 800c826:	4630      	mov	r0, r6
 800c828:	f000 f80c 	bl	800c844 <__malloc_unlock>
 800c82c:	e794      	b.n	800c758 <_malloc_r+0x20>
 800c82e:	6005      	str	r5, [r0, #0]
 800c830:	e7d6      	b.n	800c7e0 <_malloc_r+0xa8>
 800c832:	bf00      	nop
 800c834:	20009158 	.word	0x20009158

0800c838 <__malloc_lock>:
 800c838:	4801      	ldr	r0, [pc, #4]	@ (800c840 <__malloc_lock+0x8>)
 800c83a:	f7ff b8a0 	b.w	800b97e <__retarget_lock_acquire_recursive>
 800c83e:	bf00      	nop
 800c840:	20009150 	.word	0x20009150

0800c844 <__malloc_unlock>:
 800c844:	4801      	ldr	r0, [pc, #4]	@ (800c84c <__malloc_unlock+0x8>)
 800c846:	f7ff b89b 	b.w	800b980 <__retarget_lock_release_recursive>
 800c84a:	bf00      	nop
 800c84c:	20009150 	.word	0x20009150

0800c850 <_Balloc>:
 800c850:	b570      	push	{r4, r5, r6, lr}
 800c852:	69c6      	ldr	r6, [r0, #28]
 800c854:	4604      	mov	r4, r0
 800c856:	460d      	mov	r5, r1
 800c858:	b976      	cbnz	r6, 800c878 <_Balloc+0x28>
 800c85a:	2010      	movs	r0, #16
 800c85c:	f7ff ff42 	bl	800c6e4 <malloc>
 800c860:	4602      	mov	r2, r0
 800c862:	61e0      	str	r0, [r4, #28]
 800c864:	b920      	cbnz	r0, 800c870 <_Balloc+0x20>
 800c866:	4b18      	ldr	r3, [pc, #96]	@ (800c8c8 <_Balloc+0x78>)
 800c868:	4818      	ldr	r0, [pc, #96]	@ (800c8cc <_Balloc+0x7c>)
 800c86a:	216b      	movs	r1, #107	@ 0x6b
 800c86c:	f000 ff6e 	bl	800d74c <__assert_func>
 800c870:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c874:	6006      	str	r6, [r0, #0]
 800c876:	60c6      	str	r6, [r0, #12]
 800c878:	69e6      	ldr	r6, [r4, #28]
 800c87a:	68f3      	ldr	r3, [r6, #12]
 800c87c:	b183      	cbz	r3, 800c8a0 <_Balloc+0x50>
 800c87e:	69e3      	ldr	r3, [r4, #28]
 800c880:	68db      	ldr	r3, [r3, #12]
 800c882:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c886:	b9b8      	cbnz	r0, 800c8b8 <_Balloc+0x68>
 800c888:	2101      	movs	r1, #1
 800c88a:	fa01 f605 	lsl.w	r6, r1, r5
 800c88e:	1d72      	adds	r2, r6, #5
 800c890:	0092      	lsls	r2, r2, #2
 800c892:	4620      	mov	r0, r4
 800c894:	f000 ff78 	bl	800d788 <_calloc_r>
 800c898:	b160      	cbz	r0, 800c8b4 <_Balloc+0x64>
 800c89a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c89e:	e00e      	b.n	800c8be <_Balloc+0x6e>
 800c8a0:	2221      	movs	r2, #33	@ 0x21
 800c8a2:	2104      	movs	r1, #4
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	f000 ff6f 	bl	800d788 <_calloc_r>
 800c8aa:	69e3      	ldr	r3, [r4, #28]
 800c8ac:	60f0      	str	r0, [r6, #12]
 800c8ae:	68db      	ldr	r3, [r3, #12]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d1e4      	bne.n	800c87e <_Balloc+0x2e>
 800c8b4:	2000      	movs	r0, #0
 800c8b6:	bd70      	pop	{r4, r5, r6, pc}
 800c8b8:	6802      	ldr	r2, [r0, #0]
 800c8ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c8be:	2300      	movs	r3, #0
 800c8c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c8c4:	e7f7      	b.n	800c8b6 <_Balloc+0x66>
 800c8c6:	bf00      	nop
 800c8c8:	0800f971 	.word	0x0800f971
 800c8cc:	0800f9f1 	.word	0x0800f9f1

0800c8d0 <_Bfree>:
 800c8d0:	b570      	push	{r4, r5, r6, lr}
 800c8d2:	69c6      	ldr	r6, [r0, #28]
 800c8d4:	4605      	mov	r5, r0
 800c8d6:	460c      	mov	r4, r1
 800c8d8:	b976      	cbnz	r6, 800c8f8 <_Bfree+0x28>
 800c8da:	2010      	movs	r0, #16
 800c8dc:	f7ff ff02 	bl	800c6e4 <malloc>
 800c8e0:	4602      	mov	r2, r0
 800c8e2:	61e8      	str	r0, [r5, #28]
 800c8e4:	b920      	cbnz	r0, 800c8f0 <_Bfree+0x20>
 800c8e6:	4b09      	ldr	r3, [pc, #36]	@ (800c90c <_Bfree+0x3c>)
 800c8e8:	4809      	ldr	r0, [pc, #36]	@ (800c910 <_Bfree+0x40>)
 800c8ea:	218f      	movs	r1, #143	@ 0x8f
 800c8ec:	f000 ff2e 	bl	800d74c <__assert_func>
 800c8f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8f4:	6006      	str	r6, [r0, #0]
 800c8f6:	60c6      	str	r6, [r0, #12]
 800c8f8:	b13c      	cbz	r4, 800c90a <_Bfree+0x3a>
 800c8fa:	69eb      	ldr	r3, [r5, #28]
 800c8fc:	6862      	ldr	r2, [r4, #4]
 800c8fe:	68db      	ldr	r3, [r3, #12]
 800c900:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c904:	6021      	str	r1, [r4, #0]
 800c906:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c90a:	bd70      	pop	{r4, r5, r6, pc}
 800c90c:	0800f971 	.word	0x0800f971
 800c910:	0800f9f1 	.word	0x0800f9f1

0800c914 <__multadd>:
 800c914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c918:	690d      	ldr	r5, [r1, #16]
 800c91a:	4607      	mov	r7, r0
 800c91c:	460c      	mov	r4, r1
 800c91e:	461e      	mov	r6, r3
 800c920:	f101 0c14 	add.w	ip, r1, #20
 800c924:	2000      	movs	r0, #0
 800c926:	f8dc 3000 	ldr.w	r3, [ip]
 800c92a:	b299      	uxth	r1, r3
 800c92c:	fb02 6101 	mla	r1, r2, r1, r6
 800c930:	0c1e      	lsrs	r6, r3, #16
 800c932:	0c0b      	lsrs	r3, r1, #16
 800c934:	fb02 3306 	mla	r3, r2, r6, r3
 800c938:	b289      	uxth	r1, r1
 800c93a:	3001      	adds	r0, #1
 800c93c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c940:	4285      	cmp	r5, r0
 800c942:	f84c 1b04 	str.w	r1, [ip], #4
 800c946:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c94a:	dcec      	bgt.n	800c926 <__multadd+0x12>
 800c94c:	b30e      	cbz	r6, 800c992 <__multadd+0x7e>
 800c94e:	68a3      	ldr	r3, [r4, #8]
 800c950:	42ab      	cmp	r3, r5
 800c952:	dc19      	bgt.n	800c988 <__multadd+0x74>
 800c954:	6861      	ldr	r1, [r4, #4]
 800c956:	4638      	mov	r0, r7
 800c958:	3101      	adds	r1, #1
 800c95a:	f7ff ff79 	bl	800c850 <_Balloc>
 800c95e:	4680      	mov	r8, r0
 800c960:	b928      	cbnz	r0, 800c96e <__multadd+0x5a>
 800c962:	4602      	mov	r2, r0
 800c964:	4b0c      	ldr	r3, [pc, #48]	@ (800c998 <__multadd+0x84>)
 800c966:	480d      	ldr	r0, [pc, #52]	@ (800c99c <__multadd+0x88>)
 800c968:	21ba      	movs	r1, #186	@ 0xba
 800c96a:	f000 feef 	bl	800d74c <__assert_func>
 800c96e:	6922      	ldr	r2, [r4, #16]
 800c970:	3202      	adds	r2, #2
 800c972:	f104 010c 	add.w	r1, r4, #12
 800c976:	0092      	lsls	r2, r2, #2
 800c978:	300c      	adds	r0, #12
 800c97a:	f7ff f802 	bl	800b982 <memcpy>
 800c97e:	4621      	mov	r1, r4
 800c980:	4638      	mov	r0, r7
 800c982:	f7ff ffa5 	bl	800c8d0 <_Bfree>
 800c986:	4644      	mov	r4, r8
 800c988:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c98c:	3501      	adds	r5, #1
 800c98e:	615e      	str	r6, [r3, #20]
 800c990:	6125      	str	r5, [r4, #16]
 800c992:	4620      	mov	r0, r4
 800c994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c998:	0800f9e0 	.word	0x0800f9e0
 800c99c:	0800f9f1 	.word	0x0800f9f1

0800c9a0 <__hi0bits>:
 800c9a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	bf36      	itet	cc
 800c9a8:	0403      	lslcc	r3, r0, #16
 800c9aa:	2000      	movcs	r0, #0
 800c9ac:	2010      	movcc	r0, #16
 800c9ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c9b2:	bf3c      	itt	cc
 800c9b4:	021b      	lslcc	r3, r3, #8
 800c9b6:	3008      	addcc	r0, #8
 800c9b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c9bc:	bf3c      	itt	cc
 800c9be:	011b      	lslcc	r3, r3, #4
 800c9c0:	3004      	addcc	r0, #4
 800c9c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9c6:	bf3c      	itt	cc
 800c9c8:	009b      	lslcc	r3, r3, #2
 800c9ca:	3002      	addcc	r0, #2
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	db05      	blt.n	800c9dc <__hi0bits+0x3c>
 800c9d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c9d4:	f100 0001 	add.w	r0, r0, #1
 800c9d8:	bf08      	it	eq
 800c9da:	2020      	moveq	r0, #32
 800c9dc:	4770      	bx	lr

0800c9de <__lo0bits>:
 800c9de:	6803      	ldr	r3, [r0, #0]
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	f013 0007 	ands.w	r0, r3, #7
 800c9e6:	d00b      	beq.n	800ca00 <__lo0bits+0x22>
 800c9e8:	07d9      	lsls	r1, r3, #31
 800c9ea:	d421      	bmi.n	800ca30 <__lo0bits+0x52>
 800c9ec:	0798      	lsls	r0, r3, #30
 800c9ee:	bf49      	itett	mi
 800c9f0:	085b      	lsrmi	r3, r3, #1
 800c9f2:	089b      	lsrpl	r3, r3, #2
 800c9f4:	2001      	movmi	r0, #1
 800c9f6:	6013      	strmi	r3, [r2, #0]
 800c9f8:	bf5c      	itt	pl
 800c9fa:	6013      	strpl	r3, [r2, #0]
 800c9fc:	2002      	movpl	r0, #2
 800c9fe:	4770      	bx	lr
 800ca00:	b299      	uxth	r1, r3
 800ca02:	b909      	cbnz	r1, 800ca08 <__lo0bits+0x2a>
 800ca04:	0c1b      	lsrs	r3, r3, #16
 800ca06:	2010      	movs	r0, #16
 800ca08:	b2d9      	uxtb	r1, r3
 800ca0a:	b909      	cbnz	r1, 800ca10 <__lo0bits+0x32>
 800ca0c:	3008      	adds	r0, #8
 800ca0e:	0a1b      	lsrs	r3, r3, #8
 800ca10:	0719      	lsls	r1, r3, #28
 800ca12:	bf04      	itt	eq
 800ca14:	091b      	lsreq	r3, r3, #4
 800ca16:	3004      	addeq	r0, #4
 800ca18:	0799      	lsls	r1, r3, #30
 800ca1a:	bf04      	itt	eq
 800ca1c:	089b      	lsreq	r3, r3, #2
 800ca1e:	3002      	addeq	r0, #2
 800ca20:	07d9      	lsls	r1, r3, #31
 800ca22:	d403      	bmi.n	800ca2c <__lo0bits+0x4e>
 800ca24:	085b      	lsrs	r3, r3, #1
 800ca26:	f100 0001 	add.w	r0, r0, #1
 800ca2a:	d003      	beq.n	800ca34 <__lo0bits+0x56>
 800ca2c:	6013      	str	r3, [r2, #0]
 800ca2e:	4770      	bx	lr
 800ca30:	2000      	movs	r0, #0
 800ca32:	4770      	bx	lr
 800ca34:	2020      	movs	r0, #32
 800ca36:	4770      	bx	lr

0800ca38 <__i2b>:
 800ca38:	b510      	push	{r4, lr}
 800ca3a:	460c      	mov	r4, r1
 800ca3c:	2101      	movs	r1, #1
 800ca3e:	f7ff ff07 	bl	800c850 <_Balloc>
 800ca42:	4602      	mov	r2, r0
 800ca44:	b928      	cbnz	r0, 800ca52 <__i2b+0x1a>
 800ca46:	4b05      	ldr	r3, [pc, #20]	@ (800ca5c <__i2b+0x24>)
 800ca48:	4805      	ldr	r0, [pc, #20]	@ (800ca60 <__i2b+0x28>)
 800ca4a:	f240 1145 	movw	r1, #325	@ 0x145
 800ca4e:	f000 fe7d 	bl	800d74c <__assert_func>
 800ca52:	2301      	movs	r3, #1
 800ca54:	6144      	str	r4, [r0, #20]
 800ca56:	6103      	str	r3, [r0, #16]
 800ca58:	bd10      	pop	{r4, pc}
 800ca5a:	bf00      	nop
 800ca5c:	0800f9e0 	.word	0x0800f9e0
 800ca60:	0800f9f1 	.word	0x0800f9f1

0800ca64 <__multiply>:
 800ca64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca68:	4617      	mov	r7, r2
 800ca6a:	690a      	ldr	r2, [r1, #16]
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	429a      	cmp	r2, r3
 800ca70:	bfa8      	it	ge
 800ca72:	463b      	movge	r3, r7
 800ca74:	4689      	mov	r9, r1
 800ca76:	bfa4      	itt	ge
 800ca78:	460f      	movge	r7, r1
 800ca7a:	4699      	movge	r9, r3
 800ca7c:	693d      	ldr	r5, [r7, #16]
 800ca7e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	6879      	ldr	r1, [r7, #4]
 800ca86:	eb05 060a 	add.w	r6, r5, sl
 800ca8a:	42b3      	cmp	r3, r6
 800ca8c:	b085      	sub	sp, #20
 800ca8e:	bfb8      	it	lt
 800ca90:	3101      	addlt	r1, #1
 800ca92:	f7ff fedd 	bl	800c850 <_Balloc>
 800ca96:	b930      	cbnz	r0, 800caa6 <__multiply+0x42>
 800ca98:	4602      	mov	r2, r0
 800ca9a:	4b41      	ldr	r3, [pc, #260]	@ (800cba0 <__multiply+0x13c>)
 800ca9c:	4841      	ldr	r0, [pc, #260]	@ (800cba4 <__multiply+0x140>)
 800ca9e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800caa2:	f000 fe53 	bl	800d74c <__assert_func>
 800caa6:	f100 0414 	add.w	r4, r0, #20
 800caaa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800caae:	4623      	mov	r3, r4
 800cab0:	2200      	movs	r2, #0
 800cab2:	4573      	cmp	r3, lr
 800cab4:	d320      	bcc.n	800caf8 <__multiply+0x94>
 800cab6:	f107 0814 	add.w	r8, r7, #20
 800caba:	f109 0114 	add.w	r1, r9, #20
 800cabe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cac2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cac6:	9302      	str	r3, [sp, #8]
 800cac8:	1beb      	subs	r3, r5, r7
 800caca:	3b15      	subs	r3, #21
 800cacc:	f023 0303 	bic.w	r3, r3, #3
 800cad0:	3304      	adds	r3, #4
 800cad2:	3715      	adds	r7, #21
 800cad4:	42bd      	cmp	r5, r7
 800cad6:	bf38      	it	cc
 800cad8:	2304      	movcc	r3, #4
 800cada:	9301      	str	r3, [sp, #4]
 800cadc:	9b02      	ldr	r3, [sp, #8]
 800cade:	9103      	str	r1, [sp, #12]
 800cae0:	428b      	cmp	r3, r1
 800cae2:	d80c      	bhi.n	800cafe <__multiply+0x9a>
 800cae4:	2e00      	cmp	r6, #0
 800cae6:	dd03      	ble.n	800caf0 <__multiply+0x8c>
 800cae8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800caec:	2b00      	cmp	r3, #0
 800caee:	d055      	beq.n	800cb9c <__multiply+0x138>
 800caf0:	6106      	str	r6, [r0, #16]
 800caf2:	b005      	add	sp, #20
 800caf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caf8:	f843 2b04 	str.w	r2, [r3], #4
 800cafc:	e7d9      	b.n	800cab2 <__multiply+0x4e>
 800cafe:	f8b1 a000 	ldrh.w	sl, [r1]
 800cb02:	f1ba 0f00 	cmp.w	sl, #0
 800cb06:	d01f      	beq.n	800cb48 <__multiply+0xe4>
 800cb08:	46c4      	mov	ip, r8
 800cb0a:	46a1      	mov	r9, r4
 800cb0c:	2700      	movs	r7, #0
 800cb0e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cb12:	f8d9 3000 	ldr.w	r3, [r9]
 800cb16:	fa1f fb82 	uxth.w	fp, r2
 800cb1a:	b29b      	uxth	r3, r3
 800cb1c:	fb0a 330b 	mla	r3, sl, fp, r3
 800cb20:	443b      	add	r3, r7
 800cb22:	f8d9 7000 	ldr.w	r7, [r9]
 800cb26:	0c12      	lsrs	r2, r2, #16
 800cb28:	0c3f      	lsrs	r7, r7, #16
 800cb2a:	fb0a 7202 	mla	r2, sl, r2, r7
 800cb2e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb38:	4565      	cmp	r5, ip
 800cb3a:	f849 3b04 	str.w	r3, [r9], #4
 800cb3e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cb42:	d8e4      	bhi.n	800cb0e <__multiply+0xaa>
 800cb44:	9b01      	ldr	r3, [sp, #4]
 800cb46:	50e7      	str	r7, [r4, r3]
 800cb48:	9b03      	ldr	r3, [sp, #12]
 800cb4a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cb4e:	3104      	adds	r1, #4
 800cb50:	f1b9 0f00 	cmp.w	r9, #0
 800cb54:	d020      	beq.n	800cb98 <__multiply+0x134>
 800cb56:	6823      	ldr	r3, [r4, #0]
 800cb58:	4647      	mov	r7, r8
 800cb5a:	46a4      	mov	ip, r4
 800cb5c:	f04f 0a00 	mov.w	sl, #0
 800cb60:	f8b7 b000 	ldrh.w	fp, [r7]
 800cb64:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cb68:	fb09 220b 	mla	r2, r9, fp, r2
 800cb6c:	4452      	add	r2, sl
 800cb6e:	b29b      	uxth	r3, r3
 800cb70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb74:	f84c 3b04 	str.w	r3, [ip], #4
 800cb78:	f857 3b04 	ldr.w	r3, [r7], #4
 800cb7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb80:	f8bc 3000 	ldrh.w	r3, [ip]
 800cb84:	fb09 330a 	mla	r3, r9, sl, r3
 800cb88:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cb8c:	42bd      	cmp	r5, r7
 800cb8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb92:	d8e5      	bhi.n	800cb60 <__multiply+0xfc>
 800cb94:	9a01      	ldr	r2, [sp, #4]
 800cb96:	50a3      	str	r3, [r4, r2]
 800cb98:	3404      	adds	r4, #4
 800cb9a:	e79f      	b.n	800cadc <__multiply+0x78>
 800cb9c:	3e01      	subs	r6, #1
 800cb9e:	e7a1      	b.n	800cae4 <__multiply+0x80>
 800cba0:	0800f9e0 	.word	0x0800f9e0
 800cba4:	0800f9f1 	.word	0x0800f9f1

0800cba8 <__pow5mult>:
 800cba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbac:	4615      	mov	r5, r2
 800cbae:	f012 0203 	ands.w	r2, r2, #3
 800cbb2:	4607      	mov	r7, r0
 800cbb4:	460e      	mov	r6, r1
 800cbb6:	d007      	beq.n	800cbc8 <__pow5mult+0x20>
 800cbb8:	4c25      	ldr	r4, [pc, #148]	@ (800cc50 <__pow5mult+0xa8>)
 800cbba:	3a01      	subs	r2, #1
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cbc2:	f7ff fea7 	bl	800c914 <__multadd>
 800cbc6:	4606      	mov	r6, r0
 800cbc8:	10ad      	asrs	r5, r5, #2
 800cbca:	d03d      	beq.n	800cc48 <__pow5mult+0xa0>
 800cbcc:	69fc      	ldr	r4, [r7, #28]
 800cbce:	b97c      	cbnz	r4, 800cbf0 <__pow5mult+0x48>
 800cbd0:	2010      	movs	r0, #16
 800cbd2:	f7ff fd87 	bl	800c6e4 <malloc>
 800cbd6:	4602      	mov	r2, r0
 800cbd8:	61f8      	str	r0, [r7, #28]
 800cbda:	b928      	cbnz	r0, 800cbe8 <__pow5mult+0x40>
 800cbdc:	4b1d      	ldr	r3, [pc, #116]	@ (800cc54 <__pow5mult+0xac>)
 800cbde:	481e      	ldr	r0, [pc, #120]	@ (800cc58 <__pow5mult+0xb0>)
 800cbe0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cbe4:	f000 fdb2 	bl	800d74c <__assert_func>
 800cbe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cbec:	6004      	str	r4, [r0, #0]
 800cbee:	60c4      	str	r4, [r0, #12]
 800cbf0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cbf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cbf8:	b94c      	cbnz	r4, 800cc0e <__pow5mult+0x66>
 800cbfa:	f240 2171 	movw	r1, #625	@ 0x271
 800cbfe:	4638      	mov	r0, r7
 800cc00:	f7ff ff1a 	bl	800ca38 <__i2b>
 800cc04:	2300      	movs	r3, #0
 800cc06:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc0a:	4604      	mov	r4, r0
 800cc0c:	6003      	str	r3, [r0, #0]
 800cc0e:	f04f 0900 	mov.w	r9, #0
 800cc12:	07eb      	lsls	r3, r5, #31
 800cc14:	d50a      	bpl.n	800cc2c <__pow5mult+0x84>
 800cc16:	4631      	mov	r1, r6
 800cc18:	4622      	mov	r2, r4
 800cc1a:	4638      	mov	r0, r7
 800cc1c:	f7ff ff22 	bl	800ca64 <__multiply>
 800cc20:	4631      	mov	r1, r6
 800cc22:	4680      	mov	r8, r0
 800cc24:	4638      	mov	r0, r7
 800cc26:	f7ff fe53 	bl	800c8d0 <_Bfree>
 800cc2a:	4646      	mov	r6, r8
 800cc2c:	106d      	asrs	r5, r5, #1
 800cc2e:	d00b      	beq.n	800cc48 <__pow5mult+0xa0>
 800cc30:	6820      	ldr	r0, [r4, #0]
 800cc32:	b938      	cbnz	r0, 800cc44 <__pow5mult+0x9c>
 800cc34:	4622      	mov	r2, r4
 800cc36:	4621      	mov	r1, r4
 800cc38:	4638      	mov	r0, r7
 800cc3a:	f7ff ff13 	bl	800ca64 <__multiply>
 800cc3e:	6020      	str	r0, [r4, #0]
 800cc40:	f8c0 9000 	str.w	r9, [r0]
 800cc44:	4604      	mov	r4, r0
 800cc46:	e7e4      	b.n	800cc12 <__pow5mult+0x6a>
 800cc48:	4630      	mov	r0, r6
 800cc4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc4e:	bf00      	nop
 800cc50:	0800faa4 	.word	0x0800faa4
 800cc54:	0800f971 	.word	0x0800f971
 800cc58:	0800f9f1 	.word	0x0800f9f1

0800cc5c <__lshift>:
 800cc5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc60:	460c      	mov	r4, r1
 800cc62:	6849      	ldr	r1, [r1, #4]
 800cc64:	6923      	ldr	r3, [r4, #16]
 800cc66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cc6a:	68a3      	ldr	r3, [r4, #8]
 800cc6c:	4607      	mov	r7, r0
 800cc6e:	4691      	mov	r9, r2
 800cc70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cc74:	f108 0601 	add.w	r6, r8, #1
 800cc78:	42b3      	cmp	r3, r6
 800cc7a:	db0b      	blt.n	800cc94 <__lshift+0x38>
 800cc7c:	4638      	mov	r0, r7
 800cc7e:	f7ff fde7 	bl	800c850 <_Balloc>
 800cc82:	4605      	mov	r5, r0
 800cc84:	b948      	cbnz	r0, 800cc9a <__lshift+0x3e>
 800cc86:	4602      	mov	r2, r0
 800cc88:	4b28      	ldr	r3, [pc, #160]	@ (800cd2c <__lshift+0xd0>)
 800cc8a:	4829      	ldr	r0, [pc, #164]	@ (800cd30 <__lshift+0xd4>)
 800cc8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cc90:	f000 fd5c 	bl	800d74c <__assert_func>
 800cc94:	3101      	adds	r1, #1
 800cc96:	005b      	lsls	r3, r3, #1
 800cc98:	e7ee      	b.n	800cc78 <__lshift+0x1c>
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	f100 0114 	add.w	r1, r0, #20
 800cca0:	f100 0210 	add.w	r2, r0, #16
 800cca4:	4618      	mov	r0, r3
 800cca6:	4553      	cmp	r3, sl
 800cca8:	db33      	blt.n	800cd12 <__lshift+0xb6>
 800ccaa:	6920      	ldr	r0, [r4, #16]
 800ccac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ccb0:	f104 0314 	add.w	r3, r4, #20
 800ccb4:	f019 091f 	ands.w	r9, r9, #31
 800ccb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ccbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ccc0:	d02b      	beq.n	800cd1a <__lshift+0xbe>
 800ccc2:	f1c9 0e20 	rsb	lr, r9, #32
 800ccc6:	468a      	mov	sl, r1
 800ccc8:	2200      	movs	r2, #0
 800ccca:	6818      	ldr	r0, [r3, #0]
 800cccc:	fa00 f009 	lsl.w	r0, r0, r9
 800ccd0:	4310      	orrs	r0, r2
 800ccd2:	f84a 0b04 	str.w	r0, [sl], #4
 800ccd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccda:	459c      	cmp	ip, r3
 800ccdc:	fa22 f20e 	lsr.w	r2, r2, lr
 800cce0:	d8f3      	bhi.n	800ccca <__lshift+0x6e>
 800cce2:	ebac 0304 	sub.w	r3, ip, r4
 800cce6:	3b15      	subs	r3, #21
 800cce8:	f023 0303 	bic.w	r3, r3, #3
 800ccec:	3304      	adds	r3, #4
 800ccee:	f104 0015 	add.w	r0, r4, #21
 800ccf2:	4560      	cmp	r0, ip
 800ccf4:	bf88      	it	hi
 800ccf6:	2304      	movhi	r3, #4
 800ccf8:	50ca      	str	r2, [r1, r3]
 800ccfa:	b10a      	cbz	r2, 800cd00 <__lshift+0xa4>
 800ccfc:	f108 0602 	add.w	r6, r8, #2
 800cd00:	3e01      	subs	r6, #1
 800cd02:	4638      	mov	r0, r7
 800cd04:	612e      	str	r6, [r5, #16]
 800cd06:	4621      	mov	r1, r4
 800cd08:	f7ff fde2 	bl	800c8d0 <_Bfree>
 800cd0c:	4628      	mov	r0, r5
 800cd0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd12:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd16:	3301      	adds	r3, #1
 800cd18:	e7c5      	b.n	800cca6 <__lshift+0x4a>
 800cd1a:	3904      	subs	r1, #4
 800cd1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd20:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd24:	459c      	cmp	ip, r3
 800cd26:	d8f9      	bhi.n	800cd1c <__lshift+0xc0>
 800cd28:	e7ea      	b.n	800cd00 <__lshift+0xa4>
 800cd2a:	bf00      	nop
 800cd2c:	0800f9e0 	.word	0x0800f9e0
 800cd30:	0800f9f1 	.word	0x0800f9f1

0800cd34 <__mcmp>:
 800cd34:	690a      	ldr	r2, [r1, #16]
 800cd36:	4603      	mov	r3, r0
 800cd38:	6900      	ldr	r0, [r0, #16]
 800cd3a:	1a80      	subs	r0, r0, r2
 800cd3c:	b530      	push	{r4, r5, lr}
 800cd3e:	d10e      	bne.n	800cd5e <__mcmp+0x2a>
 800cd40:	3314      	adds	r3, #20
 800cd42:	3114      	adds	r1, #20
 800cd44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cd48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cd4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cd50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cd54:	4295      	cmp	r5, r2
 800cd56:	d003      	beq.n	800cd60 <__mcmp+0x2c>
 800cd58:	d205      	bcs.n	800cd66 <__mcmp+0x32>
 800cd5a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd5e:	bd30      	pop	{r4, r5, pc}
 800cd60:	42a3      	cmp	r3, r4
 800cd62:	d3f3      	bcc.n	800cd4c <__mcmp+0x18>
 800cd64:	e7fb      	b.n	800cd5e <__mcmp+0x2a>
 800cd66:	2001      	movs	r0, #1
 800cd68:	e7f9      	b.n	800cd5e <__mcmp+0x2a>
	...

0800cd6c <__mdiff>:
 800cd6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd70:	4689      	mov	r9, r1
 800cd72:	4606      	mov	r6, r0
 800cd74:	4611      	mov	r1, r2
 800cd76:	4648      	mov	r0, r9
 800cd78:	4614      	mov	r4, r2
 800cd7a:	f7ff ffdb 	bl	800cd34 <__mcmp>
 800cd7e:	1e05      	subs	r5, r0, #0
 800cd80:	d112      	bne.n	800cda8 <__mdiff+0x3c>
 800cd82:	4629      	mov	r1, r5
 800cd84:	4630      	mov	r0, r6
 800cd86:	f7ff fd63 	bl	800c850 <_Balloc>
 800cd8a:	4602      	mov	r2, r0
 800cd8c:	b928      	cbnz	r0, 800cd9a <__mdiff+0x2e>
 800cd8e:	4b3f      	ldr	r3, [pc, #252]	@ (800ce8c <__mdiff+0x120>)
 800cd90:	f240 2137 	movw	r1, #567	@ 0x237
 800cd94:	483e      	ldr	r0, [pc, #248]	@ (800ce90 <__mdiff+0x124>)
 800cd96:	f000 fcd9 	bl	800d74c <__assert_func>
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cda0:	4610      	mov	r0, r2
 800cda2:	b003      	add	sp, #12
 800cda4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cda8:	bfbc      	itt	lt
 800cdaa:	464b      	movlt	r3, r9
 800cdac:	46a1      	movlt	r9, r4
 800cdae:	4630      	mov	r0, r6
 800cdb0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cdb4:	bfba      	itte	lt
 800cdb6:	461c      	movlt	r4, r3
 800cdb8:	2501      	movlt	r5, #1
 800cdba:	2500      	movge	r5, #0
 800cdbc:	f7ff fd48 	bl	800c850 <_Balloc>
 800cdc0:	4602      	mov	r2, r0
 800cdc2:	b918      	cbnz	r0, 800cdcc <__mdiff+0x60>
 800cdc4:	4b31      	ldr	r3, [pc, #196]	@ (800ce8c <__mdiff+0x120>)
 800cdc6:	f240 2145 	movw	r1, #581	@ 0x245
 800cdca:	e7e3      	b.n	800cd94 <__mdiff+0x28>
 800cdcc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cdd0:	6926      	ldr	r6, [r4, #16]
 800cdd2:	60c5      	str	r5, [r0, #12]
 800cdd4:	f109 0310 	add.w	r3, r9, #16
 800cdd8:	f109 0514 	add.w	r5, r9, #20
 800cddc:	f104 0e14 	add.w	lr, r4, #20
 800cde0:	f100 0b14 	add.w	fp, r0, #20
 800cde4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cde8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cdec:	9301      	str	r3, [sp, #4]
 800cdee:	46d9      	mov	r9, fp
 800cdf0:	f04f 0c00 	mov.w	ip, #0
 800cdf4:	9b01      	ldr	r3, [sp, #4]
 800cdf6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cdfa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cdfe:	9301      	str	r3, [sp, #4]
 800ce00:	fa1f f38a 	uxth.w	r3, sl
 800ce04:	4619      	mov	r1, r3
 800ce06:	b283      	uxth	r3, r0
 800ce08:	1acb      	subs	r3, r1, r3
 800ce0a:	0c00      	lsrs	r0, r0, #16
 800ce0c:	4463      	add	r3, ip
 800ce0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ce12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ce16:	b29b      	uxth	r3, r3
 800ce18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ce1c:	4576      	cmp	r6, lr
 800ce1e:	f849 3b04 	str.w	r3, [r9], #4
 800ce22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce26:	d8e5      	bhi.n	800cdf4 <__mdiff+0x88>
 800ce28:	1b33      	subs	r3, r6, r4
 800ce2a:	3b15      	subs	r3, #21
 800ce2c:	f023 0303 	bic.w	r3, r3, #3
 800ce30:	3415      	adds	r4, #21
 800ce32:	3304      	adds	r3, #4
 800ce34:	42a6      	cmp	r6, r4
 800ce36:	bf38      	it	cc
 800ce38:	2304      	movcc	r3, #4
 800ce3a:	441d      	add	r5, r3
 800ce3c:	445b      	add	r3, fp
 800ce3e:	461e      	mov	r6, r3
 800ce40:	462c      	mov	r4, r5
 800ce42:	4544      	cmp	r4, r8
 800ce44:	d30e      	bcc.n	800ce64 <__mdiff+0xf8>
 800ce46:	f108 0103 	add.w	r1, r8, #3
 800ce4a:	1b49      	subs	r1, r1, r5
 800ce4c:	f021 0103 	bic.w	r1, r1, #3
 800ce50:	3d03      	subs	r5, #3
 800ce52:	45a8      	cmp	r8, r5
 800ce54:	bf38      	it	cc
 800ce56:	2100      	movcc	r1, #0
 800ce58:	440b      	add	r3, r1
 800ce5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ce5e:	b191      	cbz	r1, 800ce86 <__mdiff+0x11a>
 800ce60:	6117      	str	r7, [r2, #16]
 800ce62:	e79d      	b.n	800cda0 <__mdiff+0x34>
 800ce64:	f854 1b04 	ldr.w	r1, [r4], #4
 800ce68:	46e6      	mov	lr, ip
 800ce6a:	0c08      	lsrs	r0, r1, #16
 800ce6c:	fa1c fc81 	uxtah	ip, ip, r1
 800ce70:	4471      	add	r1, lr
 800ce72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ce76:	b289      	uxth	r1, r1
 800ce78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ce7c:	f846 1b04 	str.w	r1, [r6], #4
 800ce80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce84:	e7dd      	b.n	800ce42 <__mdiff+0xd6>
 800ce86:	3f01      	subs	r7, #1
 800ce88:	e7e7      	b.n	800ce5a <__mdiff+0xee>
 800ce8a:	bf00      	nop
 800ce8c:	0800f9e0 	.word	0x0800f9e0
 800ce90:	0800f9f1 	.word	0x0800f9f1

0800ce94 <__d2b>:
 800ce94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ce98:	460f      	mov	r7, r1
 800ce9a:	2101      	movs	r1, #1
 800ce9c:	ec59 8b10 	vmov	r8, r9, d0
 800cea0:	4616      	mov	r6, r2
 800cea2:	f7ff fcd5 	bl	800c850 <_Balloc>
 800cea6:	4604      	mov	r4, r0
 800cea8:	b930      	cbnz	r0, 800ceb8 <__d2b+0x24>
 800ceaa:	4602      	mov	r2, r0
 800ceac:	4b23      	ldr	r3, [pc, #140]	@ (800cf3c <__d2b+0xa8>)
 800ceae:	4824      	ldr	r0, [pc, #144]	@ (800cf40 <__d2b+0xac>)
 800ceb0:	f240 310f 	movw	r1, #783	@ 0x30f
 800ceb4:	f000 fc4a 	bl	800d74c <__assert_func>
 800ceb8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cebc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cec0:	b10d      	cbz	r5, 800cec6 <__d2b+0x32>
 800cec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cec6:	9301      	str	r3, [sp, #4]
 800cec8:	f1b8 0300 	subs.w	r3, r8, #0
 800cecc:	d023      	beq.n	800cf16 <__d2b+0x82>
 800cece:	4668      	mov	r0, sp
 800ced0:	9300      	str	r3, [sp, #0]
 800ced2:	f7ff fd84 	bl	800c9de <__lo0bits>
 800ced6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ceda:	b1d0      	cbz	r0, 800cf12 <__d2b+0x7e>
 800cedc:	f1c0 0320 	rsb	r3, r0, #32
 800cee0:	fa02 f303 	lsl.w	r3, r2, r3
 800cee4:	430b      	orrs	r3, r1
 800cee6:	40c2      	lsrs	r2, r0
 800cee8:	6163      	str	r3, [r4, #20]
 800ceea:	9201      	str	r2, [sp, #4]
 800ceec:	9b01      	ldr	r3, [sp, #4]
 800ceee:	61a3      	str	r3, [r4, #24]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	bf0c      	ite	eq
 800cef4:	2201      	moveq	r2, #1
 800cef6:	2202      	movne	r2, #2
 800cef8:	6122      	str	r2, [r4, #16]
 800cefa:	b1a5      	cbz	r5, 800cf26 <__d2b+0x92>
 800cefc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cf00:	4405      	add	r5, r0
 800cf02:	603d      	str	r5, [r7, #0]
 800cf04:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cf08:	6030      	str	r0, [r6, #0]
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	b003      	add	sp, #12
 800cf0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf12:	6161      	str	r1, [r4, #20]
 800cf14:	e7ea      	b.n	800ceec <__d2b+0x58>
 800cf16:	a801      	add	r0, sp, #4
 800cf18:	f7ff fd61 	bl	800c9de <__lo0bits>
 800cf1c:	9b01      	ldr	r3, [sp, #4]
 800cf1e:	6163      	str	r3, [r4, #20]
 800cf20:	3020      	adds	r0, #32
 800cf22:	2201      	movs	r2, #1
 800cf24:	e7e8      	b.n	800cef8 <__d2b+0x64>
 800cf26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cf2e:	6038      	str	r0, [r7, #0]
 800cf30:	6918      	ldr	r0, [r3, #16]
 800cf32:	f7ff fd35 	bl	800c9a0 <__hi0bits>
 800cf36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf3a:	e7e5      	b.n	800cf08 <__d2b+0x74>
 800cf3c:	0800f9e0 	.word	0x0800f9e0
 800cf40:	0800f9f1 	.word	0x0800f9f1

0800cf44 <__ssputs_r>:
 800cf44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf48:	688e      	ldr	r6, [r1, #8]
 800cf4a:	461f      	mov	r7, r3
 800cf4c:	42be      	cmp	r6, r7
 800cf4e:	680b      	ldr	r3, [r1, #0]
 800cf50:	4682      	mov	sl, r0
 800cf52:	460c      	mov	r4, r1
 800cf54:	4690      	mov	r8, r2
 800cf56:	d82d      	bhi.n	800cfb4 <__ssputs_r+0x70>
 800cf58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cf60:	d026      	beq.n	800cfb0 <__ssputs_r+0x6c>
 800cf62:	6965      	ldr	r5, [r4, #20]
 800cf64:	6909      	ldr	r1, [r1, #16]
 800cf66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf6a:	eba3 0901 	sub.w	r9, r3, r1
 800cf6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf72:	1c7b      	adds	r3, r7, #1
 800cf74:	444b      	add	r3, r9
 800cf76:	106d      	asrs	r5, r5, #1
 800cf78:	429d      	cmp	r5, r3
 800cf7a:	bf38      	it	cc
 800cf7c:	461d      	movcc	r5, r3
 800cf7e:	0553      	lsls	r3, r2, #21
 800cf80:	d527      	bpl.n	800cfd2 <__ssputs_r+0x8e>
 800cf82:	4629      	mov	r1, r5
 800cf84:	f7ff fbd8 	bl	800c738 <_malloc_r>
 800cf88:	4606      	mov	r6, r0
 800cf8a:	b360      	cbz	r0, 800cfe6 <__ssputs_r+0xa2>
 800cf8c:	6921      	ldr	r1, [r4, #16]
 800cf8e:	464a      	mov	r2, r9
 800cf90:	f7fe fcf7 	bl	800b982 <memcpy>
 800cf94:	89a3      	ldrh	r3, [r4, #12]
 800cf96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cf9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf9e:	81a3      	strh	r3, [r4, #12]
 800cfa0:	6126      	str	r6, [r4, #16]
 800cfa2:	6165      	str	r5, [r4, #20]
 800cfa4:	444e      	add	r6, r9
 800cfa6:	eba5 0509 	sub.w	r5, r5, r9
 800cfaa:	6026      	str	r6, [r4, #0]
 800cfac:	60a5      	str	r5, [r4, #8]
 800cfae:	463e      	mov	r6, r7
 800cfb0:	42be      	cmp	r6, r7
 800cfb2:	d900      	bls.n	800cfb6 <__ssputs_r+0x72>
 800cfb4:	463e      	mov	r6, r7
 800cfb6:	6820      	ldr	r0, [r4, #0]
 800cfb8:	4632      	mov	r2, r6
 800cfba:	4641      	mov	r1, r8
 800cfbc:	f000 fb9c 	bl	800d6f8 <memmove>
 800cfc0:	68a3      	ldr	r3, [r4, #8]
 800cfc2:	1b9b      	subs	r3, r3, r6
 800cfc4:	60a3      	str	r3, [r4, #8]
 800cfc6:	6823      	ldr	r3, [r4, #0]
 800cfc8:	4433      	add	r3, r6
 800cfca:	6023      	str	r3, [r4, #0]
 800cfcc:	2000      	movs	r0, #0
 800cfce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfd2:	462a      	mov	r2, r5
 800cfd4:	f000 fbfe 	bl	800d7d4 <_realloc_r>
 800cfd8:	4606      	mov	r6, r0
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	d1e0      	bne.n	800cfa0 <__ssputs_r+0x5c>
 800cfde:	6921      	ldr	r1, [r4, #16]
 800cfe0:	4650      	mov	r0, sl
 800cfe2:	f7ff fb35 	bl	800c650 <_free_r>
 800cfe6:	230c      	movs	r3, #12
 800cfe8:	f8ca 3000 	str.w	r3, [sl]
 800cfec:	89a3      	ldrh	r3, [r4, #12]
 800cfee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cff2:	81a3      	strh	r3, [r4, #12]
 800cff4:	f04f 30ff 	mov.w	r0, #4294967295
 800cff8:	e7e9      	b.n	800cfce <__ssputs_r+0x8a>
	...

0800cffc <_svfiprintf_r>:
 800cffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d000:	4698      	mov	r8, r3
 800d002:	898b      	ldrh	r3, [r1, #12]
 800d004:	061b      	lsls	r3, r3, #24
 800d006:	b09d      	sub	sp, #116	@ 0x74
 800d008:	4607      	mov	r7, r0
 800d00a:	460d      	mov	r5, r1
 800d00c:	4614      	mov	r4, r2
 800d00e:	d510      	bpl.n	800d032 <_svfiprintf_r+0x36>
 800d010:	690b      	ldr	r3, [r1, #16]
 800d012:	b973      	cbnz	r3, 800d032 <_svfiprintf_r+0x36>
 800d014:	2140      	movs	r1, #64	@ 0x40
 800d016:	f7ff fb8f 	bl	800c738 <_malloc_r>
 800d01a:	6028      	str	r0, [r5, #0]
 800d01c:	6128      	str	r0, [r5, #16]
 800d01e:	b930      	cbnz	r0, 800d02e <_svfiprintf_r+0x32>
 800d020:	230c      	movs	r3, #12
 800d022:	603b      	str	r3, [r7, #0]
 800d024:	f04f 30ff 	mov.w	r0, #4294967295
 800d028:	b01d      	add	sp, #116	@ 0x74
 800d02a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d02e:	2340      	movs	r3, #64	@ 0x40
 800d030:	616b      	str	r3, [r5, #20]
 800d032:	2300      	movs	r3, #0
 800d034:	9309      	str	r3, [sp, #36]	@ 0x24
 800d036:	2320      	movs	r3, #32
 800d038:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d03c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d040:	2330      	movs	r3, #48	@ 0x30
 800d042:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d1e0 <_svfiprintf_r+0x1e4>
 800d046:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d04a:	f04f 0901 	mov.w	r9, #1
 800d04e:	4623      	mov	r3, r4
 800d050:	469a      	mov	sl, r3
 800d052:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d056:	b10a      	cbz	r2, 800d05c <_svfiprintf_r+0x60>
 800d058:	2a25      	cmp	r2, #37	@ 0x25
 800d05a:	d1f9      	bne.n	800d050 <_svfiprintf_r+0x54>
 800d05c:	ebba 0b04 	subs.w	fp, sl, r4
 800d060:	d00b      	beq.n	800d07a <_svfiprintf_r+0x7e>
 800d062:	465b      	mov	r3, fp
 800d064:	4622      	mov	r2, r4
 800d066:	4629      	mov	r1, r5
 800d068:	4638      	mov	r0, r7
 800d06a:	f7ff ff6b 	bl	800cf44 <__ssputs_r>
 800d06e:	3001      	adds	r0, #1
 800d070:	f000 80a7 	beq.w	800d1c2 <_svfiprintf_r+0x1c6>
 800d074:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d076:	445a      	add	r2, fp
 800d078:	9209      	str	r2, [sp, #36]	@ 0x24
 800d07a:	f89a 3000 	ldrb.w	r3, [sl]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	f000 809f 	beq.w	800d1c2 <_svfiprintf_r+0x1c6>
 800d084:	2300      	movs	r3, #0
 800d086:	f04f 32ff 	mov.w	r2, #4294967295
 800d08a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d08e:	f10a 0a01 	add.w	sl, sl, #1
 800d092:	9304      	str	r3, [sp, #16]
 800d094:	9307      	str	r3, [sp, #28]
 800d096:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d09a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d09c:	4654      	mov	r4, sl
 800d09e:	2205      	movs	r2, #5
 800d0a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0a4:	484e      	ldr	r0, [pc, #312]	@ (800d1e0 <_svfiprintf_r+0x1e4>)
 800d0a6:	f7f3 f89b 	bl	80001e0 <memchr>
 800d0aa:	9a04      	ldr	r2, [sp, #16]
 800d0ac:	b9d8      	cbnz	r0, 800d0e6 <_svfiprintf_r+0xea>
 800d0ae:	06d0      	lsls	r0, r2, #27
 800d0b0:	bf44      	itt	mi
 800d0b2:	2320      	movmi	r3, #32
 800d0b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0b8:	0711      	lsls	r1, r2, #28
 800d0ba:	bf44      	itt	mi
 800d0bc:	232b      	movmi	r3, #43	@ 0x2b
 800d0be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0c2:	f89a 3000 	ldrb.w	r3, [sl]
 800d0c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0c8:	d015      	beq.n	800d0f6 <_svfiprintf_r+0xfa>
 800d0ca:	9a07      	ldr	r2, [sp, #28]
 800d0cc:	4654      	mov	r4, sl
 800d0ce:	2000      	movs	r0, #0
 800d0d0:	f04f 0c0a 	mov.w	ip, #10
 800d0d4:	4621      	mov	r1, r4
 800d0d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0da:	3b30      	subs	r3, #48	@ 0x30
 800d0dc:	2b09      	cmp	r3, #9
 800d0de:	d94b      	bls.n	800d178 <_svfiprintf_r+0x17c>
 800d0e0:	b1b0      	cbz	r0, 800d110 <_svfiprintf_r+0x114>
 800d0e2:	9207      	str	r2, [sp, #28]
 800d0e4:	e014      	b.n	800d110 <_svfiprintf_r+0x114>
 800d0e6:	eba0 0308 	sub.w	r3, r0, r8
 800d0ea:	fa09 f303 	lsl.w	r3, r9, r3
 800d0ee:	4313      	orrs	r3, r2
 800d0f0:	9304      	str	r3, [sp, #16]
 800d0f2:	46a2      	mov	sl, r4
 800d0f4:	e7d2      	b.n	800d09c <_svfiprintf_r+0xa0>
 800d0f6:	9b03      	ldr	r3, [sp, #12]
 800d0f8:	1d19      	adds	r1, r3, #4
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	9103      	str	r1, [sp, #12]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	bfbb      	ittet	lt
 800d102:	425b      	neglt	r3, r3
 800d104:	f042 0202 	orrlt.w	r2, r2, #2
 800d108:	9307      	strge	r3, [sp, #28]
 800d10a:	9307      	strlt	r3, [sp, #28]
 800d10c:	bfb8      	it	lt
 800d10e:	9204      	strlt	r2, [sp, #16]
 800d110:	7823      	ldrb	r3, [r4, #0]
 800d112:	2b2e      	cmp	r3, #46	@ 0x2e
 800d114:	d10a      	bne.n	800d12c <_svfiprintf_r+0x130>
 800d116:	7863      	ldrb	r3, [r4, #1]
 800d118:	2b2a      	cmp	r3, #42	@ 0x2a
 800d11a:	d132      	bne.n	800d182 <_svfiprintf_r+0x186>
 800d11c:	9b03      	ldr	r3, [sp, #12]
 800d11e:	1d1a      	adds	r2, r3, #4
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	9203      	str	r2, [sp, #12]
 800d124:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d128:	3402      	adds	r4, #2
 800d12a:	9305      	str	r3, [sp, #20]
 800d12c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d1f0 <_svfiprintf_r+0x1f4>
 800d130:	7821      	ldrb	r1, [r4, #0]
 800d132:	2203      	movs	r2, #3
 800d134:	4650      	mov	r0, sl
 800d136:	f7f3 f853 	bl	80001e0 <memchr>
 800d13a:	b138      	cbz	r0, 800d14c <_svfiprintf_r+0x150>
 800d13c:	9b04      	ldr	r3, [sp, #16]
 800d13e:	eba0 000a 	sub.w	r0, r0, sl
 800d142:	2240      	movs	r2, #64	@ 0x40
 800d144:	4082      	lsls	r2, r0
 800d146:	4313      	orrs	r3, r2
 800d148:	3401      	adds	r4, #1
 800d14a:	9304      	str	r3, [sp, #16]
 800d14c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d150:	4824      	ldr	r0, [pc, #144]	@ (800d1e4 <_svfiprintf_r+0x1e8>)
 800d152:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d156:	2206      	movs	r2, #6
 800d158:	f7f3 f842 	bl	80001e0 <memchr>
 800d15c:	2800      	cmp	r0, #0
 800d15e:	d036      	beq.n	800d1ce <_svfiprintf_r+0x1d2>
 800d160:	4b21      	ldr	r3, [pc, #132]	@ (800d1e8 <_svfiprintf_r+0x1ec>)
 800d162:	bb1b      	cbnz	r3, 800d1ac <_svfiprintf_r+0x1b0>
 800d164:	9b03      	ldr	r3, [sp, #12]
 800d166:	3307      	adds	r3, #7
 800d168:	f023 0307 	bic.w	r3, r3, #7
 800d16c:	3308      	adds	r3, #8
 800d16e:	9303      	str	r3, [sp, #12]
 800d170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d172:	4433      	add	r3, r6
 800d174:	9309      	str	r3, [sp, #36]	@ 0x24
 800d176:	e76a      	b.n	800d04e <_svfiprintf_r+0x52>
 800d178:	fb0c 3202 	mla	r2, ip, r2, r3
 800d17c:	460c      	mov	r4, r1
 800d17e:	2001      	movs	r0, #1
 800d180:	e7a8      	b.n	800d0d4 <_svfiprintf_r+0xd8>
 800d182:	2300      	movs	r3, #0
 800d184:	3401      	adds	r4, #1
 800d186:	9305      	str	r3, [sp, #20]
 800d188:	4619      	mov	r1, r3
 800d18a:	f04f 0c0a 	mov.w	ip, #10
 800d18e:	4620      	mov	r0, r4
 800d190:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d194:	3a30      	subs	r2, #48	@ 0x30
 800d196:	2a09      	cmp	r2, #9
 800d198:	d903      	bls.n	800d1a2 <_svfiprintf_r+0x1a6>
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d0c6      	beq.n	800d12c <_svfiprintf_r+0x130>
 800d19e:	9105      	str	r1, [sp, #20]
 800d1a0:	e7c4      	b.n	800d12c <_svfiprintf_r+0x130>
 800d1a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1a6:	4604      	mov	r4, r0
 800d1a8:	2301      	movs	r3, #1
 800d1aa:	e7f0      	b.n	800d18e <_svfiprintf_r+0x192>
 800d1ac:	ab03      	add	r3, sp, #12
 800d1ae:	9300      	str	r3, [sp, #0]
 800d1b0:	462a      	mov	r2, r5
 800d1b2:	4b0e      	ldr	r3, [pc, #56]	@ (800d1ec <_svfiprintf_r+0x1f0>)
 800d1b4:	a904      	add	r1, sp, #16
 800d1b6:	4638      	mov	r0, r7
 800d1b8:	f7fd fe16 	bl	800ade8 <_printf_float>
 800d1bc:	1c42      	adds	r2, r0, #1
 800d1be:	4606      	mov	r6, r0
 800d1c0:	d1d6      	bne.n	800d170 <_svfiprintf_r+0x174>
 800d1c2:	89ab      	ldrh	r3, [r5, #12]
 800d1c4:	065b      	lsls	r3, r3, #25
 800d1c6:	f53f af2d 	bmi.w	800d024 <_svfiprintf_r+0x28>
 800d1ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d1cc:	e72c      	b.n	800d028 <_svfiprintf_r+0x2c>
 800d1ce:	ab03      	add	r3, sp, #12
 800d1d0:	9300      	str	r3, [sp, #0]
 800d1d2:	462a      	mov	r2, r5
 800d1d4:	4b05      	ldr	r3, [pc, #20]	@ (800d1ec <_svfiprintf_r+0x1f0>)
 800d1d6:	a904      	add	r1, sp, #16
 800d1d8:	4638      	mov	r0, r7
 800d1da:	f7fe f89d 	bl	800b318 <_printf_i>
 800d1de:	e7ed      	b.n	800d1bc <_svfiprintf_r+0x1c0>
 800d1e0:	0800fa4a 	.word	0x0800fa4a
 800d1e4:	0800fa54 	.word	0x0800fa54
 800d1e8:	0800ade9 	.word	0x0800ade9
 800d1ec:	0800cf45 	.word	0x0800cf45
 800d1f0:	0800fa50 	.word	0x0800fa50

0800d1f4 <__sfputc_r>:
 800d1f4:	6893      	ldr	r3, [r2, #8]
 800d1f6:	3b01      	subs	r3, #1
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	b410      	push	{r4}
 800d1fc:	6093      	str	r3, [r2, #8]
 800d1fe:	da08      	bge.n	800d212 <__sfputc_r+0x1e>
 800d200:	6994      	ldr	r4, [r2, #24]
 800d202:	42a3      	cmp	r3, r4
 800d204:	db01      	blt.n	800d20a <__sfputc_r+0x16>
 800d206:	290a      	cmp	r1, #10
 800d208:	d103      	bne.n	800d212 <__sfputc_r+0x1e>
 800d20a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d20e:	f000 b9df 	b.w	800d5d0 <__swbuf_r>
 800d212:	6813      	ldr	r3, [r2, #0]
 800d214:	1c58      	adds	r0, r3, #1
 800d216:	6010      	str	r0, [r2, #0]
 800d218:	7019      	strb	r1, [r3, #0]
 800d21a:	4608      	mov	r0, r1
 800d21c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d220:	4770      	bx	lr

0800d222 <__sfputs_r>:
 800d222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d224:	4606      	mov	r6, r0
 800d226:	460f      	mov	r7, r1
 800d228:	4614      	mov	r4, r2
 800d22a:	18d5      	adds	r5, r2, r3
 800d22c:	42ac      	cmp	r4, r5
 800d22e:	d101      	bne.n	800d234 <__sfputs_r+0x12>
 800d230:	2000      	movs	r0, #0
 800d232:	e007      	b.n	800d244 <__sfputs_r+0x22>
 800d234:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d238:	463a      	mov	r2, r7
 800d23a:	4630      	mov	r0, r6
 800d23c:	f7ff ffda 	bl	800d1f4 <__sfputc_r>
 800d240:	1c43      	adds	r3, r0, #1
 800d242:	d1f3      	bne.n	800d22c <__sfputs_r+0xa>
 800d244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d248 <_vfiprintf_r>:
 800d248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24c:	460d      	mov	r5, r1
 800d24e:	b09d      	sub	sp, #116	@ 0x74
 800d250:	4614      	mov	r4, r2
 800d252:	4698      	mov	r8, r3
 800d254:	4606      	mov	r6, r0
 800d256:	b118      	cbz	r0, 800d260 <_vfiprintf_r+0x18>
 800d258:	6a03      	ldr	r3, [r0, #32]
 800d25a:	b90b      	cbnz	r3, 800d260 <_vfiprintf_r+0x18>
 800d25c:	f7fe fa06 	bl	800b66c <__sinit>
 800d260:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d262:	07d9      	lsls	r1, r3, #31
 800d264:	d405      	bmi.n	800d272 <_vfiprintf_r+0x2a>
 800d266:	89ab      	ldrh	r3, [r5, #12]
 800d268:	059a      	lsls	r2, r3, #22
 800d26a:	d402      	bmi.n	800d272 <_vfiprintf_r+0x2a>
 800d26c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d26e:	f7fe fb86 	bl	800b97e <__retarget_lock_acquire_recursive>
 800d272:	89ab      	ldrh	r3, [r5, #12]
 800d274:	071b      	lsls	r3, r3, #28
 800d276:	d501      	bpl.n	800d27c <_vfiprintf_r+0x34>
 800d278:	692b      	ldr	r3, [r5, #16]
 800d27a:	b99b      	cbnz	r3, 800d2a4 <_vfiprintf_r+0x5c>
 800d27c:	4629      	mov	r1, r5
 800d27e:	4630      	mov	r0, r6
 800d280:	f000 f9e4 	bl	800d64c <__swsetup_r>
 800d284:	b170      	cbz	r0, 800d2a4 <_vfiprintf_r+0x5c>
 800d286:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d288:	07dc      	lsls	r4, r3, #31
 800d28a:	d504      	bpl.n	800d296 <_vfiprintf_r+0x4e>
 800d28c:	f04f 30ff 	mov.w	r0, #4294967295
 800d290:	b01d      	add	sp, #116	@ 0x74
 800d292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d296:	89ab      	ldrh	r3, [r5, #12]
 800d298:	0598      	lsls	r0, r3, #22
 800d29a:	d4f7      	bmi.n	800d28c <_vfiprintf_r+0x44>
 800d29c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d29e:	f7fe fb6f 	bl	800b980 <__retarget_lock_release_recursive>
 800d2a2:	e7f3      	b.n	800d28c <_vfiprintf_r+0x44>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2a8:	2320      	movs	r3, #32
 800d2aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d2ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2b2:	2330      	movs	r3, #48	@ 0x30
 800d2b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d464 <_vfiprintf_r+0x21c>
 800d2b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d2bc:	f04f 0901 	mov.w	r9, #1
 800d2c0:	4623      	mov	r3, r4
 800d2c2:	469a      	mov	sl, r3
 800d2c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2c8:	b10a      	cbz	r2, 800d2ce <_vfiprintf_r+0x86>
 800d2ca:	2a25      	cmp	r2, #37	@ 0x25
 800d2cc:	d1f9      	bne.n	800d2c2 <_vfiprintf_r+0x7a>
 800d2ce:	ebba 0b04 	subs.w	fp, sl, r4
 800d2d2:	d00b      	beq.n	800d2ec <_vfiprintf_r+0xa4>
 800d2d4:	465b      	mov	r3, fp
 800d2d6:	4622      	mov	r2, r4
 800d2d8:	4629      	mov	r1, r5
 800d2da:	4630      	mov	r0, r6
 800d2dc:	f7ff ffa1 	bl	800d222 <__sfputs_r>
 800d2e0:	3001      	adds	r0, #1
 800d2e2:	f000 80a7 	beq.w	800d434 <_vfiprintf_r+0x1ec>
 800d2e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2e8:	445a      	add	r2, fp
 800d2ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2ec:	f89a 3000 	ldrb.w	r3, [sl]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	f000 809f 	beq.w	800d434 <_vfiprintf_r+0x1ec>
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d2fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d300:	f10a 0a01 	add.w	sl, sl, #1
 800d304:	9304      	str	r3, [sp, #16]
 800d306:	9307      	str	r3, [sp, #28]
 800d308:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d30c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d30e:	4654      	mov	r4, sl
 800d310:	2205      	movs	r2, #5
 800d312:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d316:	4853      	ldr	r0, [pc, #332]	@ (800d464 <_vfiprintf_r+0x21c>)
 800d318:	f7f2 ff62 	bl	80001e0 <memchr>
 800d31c:	9a04      	ldr	r2, [sp, #16]
 800d31e:	b9d8      	cbnz	r0, 800d358 <_vfiprintf_r+0x110>
 800d320:	06d1      	lsls	r1, r2, #27
 800d322:	bf44      	itt	mi
 800d324:	2320      	movmi	r3, #32
 800d326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d32a:	0713      	lsls	r3, r2, #28
 800d32c:	bf44      	itt	mi
 800d32e:	232b      	movmi	r3, #43	@ 0x2b
 800d330:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d334:	f89a 3000 	ldrb.w	r3, [sl]
 800d338:	2b2a      	cmp	r3, #42	@ 0x2a
 800d33a:	d015      	beq.n	800d368 <_vfiprintf_r+0x120>
 800d33c:	9a07      	ldr	r2, [sp, #28]
 800d33e:	4654      	mov	r4, sl
 800d340:	2000      	movs	r0, #0
 800d342:	f04f 0c0a 	mov.w	ip, #10
 800d346:	4621      	mov	r1, r4
 800d348:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d34c:	3b30      	subs	r3, #48	@ 0x30
 800d34e:	2b09      	cmp	r3, #9
 800d350:	d94b      	bls.n	800d3ea <_vfiprintf_r+0x1a2>
 800d352:	b1b0      	cbz	r0, 800d382 <_vfiprintf_r+0x13a>
 800d354:	9207      	str	r2, [sp, #28]
 800d356:	e014      	b.n	800d382 <_vfiprintf_r+0x13a>
 800d358:	eba0 0308 	sub.w	r3, r0, r8
 800d35c:	fa09 f303 	lsl.w	r3, r9, r3
 800d360:	4313      	orrs	r3, r2
 800d362:	9304      	str	r3, [sp, #16]
 800d364:	46a2      	mov	sl, r4
 800d366:	e7d2      	b.n	800d30e <_vfiprintf_r+0xc6>
 800d368:	9b03      	ldr	r3, [sp, #12]
 800d36a:	1d19      	adds	r1, r3, #4
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	9103      	str	r1, [sp, #12]
 800d370:	2b00      	cmp	r3, #0
 800d372:	bfbb      	ittet	lt
 800d374:	425b      	neglt	r3, r3
 800d376:	f042 0202 	orrlt.w	r2, r2, #2
 800d37a:	9307      	strge	r3, [sp, #28]
 800d37c:	9307      	strlt	r3, [sp, #28]
 800d37e:	bfb8      	it	lt
 800d380:	9204      	strlt	r2, [sp, #16]
 800d382:	7823      	ldrb	r3, [r4, #0]
 800d384:	2b2e      	cmp	r3, #46	@ 0x2e
 800d386:	d10a      	bne.n	800d39e <_vfiprintf_r+0x156>
 800d388:	7863      	ldrb	r3, [r4, #1]
 800d38a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d38c:	d132      	bne.n	800d3f4 <_vfiprintf_r+0x1ac>
 800d38e:	9b03      	ldr	r3, [sp, #12]
 800d390:	1d1a      	adds	r2, r3, #4
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	9203      	str	r2, [sp, #12]
 800d396:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d39a:	3402      	adds	r4, #2
 800d39c:	9305      	str	r3, [sp, #20]
 800d39e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d474 <_vfiprintf_r+0x22c>
 800d3a2:	7821      	ldrb	r1, [r4, #0]
 800d3a4:	2203      	movs	r2, #3
 800d3a6:	4650      	mov	r0, sl
 800d3a8:	f7f2 ff1a 	bl	80001e0 <memchr>
 800d3ac:	b138      	cbz	r0, 800d3be <_vfiprintf_r+0x176>
 800d3ae:	9b04      	ldr	r3, [sp, #16]
 800d3b0:	eba0 000a 	sub.w	r0, r0, sl
 800d3b4:	2240      	movs	r2, #64	@ 0x40
 800d3b6:	4082      	lsls	r2, r0
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	3401      	adds	r4, #1
 800d3bc:	9304      	str	r3, [sp, #16]
 800d3be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3c2:	4829      	ldr	r0, [pc, #164]	@ (800d468 <_vfiprintf_r+0x220>)
 800d3c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d3c8:	2206      	movs	r2, #6
 800d3ca:	f7f2 ff09 	bl	80001e0 <memchr>
 800d3ce:	2800      	cmp	r0, #0
 800d3d0:	d03f      	beq.n	800d452 <_vfiprintf_r+0x20a>
 800d3d2:	4b26      	ldr	r3, [pc, #152]	@ (800d46c <_vfiprintf_r+0x224>)
 800d3d4:	bb1b      	cbnz	r3, 800d41e <_vfiprintf_r+0x1d6>
 800d3d6:	9b03      	ldr	r3, [sp, #12]
 800d3d8:	3307      	adds	r3, #7
 800d3da:	f023 0307 	bic.w	r3, r3, #7
 800d3de:	3308      	adds	r3, #8
 800d3e0:	9303      	str	r3, [sp, #12]
 800d3e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3e4:	443b      	add	r3, r7
 800d3e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3e8:	e76a      	b.n	800d2c0 <_vfiprintf_r+0x78>
 800d3ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3ee:	460c      	mov	r4, r1
 800d3f0:	2001      	movs	r0, #1
 800d3f2:	e7a8      	b.n	800d346 <_vfiprintf_r+0xfe>
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	3401      	adds	r4, #1
 800d3f8:	9305      	str	r3, [sp, #20]
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	f04f 0c0a 	mov.w	ip, #10
 800d400:	4620      	mov	r0, r4
 800d402:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d406:	3a30      	subs	r2, #48	@ 0x30
 800d408:	2a09      	cmp	r2, #9
 800d40a:	d903      	bls.n	800d414 <_vfiprintf_r+0x1cc>
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d0c6      	beq.n	800d39e <_vfiprintf_r+0x156>
 800d410:	9105      	str	r1, [sp, #20]
 800d412:	e7c4      	b.n	800d39e <_vfiprintf_r+0x156>
 800d414:	fb0c 2101 	mla	r1, ip, r1, r2
 800d418:	4604      	mov	r4, r0
 800d41a:	2301      	movs	r3, #1
 800d41c:	e7f0      	b.n	800d400 <_vfiprintf_r+0x1b8>
 800d41e:	ab03      	add	r3, sp, #12
 800d420:	9300      	str	r3, [sp, #0]
 800d422:	462a      	mov	r2, r5
 800d424:	4b12      	ldr	r3, [pc, #72]	@ (800d470 <_vfiprintf_r+0x228>)
 800d426:	a904      	add	r1, sp, #16
 800d428:	4630      	mov	r0, r6
 800d42a:	f7fd fcdd 	bl	800ade8 <_printf_float>
 800d42e:	4607      	mov	r7, r0
 800d430:	1c78      	adds	r0, r7, #1
 800d432:	d1d6      	bne.n	800d3e2 <_vfiprintf_r+0x19a>
 800d434:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d436:	07d9      	lsls	r1, r3, #31
 800d438:	d405      	bmi.n	800d446 <_vfiprintf_r+0x1fe>
 800d43a:	89ab      	ldrh	r3, [r5, #12]
 800d43c:	059a      	lsls	r2, r3, #22
 800d43e:	d402      	bmi.n	800d446 <_vfiprintf_r+0x1fe>
 800d440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d442:	f7fe fa9d 	bl	800b980 <__retarget_lock_release_recursive>
 800d446:	89ab      	ldrh	r3, [r5, #12]
 800d448:	065b      	lsls	r3, r3, #25
 800d44a:	f53f af1f 	bmi.w	800d28c <_vfiprintf_r+0x44>
 800d44e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d450:	e71e      	b.n	800d290 <_vfiprintf_r+0x48>
 800d452:	ab03      	add	r3, sp, #12
 800d454:	9300      	str	r3, [sp, #0]
 800d456:	462a      	mov	r2, r5
 800d458:	4b05      	ldr	r3, [pc, #20]	@ (800d470 <_vfiprintf_r+0x228>)
 800d45a:	a904      	add	r1, sp, #16
 800d45c:	4630      	mov	r0, r6
 800d45e:	f7fd ff5b 	bl	800b318 <_printf_i>
 800d462:	e7e4      	b.n	800d42e <_vfiprintf_r+0x1e6>
 800d464:	0800fa4a 	.word	0x0800fa4a
 800d468:	0800fa54 	.word	0x0800fa54
 800d46c:	0800ade9 	.word	0x0800ade9
 800d470:	0800d223 	.word	0x0800d223
 800d474:	0800fa50 	.word	0x0800fa50

0800d478 <__sflush_r>:
 800d478:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d47c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d480:	0716      	lsls	r6, r2, #28
 800d482:	4605      	mov	r5, r0
 800d484:	460c      	mov	r4, r1
 800d486:	d454      	bmi.n	800d532 <__sflush_r+0xba>
 800d488:	684b      	ldr	r3, [r1, #4]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	dc02      	bgt.n	800d494 <__sflush_r+0x1c>
 800d48e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d490:	2b00      	cmp	r3, #0
 800d492:	dd48      	ble.n	800d526 <__sflush_r+0xae>
 800d494:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d496:	2e00      	cmp	r6, #0
 800d498:	d045      	beq.n	800d526 <__sflush_r+0xae>
 800d49a:	2300      	movs	r3, #0
 800d49c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d4a0:	682f      	ldr	r7, [r5, #0]
 800d4a2:	6a21      	ldr	r1, [r4, #32]
 800d4a4:	602b      	str	r3, [r5, #0]
 800d4a6:	d030      	beq.n	800d50a <__sflush_r+0x92>
 800d4a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d4aa:	89a3      	ldrh	r3, [r4, #12]
 800d4ac:	0759      	lsls	r1, r3, #29
 800d4ae:	d505      	bpl.n	800d4bc <__sflush_r+0x44>
 800d4b0:	6863      	ldr	r3, [r4, #4]
 800d4b2:	1ad2      	subs	r2, r2, r3
 800d4b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d4b6:	b10b      	cbz	r3, 800d4bc <__sflush_r+0x44>
 800d4b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d4ba:	1ad2      	subs	r2, r2, r3
 800d4bc:	2300      	movs	r3, #0
 800d4be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4c0:	6a21      	ldr	r1, [r4, #32]
 800d4c2:	4628      	mov	r0, r5
 800d4c4:	47b0      	blx	r6
 800d4c6:	1c43      	adds	r3, r0, #1
 800d4c8:	89a3      	ldrh	r3, [r4, #12]
 800d4ca:	d106      	bne.n	800d4da <__sflush_r+0x62>
 800d4cc:	6829      	ldr	r1, [r5, #0]
 800d4ce:	291d      	cmp	r1, #29
 800d4d0:	d82b      	bhi.n	800d52a <__sflush_r+0xb2>
 800d4d2:	4a2a      	ldr	r2, [pc, #168]	@ (800d57c <__sflush_r+0x104>)
 800d4d4:	40ca      	lsrs	r2, r1
 800d4d6:	07d6      	lsls	r6, r2, #31
 800d4d8:	d527      	bpl.n	800d52a <__sflush_r+0xb2>
 800d4da:	2200      	movs	r2, #0
 800d4dc:	6062      	str	r2, [r4, #4]
 800d4de:	04d9      	lsls	r1, r3, #19
 800d4e0:	6922      	ldr	r2, [r4, #16]
 800d4e2:	6022      	str	r2, [r4, #0]
 800d4e4:	d504      	bpl.n	800d4f0 <__sflush_r+0x78>
 800d4e6:	1c42      	adds	r2, r0, #1
 800d4e8:	d101      	bne.n	800d4ee <__sflush_r+0x76>
 800d4ea:	682b      	ldr	r3, [r5, #0]
 800d4ec:	b903      	cbnz	r3, 800d4f0 <__sflush_r+0x78>
 800d4ee:	6560      	str	r0, [r4, #84]	@ 0x54
 800d4f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d4f2:	602f      	str	r7, [r5, #0]
 800d4f4:	b1b9      	cbz	r1, 800d526 <__sflush_r+0xae>
 800d4f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d4fa:	4299      	cmp	r1, r3
 800d4fc:	d002      	beq.n	800d504 <__sflush_r+0x8c>
 800d4fe:	4628      	mov	r0, r5
 800d500:	f7ff f8a6 	bl	800c650 <_free_r>
 800d504:	2300      	movs	r3, #0
 800d506:	6363      	str	r3, [r4, #52]	@ 0x34
 800d508:	e00d      	b.n	800d526 <__sflush_r+0xae>
 800d50a:	2301      	movs	r3, #1
 800d50c:	4628      	mov	r0, r5
 800d50e:	47b0      	blx	r6
 800d510:	4602      	mov	r2, r0
 800d512:	1c50      	adds	r0, r2, #1
 800d514:	d1c9      	bne.n	800d4aa <__sflush_r+0x32>
 800d516:	682b      	ldr	r3, [r5, #0]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d0c6      	beq.n	800d4aa <__sflush_r+0x32>
 800d51c:	2b1d      	cmp	r3, #29
 800d51e:	d001      	beq.n	800d524 <__sflush_r+0xac>
 800d520:	2b16      	cmp	r3, #22
 800d522:	d11e      	bne.n	800d562 <__sflush_r+0xea>
 800d524:	602f      	str	r7, [r5, #0]
 800d526:	2000      	movs	r0, #0
 800d528:	e022      	b.n	800d570 <__sflush_r+0xf8>
 800d52a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d52e:	b21b      	sxth	r3, r3
 800d530:	e01b      	b.n	800d56a <__sflush_r+0xf2>
 800d532:	690f      	ldr	r7, [r1, #16]
 800d534:	2f00      	cmp	r7, #0
 800d536:	d0f6      	beq.n	800d526 <__sflush_r+0xae>
 800d538:	0793      	lsls	r3, r2, #30
 800d53a:	680e      	ldr	r6, [r1, #0]
 800d53c:	bf08      	it	eq
 800d53e:	694b      	ldreq	r3, [r1, #20]
 800d540:	600f      	str	r7, [r1, #0]
 800d542:	bf18      	it	ne
 800d544:	2300      	movne	r3, #0
 800d546:	eba6 0807 	sub.w	r8, r6, r7
 800d54a:	608b      	str	r3, [r1, #8]
 800d54c:	f1b8 0f00 	cmp.w	r8, #0
 800d550:	dde9      	ble.n	800d526 <__sflush_r+0xae>
 800d552:	6a21      	ldr	r1, [r4, #32]
 800d554:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d556:	4643      	mov	r3, r8
 800d558:	463a      	mov	r2, r7
 800d55a:	4628      	mov	r0, r5
 800d55c:	47b0      	blx	r6
 800d55e:	2800      	cmp	r0, #0
 800d560:	dc08      	bgt.n	800d574 <__sflush_r+0xfc>
 800d562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d56a:	81a3      	strh	r3, [r4, #12]
 800d56c:	f04f 30ff 	mov.w	r0, #4294967295
 800d570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d574:	4407      	add	r7, r0
 800d576:	eba8 0800 	sub.w	r8, r8, r0
 800d57a:	e7e7      	b.n	800d54c <__sflush_r+0xd4>
 800d57c:	20400001 	.word	0x20400001

0800d580 <_fflush_r>:
 800d580:	b538      	push	{r3, r4, r5, lr}
 800d582:	690b      	ldr	r3, [r1, #16]
 800d584:	4605      	mov	r5, r0
 800d586:	460c      	mov	r4, r1
 800d588:	b913      	cbnz	r3, 800d590 <_fflush_r+0x10>
 800d58a:	2500      	movs	r5, #0
 800d58c:	4628      	mov	r0, r5
 800d58e:	bd38      	pop	{r3, r4, r5, pc}
 800d590:	b118      	cbz	r0, 800d59a <_fflush_r+0x1a>
 800d592:	6a03      	ldr	r3, [r0, #32]
 800d594:	b90b      	cbnz	r3, 800d59a <_fflush_r+0x1a>
 800d596:	f7fe f869 	bl	800b66c <__sinit>
 800d59a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d0f3      	beq.n	800d58a <_fflush_r+0xa>
 800d5a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d5a4:	07d0      	lsls	r0, r2, #31
 800d5a6:	d404      	bmi.n	800d5b2 <_fflush_r+0x32>
 800d5a8:	0599      	lsls	r1, r3, #22
 800d5aa:	d402      	bmi.n	800d5b2 <_fflush_r+0x32>
 800d5ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5ae:	f7fe f9e6 	bl	800b97e <__retarget_lock_acquire_recursive>
 800d5b2:	4628      	mov	r0, r5
 800d5b4:	4621      	mov	r1, r4
 800d5b6:	f7ff ff5f 	bl	800d478 <__sflush_r>
 800d5ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d5bc:	07da      	lsls	r2, r3, #31
 800d5be:	4605      	mov	r5, r0
 800d5c0:	d4e4      	bmi.n	800d58c <_fflush_r+0xc>
 800d5c2:	89a3      	ldrh	r3, [r4, #12]
 800d5c4:	059b      	lsls	r3, r3, #22
 800d5c6:	d4e1      	bmi.n	800d58c <_fflush_r+0xc>
 800d5c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5ca:	f7fe f9d9 	bl	800b980 <__retarget_lock_release_recursive>
 800d5ce:	e7dd      	b.n	800d58c <_fflush_r+0xc>

0800d5d0 <__swbuf_r>:
 800d5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5d2:	460e      	mov	r6, r1
 800d5d4:	4614      	mov	r4, r2
 800d5d6:	4605      	mov	r5, r0
 800d5d8:	b118      	cbz	r0, 800d5e2 <__swbuf_r+0x12>
 800d5da:	6a03      	ldr	r3, [r0, #32]
 800d5dc:	b90b      	cbnz	r3, 800d5e2 <__swbuf_r+0x12>
 800d5de:	f7fe f845 	bl	800b66c <__sinit>
 800d5e2:	69a3      	ldr	r3, [r4, #24]
 800d5e4:	60a3      	str	r3, [r4, #8]
 800d5e6:	89a3      	ldrh	r3, [r4, #12]
 800d5e8:	071a      	lsls	r2, r3, #28
 800d5ea:	d501      	bpl.n	800d5f0 <__swbuf_r+0x20>
 800d5ec:	6923      	ldr	r3, [r4, #16]
 800d5ee:	b943      	cbnz	r3, 800d602 <__swbuf_r+0x32>
 800d5f0:	4621      	mov	r1, r4
 800d5f2:	4628      	mov	r0, r5
 800d5f4:	f000 f82a 	bl	800d64c <__swsetup_r>
 800d5f8:	b118      	cbz	r0, 800d602 <__swbuf_r+0x32>
 800d5fa:	f04f 37ff 	mov.w	r7, #4294967295
 800d5fe:	4638      	mov	r0, r7
 800d600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	6922      	ldr	r2, [r4, #16]
 800d606:	1a98      	subs	r0, r3, r2
 800d608:	6963      	ldr	r3, [r4, #20]
 800d60a:	b2f6      	uxtb	r6, r6
 800d60c:	4283      	cmp	r3, r0
 800d60e:	4637      	mov	r7, r6
 800d610:	dc05      	bgt.n	800d61e <__swbuf_r+0x4e>
 800d612:	4621      	mov	r1, r4
 800d614:	4628      	mov	r0, r5
 800d616:	f7ff ffb3 	bl	800d580 <_fflush_r>
 800d61a:	2800      	cmp	r0, #0
 800d61c:	d1ed      	bne.n	800d5fa <__swbuf_r+0x2a>
 800d61e:	68a3      	ldr	r3, [r4, #8]
 800d620:	3b01      	subs	r3, #1
 800d622:	60a3      	str	r3, [r4, #8]
 800d624:	6823      	ldr	r3, [r4, #0]
 800d626:	1c5a      	adds	r2, r3, #1
 800d628:	6022      	str	r2, [r4, #0]
 800d62a:	701e      	strb	r6, [r3, #0]
 800d62c:	6962      	ldr	r2, [r4, #20]
 800d62e:	1c43      	adds	r3, r0, #1
 800d630:	429a      	cmp	r2, r3
 800d632:	d004      	beq.n	800d63e <__swbuf_r+0x6e>
 800d634:	89a3      	ldrh	r3, [r4, #12]
 800d636:	07db      	lsls	r3, r3, #31
 800d638:	d5e1      	bpl.n	800d5fe <__swbuf_r+0x2e>
 800d63a:	2e0a      	cmp	r6, #10
 800d63c:	d1df      	bne.n	800d5fe <__swbuf_r+0x2e>
 800d63e:	4621      	mov	r1, r4
 800d640:	4628      	mov	r0, r5
 800d642:	f7ff ff9d 	bl	800d580 <_fflush_r>
 800d646:	2800      	cmp	r0, #0
 800d648:	d0d9      	beq.n	800d5fe <__swbuf_r+0x2e>
 800d64a:	e7d6      	b.n	800d5fa <__swbuf_r+0x2a>

0800d64c <__swsetup_r>:
 800d64c:	b538      	push	{r3, r4, r5, lr}
 800d64e:	4b29      	ldr	r3, [pc, #164]	@ (800d6f4 <__swsetup_r+0xa8>)
 800d650:	4605      	mov	r5, r0
 800d652:	6818      	ldr	r0, [r3, #0]
 800d654:	460c      	mov	r4, r1
 800d656:	b118      	cbz	r0, 800d660 <__swsetup_r+0x14>
 800d658:	6a03      	ldr	r3, [r0, #32]
 800d65a:	b90b      	cbnz	r3, 800d660 <__swsetup_r+0x14>
 800d65c:	f7fe f806 	bl	800b66c <__sinit>
 800d660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d664:	0719      	lsls	r1, r3, #28
 800d666:	d422      	bmi.n	800d6ae <__swsetup_r+0x62>
 800d668:	06da      	lsls	r2, r3, #27
 800d66a:	d407      	bmi.n	800d67c <__swsetup_r+0x30>
 800d66c:	2209      	movs	r2, #9
 800d66e:	602a      	str	r2, [r5, #0]
 800d670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d674:	81a3      	strh	r3, [r4, #12]
 800d676:	f04f 30ff 	mov.w	r0, #4294967295
 800d67a:	e033      	b.n	800d6e4 <__swsetup_r+0x98>
 800d67c:	0758      	lsls	r0, r3, #29
 800d67e:	d512      	bpl.n	800d6a6 <__swsetup_r+0x5a>
 800d680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d682:	b141      	cbz	r1, 800d696 <__swsetup_r+0x4a>
 800d684:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d688:	4299      	cmp	r1, r3
 800d68a:	d002      	beq.n	800d692 <__swsetup_r+0x46>
 800d68c:	4628      	mov	r0, r5
 800d68e:	f7fe ffdf 	bl	800c650 <_free_r>
 800d692:	2300      	movs	r3, #0
 800d694:	6363      	str	r3, [r4, #52]	@ 0x34
 800d696:	89a3      	ldrh	r3, [r4, #12]
 800d698:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d69c:	81a3      	strh	r3, [r4, #12]
 800d69e:	2300      	movs	r3, #0
 800d6a0:	6063      	str	r3, [r4, #4]
 800d6a2:	6923      	ldr	r3, [r4, #16]
 800d6a4:	6023      	str	r3, [r4, #0]
 800d6a6:	89a3      	ldrh	r3, [r4, #12]
 800d6a8:	f043 0308 	orr.w	r3, r3, #8
 800d6ac:	81a3      	strh	r3, [r4, #12]
 800d6ae:	6923      	ldr	r3, [r4, #16]
 800d6b0:	b94b      	cbnz	r3, 800d6c6 <__swsetup_r+0x7a>
 800d6b2:	89a3      	ldrh	r3, [r4, #12]
 800d6b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d6b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d6bc:	d003      	beq.n	800d6c6 <__swsetup_r+0x7a>
 800d6be:	4621      	mov	r1, r4
 800d6c0:	4628      	mov	r0, r5
 800d6c2:	f000 f8fb 	bl	800d8bc <__smakebuf_r>
 800d6c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6ca:	f013 0201 	ands.w	r2, r3, #1
 800d6ce:	d00a      	beq.n	800d6e6 <__swsetup_r+0x9a>
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	60a2      	str	r2, [r4, #8]
 800d6d4:	6962      	ldr	r2, [r4, #20]
 800d6d6:	4252      	negs	r2, r2
 800d6d8:	61a2      	str	r2, [r4, #24]
 800d6da:	6922      	ldr	r2, [r4, #16]
 800d6dc:	b942      	cbnz	r2, 800d6f0 <__swsetup_r+0xa4>
 800d6de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d6e2:	d1c5      	bne.n	800d670 <__swsetup_r+0x24>
 800d6e4:	bd38      	pop	{r3, r4, r5, pc}
 800d6e6:	0799      	lsls	r1, r3, #30
 800d6e8:	bf58      	it	pl
 800d6ea:	6962      	ldrpl	r2, [r4, #20]
 800d6ec:	60a2      	str	r2, [r4, #8]
 800d6ee:	e7f4      	b.n	800d6da <__swsetup_r+0x8e>
 800d6f0:	2000      	movs	r0, #0
 800d6f2:	e7f7      	b.n	800d6e4 <__swsetup_r+0x98>
 800d6f4:	200000b0 	.word	0x200000b0

0800d6f8 <memmove>:
 800d6f8:	4288      	cmp	r0, r1
 800d6fa:	b510      	push	{r4, lr}
 800d6fc:	eb01 0402 	add.w	r4, r1, r2
 800d700:	d902      	bls.n	800d708 <memmove+0x10>
 800d702:	4284      	cmp	r4, r0
 800d704:	4623      	mov	r3, r4
 800d706:	d807      	bhi.n	800d718 <memmove+0x20>
 800d708:	1e43      	subs	r3, r0, #1
 800d70a:	42a1      	cmp	r1, r4
 800d70c:	d008      	beq.n	800d720 <memmove+0x28>
 800d70e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d712:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d716:	e7f8      	b.n	800d70a <memmove+0x12>
 800d718:	4402      	add	r2, r0
 800d71a:	4601      	mov	r1, r0
 800d71c:	428a      	cmp	r2, r1
 800d71e:	d100      	bne.n	800d722 <memmove+0x2a>
 800d720:	bd10      	pop	{r4, pc}
 800d722:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d726:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d72a:	e7f7      	b.n	800d71c <memmove+0x24>

0800d72c <_sbrk_r>:
 800d72c:	b538      	push	{r3, r4, r5, lr}
 800d72e:	4d06      	ldr	r5, [pc, #24]	@ (800d748 <_sbrk_r+0x1c>)
 800d730:	2300      	movs	r3, #0
 800d732:	4604      	mov	r4, r0
 800d734:	4608      	mov	r0, r1
 800d736:	602b      	str	r3, [r5, #0]
 800d738:	f7f6 fa3c 	bl	8003bb4 <_sbrk>
 800d73c:	1c43      	adds	r3, r0, #1
 800d73e:	d102      	bne.n	800d746 <_sbrk_r+0x1a>
 800d740:	682b      	ldr	r3, [r5, #0]
 800d742:	b103      	cbz	r3, 800d746 <_sbrk_r+0x1a>
 800d744:	6023      	str	r3, [r4, #0]
 800d746:	bd38      	pop	{r3, r4, r5, pc}
 800d748:	2000914c 	.word	0x2000914c

0800d74c <__assert_func>:
 800d74c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d74e:	4614      	mov	r4, r2
 800d750:	461a      	mov	r2, r3
 800d752:	4b09      	ldr	r3, [pc, #36]	@ (800d778 <__assert_func+0x2c>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4605      	mov	r5, r0
 800d758:	68d8      	ldr	r0, [r3, #12]
 800d75a:	b14c      	cbz	r4, 800d770 <__assert_func+0x24>
 800d75c:	4b07      	ldr	r3, [pc, #28]	@ (800d77c <__assert_func+0x30>)
 800d75e:	9100      	str	r1, [sp, #0]
 800d760:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d764:	4906      	ldr	r1, [pc, #24]	@ (800d780 <__assert_func+0x34>)
 800d766:	462b      	mov	r3, r5
 800d768:	f000 f870 	bl	800d84c <fiprintf>
 800d76c:	f000 f904 	bl	800d978 <abort>
 800d770:	4b04      	ldr	r3, [pc, #16]	@ (800d784 <__assert_func+0x38>)
 800d772:	461c      	mov	r4, r3
 800d774:	e7f3      	b.n	800d75e <__assert_func+0x12>
 800d776:	bf00      	nop
 800d778:	200000b0 	.word	0x200000b0
 800d77c:	0800fa65 	.word	0x0800fa65
 800d780:	0800fa72 	.word	0x0800fa72
 800d784:	0800faa0 	.word	0x0800faa0

0800d788 <_calloc_r>:
 800d788:	b570      	push	{r4, r5, r6, lr}
 800d78a:	fba1 5402 	umull	r5, r4, r1, r2
 800d78e:	b934      	cbnz	r4, 800d79e <_calloc_r+0x16>
 800d790:	4629      	mov	r1, r5
 800d792:	f7fe ffd1 	bl	800c738 <_malloc_r>
 800d796:	4606      	mov	r6, r0
 800d798:	b928      	cbnz	r0, 800d7a6 <_calloc_r+0x1e>
 800d79a:	4630      	mov	r0, r6
 800d79c:	bd70      	pop	{r4, r5, r6, pc}
 800d79e:	220c      	movs	r2, #12
 800d7a0:	6002      	str	r2, [r0, #0]
 800d7a2:	2600      	movs	r6, #0
 800d7a4:	e7f9      	b.n	800d79a <_calloc_r+0x12>
 800d7a6:	462a      	mov	r2, r5
 800d7a8:	4621      	mov	r1, r4
 800d7aa:	f7fe f80c 	bl	800b7c6 <memset>
 800d7ae:	e7f4      	b.n	800d79a <_calloc_r+0x12>

0800d7b0 <__ascii_mbtowc>:
 800d7b0:	b082      	sub	sp, #8
 800d7b2:	b901      	cbnz	r1, 800d7b6 <__ascii_mbtowc+0x6>
 800d7b4:	a901      	add	r1, sp, #4
 800d7b6:	b142      	cbz	r2, 800d7ca <__ascii_mbtowc+0x1a>
 800d7b8:	b14b      	cbz	r3, 800d7ce <__ascii_mbtowc+0x1e>
 800d7ba:	7813      	ldrb	r3, [r2, #0]
 800d7bc:	600b      	str	r3, [r1, #0]
 800d7be:	7812      	ldrb	r2, [r2, #0]
 800d7c0:	1e10      	subs	r0, r2, #0
 800d7c2:	bf18      	it	ne
 800d7c4:	2001      	movne	r0, #1
 800d7c6:	b002      	add	sp, #8
 800d7c8:	4770      	bx	lr
 800d7ca:	4610      	mov	r0, r2
 800d7cc:	e7fb      	b.n	800d7c6 <__ascii_mbtowc+0x16>
 800d7ce:	f06f 0001 	mvn.w	r0, #1
 800d7d2:	e7f8      	b.n	800d7c6 <__ascii_mbtowc+0x16>

0800d7d4 <_realloc_r>:
 800d7d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d8:	4607      	mov	r7, r0
 800d7da:	4614      	mov	r4, r2
 800d7dc:	460d      	mov	r5, r1
 800d7de:	b921      	cbnz	r1, 800d7ea <_realloc_r+0x16>
 800d7e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e4:	4611      	mov	r1, r2
 800d7e6:	f7fe bfa7 	b.w	800c738 <_malloc_r>
 800d7ea:	b92a      	cbnz	r2, 800d7f8 <_realloc_r+0x24>
 800d7ec:	f7fe ff30 	bl	800c650 <_free_r>
 800d7f0:	4625      	mov	r5, r4
 800d7f2:	4628      	mov	r0, r5
 800d7f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7f8:	f000 f8c5 	bl	800d986 <_malloc_usable_size_r>
 800d7fc:	4284      	cmp	r4, r0
 800d7fe:	4606      	mov	r6, r0
 800d800:	d802      	bhi.n	800d808 <_realloc_r+0x34>
 800d802:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d806:	d8f4      	bhi.n	800d7f2 <_realloc_r+0x1e>
 800d808:	4621      	mov	r1, r4
 800d80a:	4638      	mov	r0, r7
 800d80c:	f7fe ff94 	bl	800c738 <_malloc_r>
 800d810:	4680      	mov	r8, r0
 800d812:	b908      	cbnz	r0, 800d818 <_realloc_r+0x44>
 800d814:	4645      	mov	r5, r8
 800d816:	e7ec      	b.n	800d7f2 <_realloc_r+0x1e>
 800d818:	42b4      	cmp	r4, r6
 800d81a:	4622      	mov	r2, r4
 800d81c:	4629      	mov	r1, r5
 800d81e:	bf28      	it	cs
 800d820:	4632      	movcs	r2, r6
 800d822:	f7fe f8ae 	bl	800b982 <memcpy>
 800d826:	4629      	mov	r1, r5
 800d828:	4638      	mov	r0, r7
 800d82a:	f7fe ff11 	bl	800c650 <_free_r>
 800d82e:	e7f1      	b.n	800d814 <_realloc_r+0x40>

0800d830 <__ascii_wctomb>:
 800d830:	4603      	mov	r3, r0
 800d832:	4608      	mov	r0, r1
 800d834:	b141      	cbz	r1, 800d848 <__ascii_wctomb+0x18>
 800d836:	2aff      	cmp	r2, #255	@ 0xff
 800d838:	d904      	bls.n	800d844 <__ascii_wctomb+0x14>
 800d83a:	228a      	movs	r2, #138	@ 0x8a
 800d83c:	601a      	str	r2, [r3, #0]
 800d83e:	f04f 30ff 	mov.w	r0, #4294967295
 800d842:	4770      	bx	lr
 800d844:	700a      	strb	r2, [r1, #0]
 800d846:	2001      	movs	r0, #1
 800d848:	4770      	bx	lr
	...

0800d84c <fiprintf>:
 800d84c:	b40e      	push	{r1, r2, r3}
 800d84e:	b503      	push	{r0, r1, lr}
 800d850:	4601      	mov	r1, r0
 800d852:	ab03      	add	r3, sp, #12
 800d854:	4805      	ldr	r0, [pc, #20]	@ (800d86c <fiprintf+0x20>)
 800d856:	f853 2b04 	ldr.w	r2, [r3], #4
 800d85a:	6800      	ldr	r0, [r0, #0]
 800d85c:	9301      	str	r3, [sp, #4]
 800d85e:	f7ff fcf3 	bl	800d248 <_vfiprintf_r>
 800d862:	b002      	add	sp, #8
 800d864:	f85d eb04 	ldr.w	lr, [sp], #4
 800d868:	b003      	add	sp, #12
 800d86a:	4770      	bx	lr
 800d86c:	200000b0 	.word	0x200000b0

0800d870 <__swhatbuf_r>:
 800d870:	b570      	push	{r4, r5, r6, lr}
 800d872:	460c      	mov	r4, r1
 800d874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d878:	2900      	cmp	r1, #0
 800d87a:	b096      	sub	sp, #88	@ 0x58
 800d87c:	4615      	mov	r5, r2
 800d87e:	461e      	mov	r6, r3
 800d880:	da0d      	bge.n	800d89e <__swhatbuf_r+0x2e>
 800d882:	89a3      	ldrh	r3, [r4, #12]
 800d884:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d888:	f04f 0100 	mov.w	r1, #0
 800d88c:	bf14      	ite	ne
 800d88e:	2340      	movne	r3, #64	@ 0x40
 800d890:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d894:	2000      	movs	r0, #0
 800d896:	6031      	str	r1, [r6, #0]
 800d898:	602b      	str	r3, [r5, #0]
 800d89a:	b016      	add	sp, #88	@ 0x58
 800d89c:	bd70      	pop	{r4, r5, r6, pc}
 800d89e:	466a      	mov	r2, sp
 800d8a0:	f000 f848 	bl	800d934 <_fstat_r>
 800d8a4:	2800      	cmp	r0, #0
 800d8a6:	dbec      	blt.n	800d882 <__swhatbuf_r+0x12>
 800d8a8:	9901      	ldr	r1, [sp, #4]
 800d8aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d8ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d8b2:	4259      	negs	r1, r3
 800d8b4:	4159      	adcs	r1, r3
 800d8b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d8ba:	e7eb      	b.n	800d894 <__swhatbuf_r+0x24>

0800d8bc <__smakebuf_r>:
 800d8bc:	898b      	ldrh	r3, [r1, #12]
 800d8be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d8c0:	079d      	lsls	r5, r3, #30
 800d8c2:	4606      	mov	r6, r0
 800d8c4:	460c      	mov	r4, r1
 800d8c6:	d507      	bpl.n	800d8d8 <__smakebuf_r+0x1c>
 800d8c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d8cc:	6023      	str	r3, [r4, #0]
 800d8ce:	6123      	str	r3, [r4, #16]
 800d8d0:	2301      	movs	r3, #1
 800d8d2:	6163      	str	r3, [r4, #20]
 800d8d4:	b003      	add	sp, #12
 800d8d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8d8:	ab01      	add	r3, sp, #4
 800d8da:	466a      	mov	r2, sp
 800d8dc:	f7ff ffc8 	bl	800d870 <__swhatbuf_r>
 800d8e0:	9f00      	ldr	r7, [sp, #0]
 800d8e2:	4605      	mov	r5, r0
 800d8e4:	4639      	mov	r1, r7
 800d8e6:	4630      	mov	r0, r6
 800d8e8:	f7fe ff26 	bl	800c738 <_malloc_r>
 800d8ec:	b948      	cbnz	r0, 800d902 <__smakebuf_r+0x46>
 800d8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8f2:	059a      	lsls	r2, r3, #22
 800d8f4:	d4ee      	bmi.n	800d8d4 <__smakebuf_r+0x18>
 800d8f6:	f023 0303 	bic.w	r3, r3, #3
 800d8fa:	f043 0302 	orr.w	r3, r3, #2
 800d8fe:	81a3      	strh	r3, [r4, #12]
 800d900:	e7e2      	b.n	800d8c8 <__smakebuf_r+0xc>
 800d902:	89a3      	ldrh	r3, [r4, #12]
 800d904:	6020      	str	r0, [r4, #0]
 800d906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d90a:	81a3      	strh	r3, [r4, #12]
 800d90c:	9b01      	ldr	r3, [sp, #4]
 800d90e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d912:	b15b      	cbz	r3, 800d92c <__smakebuf_r+0x70>
 800d914:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d918:	4630      	mov	r0, r6
 800d91a:	f000 f81d 	bl	800d958 <_isatty_r>
 800d91e:	b128      	cbz	r0, 800d92c <__smakebuf_r+0x70>
 800d920:	89a3      	ldrh	r3, [r4, #12]
 800d922:	f023 0303 	bic.w	r3, r3, #3
 800d926:	f043 0301 	orr.w	r3, r3, #1
 800d92a:	81a3      	strh	r3, [r4, #12]
 800d92c:	89a3      	ldrh	r3, [r4, #12]
 800d92e:	431d      	orrs	r5, r3
 800d930:	81a5      	strh	r5, [r4, #12]
 800d932:	e7cf      	b.n	800d8d4 <__smakebuf_r+0x18>

0800d934 <_fstat_r>:
 800d934:	b538      	push	{r3, r4, r5, lr}
 800d936:	4d07      	ldr	r5, [pc, #28]	@ (800d954 <_fstat_r+0x20>)
 800d938:	2300      	movs	r3, #0
 800d93a:	4604      	mov	r4, r0
 800d93c:	4608      	mov	r0, r1
 800d93e:	4611      	mov	r1, r2
 800d940:	602b      	str	r3, [r5, #0]
 800d942:	f7f6 f90f 	bl	8003b64 <_fstat>
 800d946:	1c43      	adds	r3, r0, #1
 800d948:	d102      	bne.n	800d950 <_fstat_r+0x1c>
 800d94a:	682b      	ldr	r3, [r5, #0]
 800d94c:	b103      	cbz	r3, 800d950 <_fstat_r+0x1c>
 800d94e:	6023      	str	r3, [r4, #0]
 800d950:	bd38      	pop	{r3, r4, r5, pc}
 800d952:	bf00      	nop
 800d954:	2000914c 	.word	0x2000914c

0800d958 <_isatty_r>:
 800d958:	b538      	push	{r3, r4, r5, lr}
 800d95a:	4d06      	ldr	r5, [pc, #24]	@ (800d974 <_isatty_r+0x1c>)
 800d95c:	2300      	movs	r3, #0
 800d95e:	4604      	mov	r4, r0
 800d960:	4608      	mov	r0, r1
 800d962:	602b      	str	r3, [r5, #0]
 800d964:	f7f6 f90e 	bl	8003b84 <_isatty>
 800d968:	1c43      	adds	r3, r0, #1
 800d96a:	d102      	bne.n	800d972 <_isatty_r+0x1a>
 800d96c:	682b      	ldr	r3, [r5, #0]
 800d96e:	b103      	cbz	r3, 800d972 <_isatty_r+0x1a>
 800d970:	6023      	str	r3, [r4, #0]
 800d972:	bd38      	pop	{r3, r4, r5, pc}
 800d974:	2000914c 	.word	0x2000914c

0800d978 <abort>:
 800d978:	b508      	push	{r3, lr}
 800d97a:	2006      	movs	r0, #6
 800d97c:	f000 f834 	bl	800d9e8 <raise>
 800d980:	2001      	movs	r0, #1
 800d982:	f7f6 f8bb 	bl	8003afc <_exit>

0800d986 <_malloc_usable_size_r>:
 800d986:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d98a:	1f18      	subs	r0, r3, #4
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	bfbc      	itt	lt
 800d990:	580b      	ldrlt	r3, [r1, r0]
 800d992:	18c0      	addlt	r0, r0, r3
 800d994:	4770      	bx	lr

0800d996 <_raise_r>:
 800d996:	291f      	cmp	r1, #31
 800d998:	b538      	push	{r3, r4, r5, lr}
 800d99a:	4605      	mov	r5, r0
 800d99c:	460c      	mov	r4, r1
 800d99e:	d904      	bls.n	800d9aa <_raise_r+0x14>
 800d9a0:	2316      	movs	r3, #22
 800d9a2:	6003      	str	r3, [r0, #0]
 800d9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9a8:	bd38      	pop	{r3, r4, r5, pc}
 800d9aa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d9ac:	b112      	cbz	r2, 800d9b4 <_raise_r+0x1e>
 800d9ae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9b2:	b94b      	cbnz	r3, 800d9c8 <_raise_r+0x32>
 800d9b4:	4628      	mov	r0, r5
 800d9b6:	f000 f831 	bl	800da1c <_getpid_r>
 800d9ba:	4622      	mov	r2, r4
 800d9bc:	4601      	mov	r1, r0
 800d9be:	4628      	mov	r0, r5
 800d9c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9c4:	f000 b818 	b.w	800d9f8 <_kill_r>
 800d9c8:	2b01      	cmp	r3, #1
 800d9ca:	d00a      	beq.n	800d9e2 <_raise_r+0x4c>
 800d9cc:	1c59      	adds	r1, r3, #1
 800d9ce:	d103      	bne.n	800d9d8 <_raise_r+0x42>
 800d9d0:	2316      	movs	r3, #22
 800d9d2:	6003      	str	r3, [r0, #0]
 800d9d4:	2001      	movs	r0, #1
 800d9d6:	e7e7      	b.n	800d9a8 <_raise_r+0x12>
 800d9d8:	2100      	movs	r1, #0
 800d9da:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9de:	4620      	mov	r0, r4
 800d9e0:	4798      	blx	r3
 800d9e2:	2000      	movs	r0, #0
 800d9e4:	e7e0      	b.n	800d9a8 <_raise_r+0x12>
	...

0800d9e8 <raise>:
 800d9e8:	4b02      	ldr	r3, [pc, #8]	@ (800d9f4 <raise+0xc>)
 800d9ea:	4601      	mov	r1, r0
 800d9ec:	6818      	ldr	r0, [r3, #0]
 800d9ee:	f7ff bfd2 	b.w	800d996 <_raise_r>
 800d9f2:	bf00      	nop
 800d9f4:	200000b0 	.word	0x200000b0

0800d9f8 <_kill_r>:
 800d9f8:	b538      	push	{r3, r4, r5, lr}
 800d9fa:	4d07      	ldr	r5, [pc, #28]	@ (800da18 <_kill_r+0x20>)
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	4604      	mov	r4, r0
 800da00:	4608      	mov	r0, r1
 800da02:	4611      	mov	r1, r2
 800da04:	602b      	str	r3, [r5, #0]
 800da06:	f7f6 f869 	bl	8003adc <_kill>
 800da0a:	1c43      	adds	r3, r0, #1
 800da0c:	d102      	bne.n	800da14 <_kill_r+0x1c>
 800da0e:	682b      	ldr	r3, [r5, #0]
 800da10:	b103      	cbz	r3, 800da14 <_kill_r+0x1c>
 800da12:	6023      	str	r3, [r4, #0]
 800da14:	bd38      	pop	{r3, r4, r5, pc}
 800da16:	bf00      	nop
 800da18:	2000914c 	.word	0x2000914c

0800da1c <_getpid_r>:
 800da1c:	f7f6 b856 	b.w	8003acc <_getpid>

0800da20 <sin>:
 800da20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da22:	ec53 2b10 	vmov	r2, r3, d0
 800da26:	4826      	ldr	r0, [pc, #152]	@ (800dac0 <sin+0xa0>)
 800da28:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800da2c:	4281      	cmp	r1, r0
 800da2e:	d807      	bhi.n	800da40 <sin+0x20>
 800da30:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800dab8 <sin+0x98>
 800da34:	2000      	movs	r0, #0
 800da36:	b005      	add	sp, #20
 800da38:	f85d eb04 	ldr.w	lr, [sp], #4
 800da3c:	f000 b998 	b.w	800dd70 <__kernel_sin>
 800da40:	4820      	ldr	r0, [pc, #128]	@ (800dac4 <sin+0xa4>)
 800da42:	4281      	cmp	r1, r0
 800da44:	d908      	bls.n	800da58 <sin+0x38>
 800da46:	4610      	mov	r0, r2
 800da48:	4619      	mov	r1, r3
 800da4a:	f7f2 fc25 	bl	8000298 <__aeabi_dsub>
 800da4e:	ec41 0b10 	vmov	d0, r0, r1
 800da52:	b005      	add	sp, #20
 800da54:	f85d fb04 	ldr.w	pc, [sp], #4
 800da58:	4668      	mov	r0, sp
 800da5a:	f000 fa45 	bl	800dee8 <__ieee754_rem_pio2>
 800da5e:	f000 0003 	and.w	r0, r0, #3
 800da62:	2801      	cmp	r0, #1
 800da64:	d00c      	beq.n	800da80 <sin+0x60>
 800da66:	2802      	cmp	r0, #2
 800da68:	d011      	beq.n	800da8e <sin+0x6e>
 800da6a:	b9e8      	cbnz	r0, 800daa8 <sin+0x88>
 800da6c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800da70:	ed9d 0b00 	vldr	d0, [sp]
 800da74:	2001      	movs	r0, #1
 800da76:	f000 f97b 	bl	800dd70 <__kernel_sin>
 800da7a:	ec51 0b10 	vmov	r0, r1, d0
 800da7e:	e7e6      	b.n	800da4e <sin+0x2e>
 800da80:	ed9d 1b02 	vldr	d1, [sp, #8]
 800da84:	ed9d 0b00 	vldr	d0, [sp]
 800da88:	f000 f8aa 	bl	800dbe0 <__kernel_cos>
 800da8c:	e7f5      	b.n	800da7a <sin+0x5a>
 800da8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800da92:	ed9d 0b00 	vldr	d0, [sp]
 800da96:	2001      	movs	r0, #1
 800da98:	f000 f96a 	bl	800dd70 <__kernel_sin>
 800da9c:	ec53 2b10 	vmov	r2, r3, d0
 800daa0:	4610      	mov	r0, r2
 800daa2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800daa6:	e7d2      	b.n	800da4e <sin+0x2e>
 800daa8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800daac:	ed9d 0b00 	vldr	d0, [sp]
 800dab0:	f000 f896 	bl	800dbe0 <__kernel_cos>
 800dab4:	e7f2      	b.n	800da9c <sin+0x7c>
 800dab6:	bf00      	nop
	...
 800dac0:	3fe921fb 	.word	0x3fe921fb
 800dac4:	7fefffff 	.word	0x7fefffff

0800dac8 <cosf>:
 800dac8:	ee10 3a10 	vmov	r3, s0
 800dacc:	b507      	push	{r0, r1, r2, lr}
 800dace:	4a1e      	ldr	r2, [pc, #120]	@ (800db48 <cosf+0x80>)
 800dad0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d806      	bhi.n	800dae6 <cosf+0x1e>
 800dad8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800db4c <cosf+0x84>
 800dadc:	b003      	add	sp, #12
 800dade:	f85d eb04 	ldr.w	lr, [sp], #4
 800dae2:	f000 bc05 	b.w	800e2f0 <__kernel_cosf>
 800dae6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800daea:	d304      	bcc.n	800daf6 <cosf+0x2e>
 800daec:	ee30 0a40 	vsub.f32	s0, s0, s0
 800daf0:	b003      	add	sp, #12
 800daf2:	f85d fb04 	ldr.w	pc, [sp], #4
 800daf6:	4668      	mov	r0, sp
 800daf8:	f000 fc9a 	bl	800e430 <__ieee754_rem_pio2f>
 800dafc:	f000 0003 	and.w	r0, r0, #3
 800db00:	2801      	cmp	r0, #1
 800db02:	d009      	beq.n	800db18 <cosf+0x50>
 800db04:	2802      	cmp	r0, #2
 800db06:	d010      	beq.n	800db2a <cosf+0x62>
 800db08:	b9b0      	cbnz	r0, 800db38 <cosf+0x70>
 800db0a:	eddd 0a01 	vldr	s1, [sp, #4]
 800db0e:	ed9d 0a00 	vldr	s0, [sp]
 800db12:	f000 fbed 	bl	800e2f0 <__kernel_cosf>
 800db16:	e7eb      	b.n	800daf0 <cosf+0x28>
 800db18:	eddd 0a01 	vldr	s1, [sp, #4]
 800db1c:	ed9d 0a00 	vldr	s0, [sp]
 800db20:	f000 fc3e 	bl	800e3a0 <__kernel_sinf>
 800db24:	eeb1 0a40 	vneg.f32	s0, s0
 800db28:	e7e2      	b.n	800daf0 <cosf+0x28>
 800db2a:	eddd 0a01 	vldr	s1, [sp, #4]
 800db2e:	ed9d 0a00 	vldr	s0, [sp]
 800db32:	f000 fbdd 	bl	800e2f0 <__kernel_cosf>
 800db36:	e7f5      	b.n	800db24 <cosf+0x5c>
 800db38:	eddd 0a01 	vldr	s1, [sp, #4]
 800db3c:	ed9d 0a00 	vldr	s0, [sp]
 800db40:	2001      	movs	r0, #1
 800db42:	f000 fc2d 	bl	800e3a0 <__kernel_sinf>
 800db46:	e7d3      	b.n	800daf0 <cosf+0x28>
 800db48:	3f490fd8 	.word	0x3f490fd8
 800db4c:	00000000 	.word	0x00000000

0800db50 <sinf>:
 800db50:	ee10 3a10 	vmov	r3, s0
 800db54:	b507      	push	{r0, r1, r2, lr}
 800db56:	4a1f      	ldr	r2, [pc, #124]	@ (800dbd4 <sinf+0x84>)
 800db58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800db5c:	4293      	cmp	r3, r2
 800db5e:	d807      	bhi.n	800db70 <sinf+0x20>
 800db60:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800dbd8 <sinf+0x88>
 800db64:	2000      	movs	r0, #0
 800db66:	b003      	add	sp, #12
 800db68:	f85d eb04 	ldr.w	lr, [sp], #4
 800db6c:	f000 bc18 	b.w	800e3a0 <__kernel_sinf>
 800db70:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db74:	d304      	bcc.n	800db80 <sinf+0x30>
 800db76:	ee30 0a40 	vsub.f32	s0, s0, s0
 800db7a:	b003      	add	sp, #12
 800db7c:	f85d fb04 	ldr.w	pc, [sp], #4
 800db80:	4668      	mov	r0, sp
 800db82:	f000 fc55 	bl	800e430 <__ieee754_rem_pio2f>
 800db86:	f000 0003 	and.w	r0, r0, #3
 800db8a:	2801      	cmp	r0, #1
 800db8c:	d00a      	beq.n	800dba4 <sinf+0x54>
 800db8e:	2802      	cmp	r0, #2
 800db90:	d00f      	beq.n	800dbb2 <sinf+0x62>
 800db92:	b9c0      	cbnz	r0, 800dbc6 <sinf+0x76>
 800db94:	eddd 0a01 	vldr	s1, [sp, #4]
 800db98:	ed9d 0a00 	vldr	s0, [sp]
 800db9c:	2001      	movs	r0, #1
 800db9e:	f000 fbff 	bl	800e3a0 <__kernel_sinf>
 800dba2:	e7ea      	b.n	800db7a <sinf+0x2a>
 800dba4:	eddd 0a01 	vldr	s1, [sp, #4]
 800dba8:	ed9d 0a00 	vldr	s0, [sp]
 800dbac:	f000 fba0 	bl	800e2f0 <__kernel_cosf>
 800dbb0:	e7e3      	b.n	800db7a <sinf+0x2a>
 800dbb2:	eddd 0a01 	vldr	s1, [sp, #4]
 800dbb6:	ed9d 0a00 	vldr	s0, [sp]
 800dbba:	2001      	movs	r0, #1
 800dbbc:	f000 fbf0 	bl	800e3a0 <__kernel_sinf>
 800dbc0:	eeb1 0a40 	vneg.f32	s0, s0
 800dbc4:	e7d9      	b.n	800db7a <sinf+0x2a>
 800dbc6:	eddd 0a01 	vldr	s1, [sp, #4]
 800dbca:	ed9d 0a00 	vldr	s0, [sp]
 800dbce:	f000 fb8f 	bl	800e2f0 <__kernel_cosf>
 800dbd2:	e7f5      	b.n	800dbc0 <sinf+0x70>
 800dbd4:	3f490fd8 	.word	0x3f490fd8
	...

0800dbe0 <__kernel_cos>:
 800dbe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbe4:	ec57 6b10 	vmov	r6, r7, d0
 800dbe8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800dbec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800dbf0:	ed8d 1b00 	vstr	d1, [sp]
 800dbf4:	d206      	bcs.n	800dc04 <__kernel_cos+0x24>
 800dbf6:	4630      	mov	r0, r6
 800dbf8:	4639      	mov	r1, r7
 800dbfa:	f7f2 ffb5 	bl	8000b68 <__aeabi_d2iz>
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	f000 8088 	beq.w	800dd14 <__kernel_cos+0x134>
 800dc04:	4632      	mov	r2, r6
 800dc06:	463b      	mov	r3, r7
 800dc08:	4630      	mov	r0, r6
 800dc0a:	4639      	mov	r1, r7
 800dc0c:	f7f2 fcfc 	bl	8000608 <__aeabi_dmul>
 800dc10:	4b51      	ldr	r3, [pc, #324]	@ (800dd58 <__kernel_cos+0x178>)
 800dc12:	2200      	movs	r2, #0
 800dc14:	4604      	mov	r4, r0
 800dc16:	460d      	mov	r5, r1
 800dc18:	f7f2 fcf6 	bl	8000608 <__aeabi_dmul>
 800dc1c:	a340      	add	r3, pc, #256	@ (adr r3, 800dd20 <__kernel_cos+0x140>)
 800dc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc22:	4682      	mov	sl, r0
 800dc24:	468b      	mov	fp, r1
 800dc26:	4620      	mov	r0, r4
 800dc28:	4629      	mov	r1, r5
 800dc2a:	f7f2 fced 	bl	8000608 <__aeabi_dmul>
 800dc2e:	a33e      	add	r3, pc, #248	@ (adr r3, 800dd28 <__kernel_cos+0x148>)
 800dc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc34:	f7f2 fb32 	bl	800029c <__adddf3>
 800dc38:	4622      	mov	r2, r4
 800dc3a:	462b      	mov	r3, r5
 800dc3c:	f7f2 fce4 	bl	8000608 <__aeabi_dmul>
 800dc40:	a33b      	add	r3, pc, #236	@ (adr r3, 800dd30 <__kernel_cos+0x150>)
 800dc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc46:	f7f2 fb27 	bl	8000298 <__aeabi_dsub>
 800dc4a:	4622      	mov	r2, r4
 800dc4c:	462b      	mov	r3, r5
 800dc4e:	f7f2 fcdb 	bl	8000608 <__aeabi_dmul>
 800dc52:	a339      	add	r3, pc, #228	@ (adr r3, 800dd38 <__kernel_cos+0x158>)
 800dc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc58:	f7f2 fb20 	bl	800029c <__adddf3>
 800dc5c:	4622      	mov	r2, r4
 800dc5e:	462b      	mov	r3, r5
 800dc60:	f7f2 fcd2 	bl	8000608 <__aeabi_dmul>
 800dc64:	a336      	add	r3, pc, #216	@ (adr r3, 800dd40 <__kernel_cos+0x160>)
 800dc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6a:	f7f2 fb15 	bl	8000298 <__aeabi_dsub>
 800dc6e:	4622      	mov	r2, r4
 800dc70:	462b      	mov	r3, r5
 800dc72:	f7f2 fcc9 	bl	8000608 <__aeabi_dmul>
 800dc76:	a334      	add	r3, pc, #208	@ (adr r3, 800dd48 <__kernel_cos+0x168>)
 800dc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7c:	f7f2 fb0e 	bl	800029c <__adddf3>
 800dc80:	4622      	mov	r2, r4
 800dc82:	462b      	mov	r3, r5
 800dc84:	f7f2 fcc0 	bl	8000608 <__aeabi_dmul>
 800dc88:	4622      	mov	r2, r4
 800dc8a:	462b      	mov	r3, r5
 800dc8c:	f7f2 fcbc 	bl	8000608 <__aeabi_dmul>
 800dc90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc94:	4604      	mov	r4, r0
 800dc96:	460d      	mov	r5, r1
 800dc98:	4630      	mov	r0, r6
 800dc9a:	4639      	mov	r1, r7
 800dc9c:	f7f2 fcb4 	bl	8000608 <__aeabi_dmul>
 800dca0:	460b      	mov	r3, r1
 800dca2:	4602      	mov	r2, r0
 800dca4:	4629      	mov	r1, r5
 800dca6:	4620      	mov	r0, r4
 800dca8:	f7f2 faf6 	bl	8000298 <__aeabi_dsub>
 800dcac:	4b2b      	ldr	r3, [pc, #172]	@ (800dd5c <__kernel_cos+0x17c>)
 800dcae:	4598      	cmp	r8, r3
 800dcb0:	4606      	mov	r6, r0
 800dcb2:	460f      	mov	r7, r1
 800dcb4:	d810      	bhi.n	800dcd8 <__kernel_cos+0xf8>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	460b      	mov	r3, r1
 800dcba:	4650      	mov	r0, sl
 800dcbc:	4659      	mov	r1, fp
 800dcbe:	f7f2 faeb 	bl	8000298 <__aeabi_dsub>
 800dcc2:	460b      	mov	r3, r1
 800dcc4:	4926      	ldr	r1, [pc, #152]	@ (800dd60 <__kernel_cos+0x180>)
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	2000      	movs	r0, #0
 800dcca:	f7f2 fae5 	bl	8000298 <__aeabi_dsub>
 800dcce:	ec41 0b10 	vmov	d0, r0, r1
 800dcd2:	b003      	add	sp, #12
 800dcd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcd8:	4b22      	ldr	r3, [pc, #136]	@ (800dd64 <__kernel_cos+0x184>)
 800dcda:	4921      	ldr	r1, [pc, #132]	@ (800dd60 <__kernel_cos+0x180>)
 800dcdc:	4598      	cmp	r8, r3
 800dcde:	bf8c      	ite	hi
 800dce0:	4d21      	ldrhi	r5, [pc, #132]	@ (800dd68 <__kernel_cos+0x188>)
 800dce2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800dce6:	2400      	movs	r4, #0
 800dce8:	4622      	mov	r2, r4
 800dcea:	462b      	mov	r3, r5
 800dcec:	2000      	movs	r0, #0
 800dcee:	f7f2 fad3 	bl	8000298 <__aeabi_dsub>
 800dcf2:	4622      	mov	r2, r4
 800dcf4:	4680      	mov	r8, r0
 800dcf6:	4689      	mov	r9, r1
 800dcf8:	462b      	mov	r3, r5
 800dcfa:	4650      	mov	r0, sl
 800dcfc:	4659      	mov	r1, fp
 800dcfe:	f7f2 facb 	bl	8000298 <__aeabi_dsub>
 800dd02:	4632      	mov	r2, r6
 800dd04:	463b      	mov	r3, r7
 800dd06:	f7f2 fac7 	bl	8000298 <__aeabi_dsub>
 800dd0a:	4602      	mov	r2, r0
 800dd0c:	460b      	mov	r3, r1
 800dd0e:	4640      	mov	r0, r8
 800dd10:	4649      	mov	r1, r9
 800dd12:	e7da      	b.n	800dcca <__kernel_cos+0xea>
 800dd14:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800dd50 <__kernel_cos+0x170>
 800dd18:	e7db      	b.n	800dcd2 <__kernel_cos+0xf2>
 800dd1a:	bf00      	nop
 800dd1c:	f3af 8000 	nop.w
 800dd20:	be8838d4 	.word	0xbe8838d4
 800dd24:	bda8fae9 	.word	0xbda8fae9
 800dd28:	bdb4b1c4 	.word	0xbdb4b1c4
 800dd2c:	3e21ee9e 	.word	0x3e21ee9e
 800dd30:	809c52ad 	.word	0x809c52ad
 800dd34:	3e927e4f 	.word	0x3e927e4f
 800dd38:	19cb1590 	.word	0x19cb1590
 800dd3c:	3efa01a0 	.word	0x3efa01a0
 800dd40:	16c15177 	.word	0x16c15177
 800dd44:	3f56c16c 	.word	0x3f56c16c
 800dd48:	5555554c 	.word	0x5555554c
 800dd4c:	3fa55555 	.word	0x3fa55555
 800dd50:	00000000 	.word	0x00000000
 800dd54:	3ff00000 	.word	0x3ff00000
 800dd58:	3fe00000 	.word	0x3fe00000
 800dd5c:	3fd33332 	.word	0x3fd33332
 800dd60:	3ff00000 	.word	0x3ff00000
 800dd64:	3fe90000 	.word	0x3fe90000
 800dd68:	3fd20000 	.word	0x3fd20000
 800dd6c:	00000000 	.word	0x00000000

0800dd70 <__kernel_sin>:
 800dd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd74:	ec55 4b10 	vmov	r4, r5, d0
 800dd78:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800dd7c:	b085      	sub	sp, #20
 800dd7e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800dd82:	ed8d 1b02 	vstr	d1, [sp, #8]
 800dd86:	4680      	mov	r8, r0
 800dd88:	d205      	bcs.n	800dd96 <__kernel_sin+0x26>
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	4629      	mov	r1, r5
 800dd8e:	f7f2 feeb 	bl	8000b68 <__aeabi_d2iz>
 800dd92:	2800      	cmp	r0, #0
 800dd94:	d052      	beq.n	800de3c <__kernel_sin+0xcc>
 800dd96:	4622      	mov	r2, r4
 800dd98:	462b      	mov	r3, r5
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	4629      	mov	r1, r5
 800dd9e:	f7f2 fc33 	bl	8000608 <__aeabi_dmul>
 800dda2:	4682      	mov	sl, r0
 800dda4:	468b      	mov	fp, r1
 800dda6:	4602      	mov	r2, r0
 800dda8:	460b      	mov	r3, r1
 800ddaa:	4620      	mov	r0, r4
 800ddac:	4629      	mov	r1, r5
 800ddae:	f7f2 fc2b 	bl	8000608 <__aeabi_dmul>
 800ddb2:	a342      	add	r3, pc, #264	@ (adr r3, 800debc <__kernel_sin+0x14c>)
 800ddb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb8:	e9cd 0100 	strd	r0, r1, [sp]
 800ddbc:	4650      	mov	r0, sl
 800ddbe:	4659      	mov	r1, fp
 800ddc0:	f7f2 fc22 	bl	8000608 <__aeabi_dmul>
 800ddc4:	a33f      	add	r3, pc, #252	@ (adr r3, 800dec4 <__kernel_sin+0x154>)
 800ddc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddca:	f7f2 fa65 	bl	8000298 <__aeabi_dsub>
 800ddce:	4652      	mov	r2, sl
 800ddd0:	465b      	mov	r3, fp
 800ddd2:	f7f2 fc19 	bl	8000608 <__aeabi_dmul>
 800ddd6:	a33d      	add	r3, pc, #244	@ (adr r3, 800decc <__kernel_sin+0x15c>)
 800ddd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dddc:	f7f2 fa5e 	bl	800029c <__adddf3>
 800dde0:	4652      	mov	r2, sl
 800dde2:	465b      	mov	r3, fp
 800dde4:	f7f2 fc10 	bl	8000608 <__aeabi_dmul>
 800dde8:	a33a      	add	r3, pc, #232	@ (adr r3, 800ded4 <__kernel_sin+0x164>)
 800ddea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddee:	f7f2 fa53 	bl	8000298 <__aeabi_dsub>
 800ddf2:	4652      	mov	r2, sl
 800ddf4:	465b      	mov	r3, fp
 800ddf6:	f7f2 fc07 	bl	8000608 <__aeabi_dmul>
 800ddfa:	a338      	add	r3, pc, #224	@ (adr r3, 800dedc <__kernel_sin+0x16c>)
 800ddfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de00:	f7f2 fa4c 	bl	800029c <__adddf3>
 800de04:	4606      	mov	r6, r0
 800de06:	460f      	mov	r7, r1
 800de08:	f1b8 0f00 	cmp.w	r8, #0
 800de0c:	d11b      	bne.n	800de46 <__kernel_sin+0xd6>
 800de0e:	4602      	mov	r2, r0
 800de10:	460b      	mov	r3, r1
 800de12:	4650      	mov	r0, sl
 800de14:	4659      	mov	r1, fp
 800de16:	f7f2 fbf7 	bl	8000608 <__aeabi_dmul>
 800de1a:	a325      	add	r3, pc, #148	@ (adr r3, 800deb0 <__kernel_sin+0x140>)
 800de1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de20:	f7f2 fa3a 	bl	8000298 <__aeabi_dsub>
 800de24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de28:	f7f2 fbee 	bl	8000608 <__aeabi_dmul>
 800de2c:	4602      	mov	r2, r0
 800de2e:	460b      	mov	r3, r1
 800de30:	4620      	mov	r0, r4
 800de32:	4629      	mov	r1, r5
 800de34:	f7f2 fa32 	bl	800029c <__adddf3>
 800de38:	4604      	mov	r4, r0
 800de3a:	460d      	mov	r5, r1
 800de3c:	ec45 4b10 	vmov	d0, r4, r5
 800de40:	b005      	add	sp, #20
 800de42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de4a:	4b1b      	ldr	r3, [pc, #108]	@ (800deb8 <__kernel_sin+0x148>)
 800de4c:	2200      	movs	r2, #0
 800de4e:	f7f2 fbdb 	bl	8000608 <__aeabi_dmul>
 800de52:	4632      	mov	r2, r6
 800de54:	4680      	mov	r8, r0
 800de56:	4689      	mov	r9, r1
 800de58:	463b      	mov	r3, r7
 800de5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de5e:	f7f2 fbd3 	bl	8000608 <__aeabi_dmul>
 800de62:	4602      	mov	r2, r0
 800de64:	460b      	mov	r3, r1
 800de66:	4640      	mov	r0, r8
 800de68:	4649      	mov	r1, r9
 800de6a:	f7f2 fa15 	bl	8000298 <__aeabi_dsub>
 800de6e:	4652      	mov	r2, sl
 800de70:	465b      	mov	r3, fp
 800de72:	f7f2 fbc9 	bl	8000608 <__aeabi_dmul>
 800de76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de7a:	f7f2 fa0d 	bl	8000298 <__aeabi_dsub>
 800de7e:	a30c      	add	r3, pc, #48	@ (adr r3, 800deb0 <__kernel_sin+0x140>)
 800de80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de84:	4606      	mov	r6, r0
 800de86:	460f      	mov	r7, r1
 800de88:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de8c:	f7f2 fbbc 	bl	8000608 <__aeabi_dmul>
 800de90:	4602      	mov	r2, r0
 800de92:	460b      	mov	r3, r1
 800de94:	4630      	mov	r0, r6
 800de96:	4639      	mov	r1, r7
 800de98:	f7f2 fa00 	bl	800029c <__adddf3>
 800de9c:	4602      	mov	r2, r0
 800de9e:	460b      	mov	r3, r1
 800dea0:	4620      	mov	r0, r4
 800dea2:	4629      	mov	r1, r5
 800dea4:	f7f2 f9f8 	bl	8000298 <__aeabi_dsub>
 800dea8:	e7c6      	b.n	800de38 <__kernel_sin+0xc8>
 800deaa:	bf00      	nop
 800deac:	f3af 8000 	nop.w
 800deb0:	55555549 	.word	0x55555549
 800deb4:	3fc55555 	.word	0x3fc55555
 800deb8:	3fe00000 	.word	0x3fe00000
 800debc:	5acfd57c 	.word	0x5acfd57c
 800dec0:	3de5d93a 	.word	0x3de5d93a
 800dec4:	8a2b9ceb 	.word	0x8a2b9ceb
 800dec8:	3e5ae5e6 	.word	0x3e5ae5e6
 800decc:	57b1fe7d 	.word	0x57b1fe7d
 800ded0:	3ec71de3 	.word	0x3ec71de3
 800ded4:	19c161d5 	.word	0x19c161d5
 800ded8:	3f2a01a0 	.word	0x3f2a01a0
 800dedc:	1110f8a6 	.word	0x1110f8a6
 800dee0:	3f811111 	.word	0x3f811111
 800dee4:	00000000 	.word	0x00000000

0800dee8 <__ieee754_rem_pio2>:
 800dee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deec:	ec57 6b10 	vmov	r6, r7, d0
 800def0:	4bc5      	ldr	r3, [pc, #788]	@ (800e208 <__ieee754_rem_pio2+0x320>)
 800def2:	b08d      	sub	sp, #52	@ 0x34
 800def4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800def8:	4598      	cmp	r8, r3
 800defa:	4604      	mov	r4, r0
 800defc:	9704      	str	r7, [sp, #16]
 800defe:	d807      	bhi.n	800df10 <__ieee754_rem_pio2+0x28>
 800df00:	2200      	movs	r2, #0
 800df02:	2300      	movs	r3, #0
 800df04:	ed80 0b00 	vstr	d0, [r0]
 800df08:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800df0c:	2500      	movs	r5, #0
 800df0e:	e028      	b.n	800df62 <__ieee754_rem_pio2+0x7a>
 800df10:	4bbe      	ldr	r3, [pc, #760]	@ (800e20c <__ieee754_rem_pio2+0x324>)
 800df12:	4598      	cmp	r8, r3
 800df14:	d878      	bhi.n	800e008 <__ieee754_rem_pio2+0x120>
 800df16:	9b04      	ldr	r3, [sp, #16]
 800df18:	4dbd      	ldr	r5, [pc, #756]	@ (800e210 <__ieee754_rem_pio2+0x328>)
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	4630      	mov	r0, r6
 800df1e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800e1d0 <__ieee754_rem_pio2+0x2e8>)
 800df20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df24:	4639      	mov	r1, r7
 800df26:	dd38      	ble.n	800df9a <__ieee754_rem_pio2+0xb2>
 800df28:	f7f2 f9b6 	bl	8000298 <__aeabi_dsub>
 800df2c:	45a8      	cmp	r8, r5
 800df2e:	4606      	mov	r6, r0
 800df30:	460f      	mov	r7, r1
 800df32:	d01a      	beq.n	800df6a <__ieee754_rem_pio2+0x82>
 800df34:	a3a8      	add	r3, pc, #672	@ (adr r3, 800e1d8 <__ieee754_rem_pio2+0x2f0>)
 800df36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df3a:	f7f2 f9ad 	bl	8000298 <__aeabi_dsub>
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	4680      	mov	r8, r0
 800df44:	4689      	mov	r9, r1
 800df46:	4630      	mov	r0, r6
 800df48:	4639      	mov	r1, r7
 800df4a:	f7f2 f9a5 	bl	8000298 <__aeabi_dsub>
 800df4e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800e1d8 <__ieee754_rem_pio2+0x2f0>)
 800df50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df54:	f7f2 f9a0 	bl	8000298 <__aeabi_dsub>
 800df58:	e9c4 8900 	strd	r8, r9, [r4]
 800df5c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800df60:	2501      	movs	r5, #1
 800df62:	4628      	mov	r0, r5
 800df64:	b00d      	add	sp, #52	@ 0x34
 800df66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df6a:	a39d      	add	r3, pc, #628	@ (adr r3, 800e1e0 <__ieee754_rem_pio2+0x2f8>)
 800df6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df70:	f7f2 f992 	bl	8000298 <__aeabi_dsub>
 800df74:	a39c      	add	r3, pc, #624	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x300>)
 800df76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7a:	4606      	mov	r6, r0
 800df7c:	460f      	mov	r7, r1
 800df7e:	f7f2 f98b 	bl	8000298 <__aeabi_dsub>
 800df82:	4602      	mov	r2, r0
 800df84:	460b      	mov	r3, r1
 800df86:	4680      	mov	r8, r0
 800df88:	4689      	mov	r9, r1
 800df8a:	4630      	mov	r0, r6
 800df8c:	4639      	mov	r1, r7
 800df8e:	f7f2 f983 	bl	8000298 <__aeabi_dsub>
 800df92:	a395      	add	r3, pc, #596	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x300>)
 800df94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df98:	e7dc      	b.n	800df54 <__ieee754_rem_pio2+0x6c>
 800df9a:	f7f2 f97f 	bl	800029c <__adddf3>
 800df9e:	45a8      	cmp	r8, r5
 800dfa0:	4606      	mov	r6, r0
 800dfa2:	460f      	mov	r7, r1
 800dfa4:	d018      	beq.n	800dfd8 <__ieee754_rem_pio2+0xf0>
 800dfa6:	a38c      	add	r3, pc, #560	@ (adr r3, 800e1d8 <__ieee754_rem_pio2+0x2f0>)
 800dfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfac:	f7f2 f976 	bl	800029c <__adddf3>
 800dfb0:	4602      	mov	r2, r0
 800dfb2:	460b      	mov	r3, r1
 800dfb4:	4680      	mov	r8, r0
 800dfb6:	4689      	mov	r9, r1
 800dfb8:	4630      	mov	r0, r6
 800dfba:	4639      	mov	r1, r7
 800dfbc:	f7f2 f96c 	bl	8000298 <__aeabi_dsub>
 800dfc0:	a385      	add	r3, pc, #532	@ (adr r3, 800e1d8 <__ieee754_rem_pio2+0x2f0>)
 800dfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc6:	f7f2 f969 	bl	800029c <__adddf3>
 800dfca:	f04f 35ff 	mov.w	r5, #4294967295
 800dfce:	e9c4 8900 	strd	r8, r9, [r4]
 800dfd2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dfd6:	e7c4      	b.n	800df62 <__ieee754_rem_pio2+0x7a>
 800dfd8:	a381      	add	r3, pc, #516	@ (adr r3, 800e1e0 <__ieee754_rem_pio2+0x2f8>)
 800dfda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfde:	f7f2 f95d 	bl	800029c <__adddf3>
 800dfe2:	a381      	add	r3, pc, #516	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x300>)
 800dfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe8:	4606      	mov	r6, r0
 800dfea:	460f      	mov	r7, r1
 800dfec:	f7f2 f956 	bl	800029c <__adddf3>
 800dff0:	4602      	mov	r2, r0
 800dff2:	460b      	mov	r3, r1
 800dff4:	4680      	mov	r8, r0
 800dff6:	4689      	mov	r9, r1
 800dff8:	4630      	mov	r0, r6
 800dffa:	4639      	mov	r1, r7
 800dffc:	f7f2 f94c 	bl	8000298 <__aeabi_dsub>
 800e000:	a379      	add	r3, pc, #484	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x300>)
 800e002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e006:	e7de      	b.n	800dfc6 <__ieee754_rem_pio2+0xde>
 800e008:	4b82      	ldr	r3, [pc, #520]	@ (800e214 <__ieee754_rem_pio2+0x32c>)
 800e00a:	4598      	cmp	r8, r3
 800e00c:	f200 80d1 	bhi.w	800e1b2 <__ieee754_rem_pio2+0x2ca>
 800e010:	f000 f966 	bl	800e2e0 <fabs>
 800e014:	ec57 6b10 	vmov	r6, r7, d0
 800e018:	a375      	add	r3, pc, #468	@ (adr r3, 800e1f0 <__ieee754_rem_pio2+0x308>)
 800e01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e01e:	4630      	mov	r0, r6
 800e020:	4639      	mov	r1, r7
 800e022:	f7f2 faf1 	bl	8000608 <__aeabi_dmul>
 800e026:	4b7c      	ldr	r3, [pc, #496]	@ (800e218 <__ieee754_rem_pio2+0x330>)
 800e028:	2200      	movs	r2, #0
 800e02a:	f7f2 f937 	bl	800029c <__adddf3>
 800e02e:	f7f2 fd9b 	bl	8000b68 <__aeabi_d2iz>
 800e032:	4605      	mov	r5, r0
 800e034:	f7f2 fa7e 	bl	8000534 <__aeabi_i2d>
 800e038:	4602      	mov	r2, r0
 800e03a:	460b      	mov	r3, r1
 800e03c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e040:	a363      	add	r3, pc, #396	@ (adr r3, 800e1d0 <__ieee754_rem_pio2+0x2e8>)
 800e042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e046:	f7f2 fadf 	bl	8000608 <__aeabi_dmul>
 800e04a:	4602      	mov	r2, r0
 800e04c:	460b      	mov	r3, r1
 800e04e:	4630      	mov	r0, r6
 800e050:	4639      	mov	r1, r7
 800e052:	f7f2 f921 	bl	8000298 <__aeabi_dsub>
 800e056:	a360      	add	r3, pc, #384	@ (adr r3, 800e1d8 <__ieee754_rem_pio2+0x2f0>)
 800e058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05c:	4682      	mov	sl, r0
 800e05e:	468b      	mov	fp, r1
 800e060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e064:	f7f2 fad0 	bl	8000608 <__aeabi_dmul>
 800e068:	2d1f      	cmp	r5, #31
 800e06a:	4606      	mov	r6, r0
 800e06c:	460f      	mov	r7, r1
 800e06e:	dc0c      	bgt.n	800e08a <__ieee754_rem_pio2+0x1a2>
 800e070:	4b6a      	ldr	r3, [pc, #424]	@ (800e21c <__ieee754_rem_pio2+0x334>)
 800e072:	1e6a      	subs	r2, r5, #1
 800e074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e078:	4543      	cmp	r3, r8
 800e07a:	d006      	beq.n	800e08a <__ieee754_rem_pio2+0x1a2>
 800e07c:	4632      	mov	r2, r6
 800e07e:	463b      	mov	r3, r7
 800e080:	4650      	mov	r0, sl
 800e082:	4659      	mov	r1, fp
 800e084:	f7f2 f908 	bl	8000298 <__aeabi_dsub>
 800e088:	e00e      	b.n	800e0a8 <__ieee754_rem_pio2+0x1c0>
 800e08a:	463b      	mov	r3, r7
 800e08c:	4632      	mov	r2, r6
 800e08e:	4650      	mov	r0, sl
 800e090:	4659      	mov	r1, fp
 800e092:	f7f2 f901 	bl	8000298 <__aeabi_dsub>
 800e096:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e09a:	9305      	str	r3, [sp, #20]
 800e09c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e0a0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e0a4:	2b10      	cmp	r3, #16
 800e0a6:	dc02      	bgt.n	800e0ae <__ieee754_rem_pio2+0x1c6>
 800e0a8:	e9c4 0100 	strd	r0, r1, [r4]
 800e0ac:	e039      	b.n	800e122 <__ieee754_rem_pio2+0x23a>
 800e0ae:	a34c      	add	r3, pc, #304	@ (adr r3, 800e1e0 <__ieee754_rem_pio2+0x2f8>)
 800e0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0b8:	f7f2 faa6 	bl	8000608 <__aeabi_dmul>
 800e0bc:	4606      	mov	r6, r0
 800e0be:	460f      	mov	r7, r1
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	460b      	mov	r3, r1
 800e0c4:	4650      	mov	r0, sl
 800e0c6:	4659      	mov	r1, fp
 800e0c8:	f7f2 f8e6 	bl	8000298 <__aeabi_dsub>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	460b      	mov	r3, r1
 800e0d0:	4680      	mov	r8, r0
 800e0d2:	4689      	mov	r9, r1
 800e0d4:	4650      	mov	r0, sl
 800e0d6:	4659      	mov	r1, fp
 800e0d8:	f7f2 f8de 	bl	8000298 <__aeabi_dsub>
 800e0dc:	4632      	mov	r2, r6
 800e0de:	463b      	mov	r3, r7
 800e0e0:	f7f2 f8da 	bl	8000298 <__aeabi_dsub>
 800e0e4:	a340      	add	r3, pc, #256	@ (adr r3, 800e1e8 <__ieee754_rem_pio2+0x300>)
 800e0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ea:	4606      	mov	r6, r0
 800e0ec:	460f      	mov	r7, r1
 800e0ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0f2:	f7f2 fa89 	bl	8000608 <__aeabi_dmul>
 800e0f6:	4632      	mov	r2, r6
 800e0f8:	463b      	mov	r3, r7
 800e0fa:	f7f2 f8cd 	bl	8000298 <__aeabi_dsub>
 800e0fe:	4602      	mov	r2, r0
 800e100:	460b      	mov	r3, r1
 800e102:	4606      	mov	r6, r0
 800e104:	460f      	mov	r7, r1
 800e106:	4640      	mov	r0, r8
 800e108:	4649      	mov	r1, r9
 800e10a:	f7f2 f8c5 	bl	8000298 <__aeabi_dsub>
 800e10e:	9a05      	ldr	r2, [sp, #20]
 800e110:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e114:	1ad3      	subs	r3, r2, r3
 800e116:	2b31      	cmp	r3, #49	@ 0x31
 800e118:	dc20      	bgt.n	800e15c <__ieee754_rem_pio2+0x274>
 800e11a:	e9c4 0100 	strd	r0, r1, [r4]
 800e11e:	46c2      	mov	sl, r8
 800e120:	46cb      	mov	fp, r9
 800e122:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e126:	4650      	mov	r0, sl
 800e128:	4642      	mov	r2, r8
 800e12a:	464b      	mov	r3, r9
 800e12c:	4659      	mov	r1, fp
 800e12e:	f7f2 f8b3 	bl	8000298 <__aeabi_dsub>
 800e132:	463b      	mov	r3, r7
 800e134:	4632      	mov	r2, r6
 800e136:	f7f2 f8af 	bl	8000298 <__aeabi_dsub>
 800e13a:	9b04      	ldr	r3, [sp, #16]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e142:	f6bf af0e 	bge.w	800df62 <__ieee754_rem_pio2+0x7a>
 800e146:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800e14a:	6063      	str	r3, [r4, #4]
 800e14c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e150:	f8c4 8000 	str.w	r8, [r4]
 800e154:	60a0      	str	r0, [r4, #8]
 800e156:	60e3      	str	r3, [r4, #12]
 800e158:	426d      	negs	r5, r5
 800e15a:	e702      	b.n	800df62 <__ieee754_rem_pio2+0x7a>
 800e15c:	a326      	add	r3, pc, #152	@ (adr r3, 800e1f8 <__ieee754_rem_pio2+0x310>)
 800e15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e162:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e166:	f7f2 fa4f 	bl	8000608 <__aeabi_dmul>
 800e16a:	4606      	mov	r6, r0
 800e16c:	460f      	mov	r7, r1
 800e16e:	4602      	mov	r2, r0
 800e170:	460b      	mov	r3, r1
 800e172:	4640      	mov	r0, r8
 800e174:	4649      	mov	r1, r9
 800e176:	f7f2 f88f 	bl	8000298 <__aeabi_dsub>
 800e17a:	4602      	mov	r2, r0
 800e17c:	460b      	mov	r3, r1
 800e17e:	4682      	mov	sl, r0
 800e180:	468b      	mov	fp, r1
 800e182:	4640      	mov	r0, r8
 800e184:	4649      	mov	r1, r9
 800e186:	f7f2 f887 	bl	8000298 <__aeabi_dsub>
 800e18a:	4632      	mov	r2, r6
 800e18c:	463b      	mov	r3, r7
 800e18e:	f7f2 f883 	bl	8000298 <__aeabi_dsub>
 800e192:	a31b      	add	r3, pc, #108	@ (adr r3, 800e200 <__ieee754_rem_pio2+0x318>)
 800e194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e198:	4606      	mov	r6, r0
 800e19a:	460f      	mov	r7, r1
 800e19c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1a0:	f7f2 fa32 	bl	8000608 <__aeabi_dmul>
 800e1a4:	4632      	mov	r2, r6
 800e1a6:	463b      	mov	r3, r7
 800e1a8:	f7f2 f876 	bl	8000298 <__aeabi_dsub>
 800e1ac:	4606      	mov	r6, r0
 800e1ae:	460f      	mov	r7, r1
 800e1b0:	e764      	b.n	800e07c <__ieee754_rem_pio2+0x194>
 800e1b2:	4b1b      	ldr	r3, [pc, #108]	@ (800e220 <__ieee754_rem_pio2+0x338>)
 800e1b4:	4598      	cmp	r8, r3
 800e1b6:	d935      	bls.n	800e224 <__ieee754_rem_pio2+0x33c>
 800e1b8:	4632      	mov	r2, r6
 800e1ba:	463b      	mov	r3, r7
 800e1bc:	4630      	mov	r0, r6
 800e1be:	4639      	mov	r1, r7
 800e1c0:	f7f2 f86a 	bl	8000298 <__aeabi_dsub>
 800e1c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e1c8:	e9c4 0100 	strd	r0, r1, [r4]
 800e1cc:	e69e      	b.n	800df0c <__ieee754_rem_pio2+0x24>
 800e1ce:	bf00      	nop
 800e1d0:	54400000 	.word	0x54400000
 800e1d4:	3ff921fb 	.word	0x3ff921fb
 800e1d8:	1a626331 	.word	0x1a626331
 800e1dc:	3dd0b461 	.word	0x3dd0b461
 800e1e0:	1a600000 	.word	0x1a600000
 800e1e4:	3dd0b461 	.word	0x3dd0b461
 800e1e8:	2e037073 	.word	0x2e037073
 800e1ec:	3ba3198a 	.word	0x3ba3198a
 800e1f0:	6dc9c883 	.word	0x6dc9c883
 800e1f4:	3fe45f30 	.word	0x3fe45f30
 800e1f8:	2e000000 	.word	0x2e000000
 800e1fc:	3ba3198a 	.word	0x3ba3198a
 800e200:	252049c1 	.word	0x252049c1
 800e204:	397b839a 	.word	0x397b839a
 800e208:	3fe921fb 	.word	0x3fe921fb
 800e20c:	4002d97b 	.word	0x4002d97b
 800e210:	3ff921fb 	.word	0x3ff921fb
 800e214:	413921fb 	.word	0x413921fb
 800e218:	3fe00000 	.word	0x3fe00000
 800e21c:	0800fca4 	.word	0x0800fca4
 800e220:	7fefffff 	.word	0x7fefffff
 800e224:	ea4f 5528 	mov.w	r5, r8, asr #20
 800e228:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800e22c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800e230:	4630      	mov	r0, r6
 800e232:	460f      	mov	r7, r1
 800e234:	f7f2 fc98 	bl	8000b68 <__aeabi_d2iz>
 800e238:	f7f2 f97c 	bl	8000534 <__aeabi_i2d>
 800e23c:	4602      	mov	r2, r0
 800e23e:	460b      	mov	r3, r1
 800e240:	4630      	mov	r0, r6
 800e242:	4639      	mov	r1, r7
 800e244:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e248:	f7f2 f826 	bl	8000298 <__aeabi_dsub>
 800e24c:	4b22      	ldr	r3, [pc, #136]	@ (800e2d8 <__ieee754_rem_pio2+0x3f0>)
 800e24e:	2200      	movs	r2, #0
 800e250:	f7f2 f9da 	bl	8000608 <__aeabi_dmul>
 800e254:	460f      	mov	r7, r1
 800e256:	4606      	mov	r6, r0
 800e258:	f7f2 fc86 	bl	8000b68 <__aeabi_d2iz>
 800e25c:	f7f2 f96a 	bl	8000534 <__aeabi_i2d>
 800e260:	4602      	mov	r2, r0
 800e262:	460b      	mov	r3, r1
 800e264:	4630      	mov	r0, r6
 800e266:	4639      	mov	r1, r7
 800e268:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e26c:	f7f2 f814 	bl	8000298 <__aeabi_dsub>
 800e270:	4b19      	ldr	r3, [pc, #100]	@ (800e2d8 <__ieee754_rem_pio2+0x3f0>)
 800e272:	2200      	movs	r2, #0
 800e274:	f7f2 f9c8 	bl	8000608 <__aeabi_dmul>
 800e278:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800e27c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800e280:	f04f 0803 	mov.w	r8, #3
 800e284:	2600      	movs	r6, #0
 800e286:	2700      	movs	r7, #0
 800e288:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e28c:	4632      	mov	r2, r6
 800e28e:	463b      	mov	r3, r7
 800e290:	46c2      	mov	sl, r8
 800e292:	f108 38ff 	add.w	r8, r8, #4294967295
 800e296:	f7f2 fc1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800e29a:	2800      	cmp	r0, #0
 800e29c:	d1f4      	bne.n	800e288 <__ieee754_rem_pio2+0x3a0>
 800e29e:	4b0f      	ldr	r3, [pc, #60]	@ (800e2dc <__ieee754_rem_pio2+0x3f4>)
 800e2a0:	9301      	str	r3, [sp, #4]
 800e2a2:	2302      	movs	r3, #2
 800e2a4:	9300      	str	r3, [sp, #0]
 800e2a6:	462a      	mov	r2, r5
 800e2a8:	4653      	mov	r3, sl
 800e2aa:	4621      	mov	r1, r4
 800e2ac:	a806      	add	r0, sp, #24
 800e2ae:	f000 f9f7 	bl	800e6a0 <__kernel_rem_pio2>
 800e2b2:	9b04      	ldr	r3, [sp, #16]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	4605      	mov	r5, r0
 800e2b8:	f6bf ae53 	bge.w	800df62 <__ieee754_rem_pio2+0x7a>
 800e2bc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800e2c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e2c4:	e9c4 2300 	strd	r2, r3, [r4]
 800e2c8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800e2cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e2d0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800e2d4:	e740      	b.n	800e158 <__ieee754_rem_pio2+0x270>
 800e2d6:	bf00      	nop
 800e2d8:	41700000 	.word	0x41700000
 800e2dc:	0800fd24 	.word	0x0800fd24

0800e2e0 <fabs>:
 800e2e0:	ec51 0b10 	vmov	r0, r1, d0
 800e2e4:	4602      	mov	r2, r0
 800e2e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e2ea:	ec43 2b10 	vmov	d0, r2, r3
 800e2ee:	4770      	bx	lr

0800e2f0 <__kernel_cosf>:
 800e2f0:	ee10 3a10 	vmov	r3, s0
 800e2f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e2f8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e2fc:	eef0 6a40 	vmov.f32	s13, s0
 800e300:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e304:	d204      	bcs.n	800e310 <__kernel_cosf+0x20>
 800e306:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e30a:	ee17 2a90 	vmov	r2, s15
 800e30e:	b342      	cbz	r2, 800e362 <__kernel_cosf+0x72>
 800e310:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e314:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e380 <__kernel_cosf+0x90>
 800e318:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e384 <__kernel_cosf+0x94>
 800e31c:	4a1a      	ldr	r2, [pc, #104]	@ (800e388 <__kernel_cosf+0x98>)
 800e31e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e322:	4293      	cmp	r3, r2
 800e324:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e38c <__kernel_cosf+0x9c>
 800e328:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e32c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e390 <__kernel_cosf+0xa0>
 800e330:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e334:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e394 <__kernel_cosf+0xa4>
 800e338:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e33c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e398 <__kernel_cosf+0xa8>
 800e340:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e344:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e348:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e34c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e350:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e354:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e358:	d804      	bhi.n	800e364 <__kernel_cosf+0x74>
 800e35a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e35e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e362:	4770      	bx	lr
 800e364:	4a0d      	ldr	r2, [pc, #52]	@ (800e39c <__kernel_cosf+0xac>)
 800e366:	4293      	cmp	r3, r2
 800e368:	bf9a      	itte	ls
 800e36a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e36e:	ee07 3a10 	vmovls	s14, r3
 800e372:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e376:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e37a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e37e:	e7ec      	b.n	800e35a <__kernel_cosf+0x6a>
 800e380:	ad47d74e 	.word	0xad47d74e
 800e384:	310f74f6 	.word	0x310f74f6
 800e388:	3e999999 	.word	0x3e999999
 800e38c:	b493f27c 	.word	0xb493f27c
 800e390:	37d00d01 	.word	0x37d00d01
 800e394:	bab60b61 	.word	0xbab60b61
 800e398:	3d2aaaab 	.word	0x3d2aaaab
 800e39c:	3f480000 	.word	0x3f480000

0800e3a0 <__kernel_sinf>:
 800e3a0:	ee10 3a10 	vmov	r3, s0
 800e3a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e3a8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e3ac:	d204      	bcs.n	800e3b8 <__kernel_sinf+0x18>
 800e3ae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e3b2:	ee17 3a90 	vmov	r3, s15
 800e3b6:	b35b      	cbz	r3, 800e410 <__kernel_sinf+0x70>
 800e3b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e3bc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e414 <__kernel_sinf+0x74>
 800e3c0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e418 <__kernel_sinf+0x78>
 800e3c4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e3c8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e41c <__kernel_sinf+0x7c>
 800e3cc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e3d0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e420 <__kernel_sinf+0x80>
 800e3d4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e3d8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e424 <__kernel_sinf+0x84>
 800e3dc:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e3e0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e3e4:	b930      	cbnz	r0, 800e3f4 <__kernel_sinf+0x54>
 800e3e6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e428 <__kernel_sinf+0x88>
 800e3ea:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e3ee:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e3f2:	4770      	bx	lr
 800e3f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e3f8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e3fc:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e400:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e404:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e42c <__kernel_sinf+0x8c>
 800e408:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e40c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e410:	4770      	bx	lr
 800e412:	bf00      	nop
 800e414:	2f2ec9d3 	.word	0x2f2ec9d3
 800e418:	b2d72f34 	.word	0xb2d72f34
 800e41c:	3638ef1b 	.word	0x3638ef1b
 800e420:	b9500d01 	.word	0xb9500d01
 800e424:	3c088889 	.word	0x3c088889
 800e428:	be2aaaab 	.word	0xbe2aaaab
 800e42c:	3e2aaaab 	.word	0x3e2aaaab

0800e430 <__ieee754_rem_pio2f>:
 800e430:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e432:	ee10 6a10 	vmov	r6, s0
 800e436:	4b88      	ldr	r3, [pc, #544]	@ (800e658 <__ieee754_rem_pio2f+0x228>)
 800e438:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e43c:	429d      	cmp	r5, r3
 800e43e:	b087      	sub	sp, #28
 800e440:	4604      	mov	r4, r0
 800e442:	d805      	bhi.n	800e450 <__ieee754_rem_pio2f+0x20>
 800e444:	2300      	movs	r3, #0
 800e446:	ed80 0a00 	vstr	s0, [r0]
 800e44a:	6043      	str	r3, [r0, #4]
 800e44c:	2000      	movs	r0, #0
 800e44e:	e022      	b.n	800e496 <__ieee754_rem_pio2f+0x66>
 800e450:	4b82      	ldr	r3, [pc, #520]	@ (800e65c <__ieee754_rem_pio2f+0x22c>)
 800e452:	429d      	cmp	r5, r3
 800e454:	d83a      	bhi.n	800e4cc <__ieee754_rem_pio2f+0x9c>
 800e456:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e45a:	2e00      	cmp	r6, #0
 800e45c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e660 <__ieee754_rem_pio2f+0x230>
 800e460:	4a80      	ldr	r2, [pc, #512]	@ (800e664 <__ieee754_rem_pio2f+0x234>)
 800e462:	f023 030f 	bic.w	r3, r3, #15
 800e466:	dd18      	ble.n	800e49a <__ieee754_rem_pio2f+0x6a>
 800e468:	4293      	cmp	r3, r2
 800e46a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e46e:	bf09      	itett	eq
 800e470:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e668 <__ieee754_rem_pio2f+0x238>
 800e474:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e66c <__ieee754_rem_pio2f+0x23c>
 800e478:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e670 <__ieee754_rem_pio2f+0x240>
 800e47c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e480:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e484:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e488:	ed80 7a00 	vstr	s14, [r0]
 800e48c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e490:	edc0 7a01 	vstr	s15, [r0, #4]
 800e494:	2001      	movs	r0, #1
 800e496:	b007      	add	sp, #28
 800e498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e49a:	4293      	cmp	r3, r2
 800e49c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e4a0:	bf09      	itett	eq
 800e4a2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e668 <__ieee754_rem_pio2f+0x238>
 800e4a6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e66c <__ieee754_rem_pio2f+0x23c>
 800e4aa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e670 <__ieee754_rem_pio2f+0x240>
 800e4ae:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e4b2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e4b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e4ba:	ed80 7a00 	vstr	s14, [r0]
 800e4be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e4c2:	edc0 7a01 	vstr	s15, [r0, #4]
 800e4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ca:	e7e4      	b.n	800e496 <__ieee754_rem_pio2f+0x66>
 800e4cc:	4b69      	ldr	r3, [pc, #420]	@ (800e674 <__ieee754_rem_pio2f+0x244>)
 800e4ce:	429d      	cmp	r5, r3
 800e4d0:	d873      	bhi.n	800e5ba <__ieee754_rem_pio2f+0x18a>
 800e4d2:	f000 f8dd 	bl	800e690 <fabsf>
 800e4d6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e678 <__ieee754_rem_pio2f+0x248>
 800e4da:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e4de:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e4e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e4e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e4ea:	ee17 0a90 	vmov	r0, s15
 800e4ee:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e660 <__ieee754_rem_pio2f+0x230>
 800e4f2:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e4f6:	281f      	cmp	r0, #31
 800e4f8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e66c <__ieee754_rem_pio2f+0x23c>
 800e4fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e500:	eeb1 6a47 	vneg.f32	s12, s14
 800e504:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e508:	ee16 1a90 	vmov	r1, s13
 800e50c:	dc09      	bgt.n	800e522 <__ieee754_rem_pio2f+0xf2>
 800e50e:	4a5b      	ldr	r2, [pc, #364]	@ (800e67c <__ieee754_rem_pio2f+0x24c>)
 800e510:	1e47      	subs	r7, r0, #1
 800e512:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e516:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e51a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e51e:	4293      	cmp	r3, r2
 800e520:	d107      	bne.n	800e532 <__ieee754_rem_pio2f+0x102>
 800e522:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e526:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e52a:	2a08      	cmp	r2, #8
 800e52c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e530:	dc14      	bgt.n	800e55c <__ieee754_rem_pio2f+0x12c>
 800e532:	6021      	str	r1, [r4, #0]
 800e534:	ed94 7a00 	vldr	s14, [r4]
 800e538:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e53c:	2e00      	cmp	r6, #0
 800e53e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e542:	ed84 0a01 	vstr	s0, [r4, #4]
 800e546:	daa6      	bge.n	800e496 <__ieee754_rem_pio2f+0x66>
 800e548:	eeb1 7a47 	vneg.f32	s14, s14
 800e54c:	eeb1 0a40 	vneg.f32	s0, s0
 800e550:	ed84 7a00 	vstr	s14, [r4]
 800e554:	ed84 0a01 	vstr	s0, [r4, #4]
 800e558:	4240      	negs	r0, r0
 800e55a:	e79c      	b.n	800e496 <__ieee754_rem_pio2f+0x66>
 800e55c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e668 <__ieee754_rem_pio2f+0x238>
 800e560:	eef0 6a40 	vmov.f32	s13, s0
 800e564:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e568:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e56c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e570:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e670 <__ieee754_rem_pio2f+0x240>
 800e574:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e578:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e57c:	ee15 2a90 	vmov	r2, s11
 800e580:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e584:	1a5b      	subs	r3, r3, r1
 800e586:	2b19      	cmp	r3, #25
 800e588:	dc04      	bgt.n	800e594 <__ieee754_rem_pio2f+0x164>
 800e58a:	edc4 5a00 	vstr	s11, [r4]
 800e58e:	eeb0 0a66 	vmov.f32	s0, s13
 800e592:	e7cf      	b.n	800e534 <__ieee754_rem_pio2f+0x104>
 800e594:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e680 <__ieee754_rem_pio2f+0x250>
 800e598:	eeb0 0a66 	vmov.f32	s0, s13
 800e59c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e5a0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e5a4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e684 <__ieee754_rem_pio2f+0x254>
 800e5a8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e5ac:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e5b0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e5b4:	ed84 7a00 	vstr	s14, [r4]
 800e5b8:	e7bc      	b.n	800e534 <__ieee754_rem_pio2f+0x104>
 800e5ba:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e5be:	d306      	bcc.n	800e5ce <__ieee754_rem_pio2f+0x19e>
 800e5c0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e5c4:	edc0 7a01 	vstr	s15, [r0, #4]
 800e5c8:	edc0 7a00 	vstr	s15, [r0]
 800e5cc:	e73e      	b.n	800e44c <__ieee754_rem_pio2f+0x1c>
 800e5ce:	15ea      	asrs	r2, r5, #23
 800e5d0:	3a86      	subs	r2, #134	@ 0x86
 800e5d2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e5d6:	ee07 3a90 	vmov	s15, r3
 800e5da:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e5de:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e688 <__ieee754_rem_pio2f+0x258>
 800e5e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e5e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e5ea:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e5ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e5f2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e5f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e5fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e5fe:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e602:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e606:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e60e:	edcd 7a05 	vstr	s15, [sp, #20]
 800e612:	d11e      	bne.n	800e652 <__ieee754_rem_pio2f+0x222>
 800e614:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e61c:	bf0c      	ite	eq
 800e61e:	2301      	moveq	r3, #1
 800e620:	2302      	movne	r3, #2
 800e622:	491a      	ldr	r1, [pc, #104]	@ (800e68c <__ieee754_rem_pio2f+0x25c>)
 800e624:	9101      	str	r1, [sp, #4]
 800e626:	2102      	movs	r1, #2
 800e628:	9100      	str	r1, [sp, #0]
 800e62a:	a803      	add	r0, sp, #12
 800e62c:	4621      	mov	r1, r4
 800e62e:	f000 fb87 	bl	800ed40 <__kernel_rem_pio2f>
 800e632:	2e00      	cmp	r6, #0
 800e634:	f6bf af2f 	bge.w	800e496 <__ieee754_rem_pio2f+0x66>
 800e638:	edd4 7a00 	vldr	s15, [r4]
 800e63c:	eef1 7a67 	vneg.f32	s15, s15
 800e640:	edc4 7a00 	vstr	s15, [r4]
 800e644:	edd4 7a01 	vldr	s15, [r4, #4]
 800e648:	eef1 7a67 	vneg.f32	s15, s15
 800e64c:	edc4 7a01 	vstr	s15, [r4, #4]
 800e650:	e782      	b.n	800e558 <__ieee754_rem_pio2f+0x128>
 800e652:	2303      	movs	r3, #3
 800e654:	e7e5      	b.n	800e622 <__ieee754_rem_pio2f+0x1f2>
 800e656:	bf00      	nop
 800e658:	3f490fd8 	.word	0x3f490fd8
 800e65c:	4016cbe3 	.word	0x4016cbe3
 800e660:	3fc90f80 	.word	0x3fc90f80
 800e664:	3fc90fd0 	.word	0x3fc90fd0
 800e668:	37354400 	.word	0x37354400
 800e66c:	37354443 	.word	0x37354443
 800e670:	2e85a308 	.word	0x2e85a308
 800e674:	43490f80 	.word	0x43490f80
 800e678:	3f22f984 	.word	0x3f22f984
 800e67c:	0800fe2c 	.word	0x0800fe2c
 800e680:	2e85a300 	.word	0x2e85a300
 800e684:	248d3132 	.word	0x248d3132
 800e688:	43800000 	.word	0x43800000
 800e68c:	0800feac 	.word	0x0800feac

0800e690 <fabsf>:
 800e690:	ee10 3a10 	vmov	r3, s0
 800e694:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e698:	ee00 3a10 	vmov	s0, r3
 800e69c:	4770      	bx	lr
	...

0800e6a0 <__kernel_rem_pio2>:
 800e6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6a4:	ed2d 8b02 	vpush	{d8}
 800e6a8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800e6ac:	f112 0f14 	cmn.w	r2, #20
 800e6b0:	9306      	str	r3, [sp, #24]
 800e6b2:	9104      	str	r1, [sp, #16]
 800e6b4:	4bc2      	ldr	r3, [pc, #776]	@ (800e9c0 <__kernel_rem_pio2+0x320>)
 800e6b6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800e6b8:	9008      	str	r0, [sp, #32]
 800e6ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e6be:	9300      	str	r3, [sp, #0]
 800e6c0:	9b06      	ldr	r3, [sp, #24]
 800e6c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800e6c6:	bfa8      	it	ge
 800e6c8:	1ed4      	subge	r4, r2, #3
 800e6ca:	9305      	str	r3, [sp, #20]
 800e6cc:	bfb2      	itee	lt
 800e6ce:	2400      	movlt	r4, #0
 800e6d0:	2318      	movge	r3, #24
 800e6d2:	fb94 f4f3 	sdivge	r4, r4, r3
 800e6d6:	f06f 0317 	mvn.w	r3, #23
 800e6da:	fb04 3303 	mla	r3, r4, r3, r3
 800e6de:	eb03 0b02 	add.w	fp, r3, r2
 800e6e2:	9b00      	ldr	r3, [sp, #0]
 800e6e4:	9a05      	ldr	r2, [sp, #20]
 800e6e6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800e9b0 <__kernel_rem_pio2+0x310>
 800e6ea:	eb03 0802 	add.w	r8, r3, r2
 800e6ee:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e6f0:	1aa7      	subs	r7, r4, r2
 800e6f2:	ae20      	add	r6, sp, #128	@ 0x80
 800e6f4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e6f8:	2500      	movs	r5, #0
 800e6fa:	4545      	cmp	r5, r8
 800e6fc:	dd12      	ble.n	800e724 <__kernel_rem_pio2+0x84>
 800e6fe:	9b06      	ldr	r3, [sp, #24]
 800e700:	aa20      	add	r2, sp, #128	@ 0x80
 800e702:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e706:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800e70a:	2700      	movs	r7, #0
 800e70c:	9b00      	ldr	r3, [sp, #0]
 800e70e:	429f      	cmp	r7, r3
 800e710:	dc2e      	bgt.n	800e770 <__kernel_rem_pio2+0xd0>
 800e712:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800e9b0 <__kernel_rem_pio2+0x310>
 800e716:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e71a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e71e:	46a8      	mov	r8, r5
 800e720:	2600      	movs	r6, #0
 800e722:	e01b      	b.n	800e75c <__kernel_rem_pio2+0xbc>
 800e724:	42ef      	cmn	r7, r5
 800e726:	d407      	bmi.n	800e738 <__kernel_rem_pio2+0x98>
 800e728:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e72c:	f7f1 ff02 	bl	8000534 <__aeabi_i2d>
 800e730:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e734:	3501      	adds	r5, #1
 800e736:	e7e0      	b.n	800e6fa <__kernel_rem_pio2+0x5a>
 800e738:	ec51 0b18 	vmov	r0, r1, d8
 800e73c:	e7f8      	b.n	800e730 <__kernel_rem_pio2+0x90>
 800e73e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800e742:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e746:	f7f1 ff5f 	bl	8000608 <__aeabi_dmul>
 800e74a:	4602      	mov	r2, r0
 800e74c:	460b      	mov	r3, r1
 800e74e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e752:	f7f1 fda3 	bl	800029c <__adddf3>
 800e756:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e75a:	3601      	adds	r6, #1
 800e75c:	9b05      	ldr	r3, [sp, #20]
 800e75e:	429e      	cmp	r6, r3
 800e760:	dded      	ble.n	800e73e <__kernel_rem_pio2+0x9e>
 800e762:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e766:	3701      	adds	r7, #1
 800e768:	ecaa 7b02 	vstmia	sl!, {d7}
 800e76c:	3508      	adds	r5, #8
 800e76e:	e7cd      	b.n	800e70c <__kernel_rem_pio2+0x6c>
 800e770:	9b00      	ldr	r3, [sp, #0]
 800e772:	f8dd 8000 	ldr.w	r8, [sp]
 800e776:	aa0c      	add	r2, sp, #48	@ 0x30
 800e778:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e77c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e77e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800e780:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e784:	9309      	str	r3, [sp, #36]	@ 0x24
 800e786:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800e78a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e78c:	ab98      	add	r3, sp, #608	@ 0x260
 800e78e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e792:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800e796:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e79a:	ac0c      	add	r4, sp, #48	@ 0x30
 800e79c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800e79e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800e7a2:	46a1      	mov	r9, r4
 800e7a4:	46c2      	mov	sl, r8
 800e7a6:	f1ba 0f00 	cmp.w	sl, #0
 800e7aa:	dc77      	bgt.n	800e89c <__kernel_rem_pio2+0x1fc>
 800e7ac:	4658      	mov	r0, fp
 800e7ae:	ed9d 0b02 	vldr	d0, [sp, #8]
 800e7b2:	f000 fd2d 	bl	800f210 <scalbn>
 800e7b6:	ec57 6b10 	vmov	r6, r7, d0
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800e7c0:	4630      	mov	r0, r6
 800e7c2:	4639      	mov	r1, r7
 800e7c4:	f7f1 ff20 	bl	8000608 <__aeabi_dmul>
 800e7c8:	ec41 0b10 	vmov	d0, r0, r1
 800e7cc:	f000 fe00 	bl	800f3d0 <floor>
 800e7d0:	4b7c      	ldr	r3, [pc, #496]	@ (800e9c4 <__kernel_rem_pio2+0x324>)
 800e7d2:	ec51 0b10 	vmov	r0, r1, d0
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	f7f1 ff16 	bl	8000608 <__aeabi_dmul>
 800e7dc:	4602      	mov	r2, r0
 800e7de:	460b      	mov	r3, r1
 800e7e0:	4630      	mov	r0, r6
 800e7e2:	4639      	mov	r1, r7
 800e7e4:	f7f1 fd58 	bl	8000298 <__aeabi_dsub>
 800e7e8:	460f      	mov	r7, r1
 800e7ea:	4606      	mov	r6, r0
 800e7ec:	f7f2 f9bc 	bl	8000b68 <__aeabi_d2iz>
 800e7f0:	9002      	str	r0, [sp, #8]
 800e7f2:	f7f1 fe9f 	bl	8000534 <__aeabi_i2d>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	460b      	mov	r3, r1
 800e7fa:	4630      	mov	r0, r6
 800e7fc:	4639      	mov	r1, r7
 800e7fe:	f7f1 fd4b 	bl	8000298 <__aeabi_dsub>
 800e802:	f1bb 0f00 	cmp.w	fp, #0
 800e806:	4606      	mov	r6, r0
 800e808:	460f      	mov	r7, r1
 800e80a:	dd6c      	ble.n	800e8e6 <__kernel_rem_pio2+0x246>
 800e80c:	f108 31ff 	add.w	r1, r8, #4294967295
 800e810:	ab0c      	add	r3, sp, #48	@ 0x30
 800e812:	9d02      	ldr	r5, [sp, #8]
 800e814:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e818:	f1cb 0018 	rsb	r0, fp, #24
 800e81c:	fa43 f200 	asr.w	r2, r3, r0
 800e820:	4415      	add	r5, r2
 800e822:	4082      	lsls	r2, r0
 800e824:	1a9b      	subs	r3, r3, r2
 800e826:	aa0c      	add	r2, sp, #48	@ 0x30
 800e828:	9502      	str	r5, [sp, #8]
 800e82a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e82e:	f1cb 0217 	rsb	r2, fp, #23
 800e832:	fa43 f902 	asr.w	r9, r3, r2
 800e836:	f1b9 0f00 	cmp.w	r9, #0
 800e83a:	dd64      	ble.n	800e906 <__kernel_rem_pio2+0x266>
 800e83c:	9b02      	ldr	r3, [sp, #8]
 800e83e:	2200      	movs	r2, #0
 800e840:	3301      	adds	r3, #1
 800e842:	9302      	str	r3, [sp, #8]
 800e844:	4615      	mov	r5, r2
 800e846:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800e84a:	4590      	cmp	r8, r2
 800e84c:	f300 80a1 	bgt.w	800e992 <__kernel_rem_pio2+0x2f2>
 800e850:	f1bb 0f00 	cmp.w	fp, #0
 800e854:	dd07      	ble.n	800e866 <__kernel_rem_pio2+0x1c6>
 800e856:	f1bb 0f01 	cmp.w	fp, #1
 800e85a:	f000 80c1 	beq.w	800e9e0 <__kernel_rem_pio2+0x340>
 800e85e:	f1bb 0f02 	cmp.w	fp, #2
 800e862:	f000 80c8 	beq.w	800e9f6 <__kernel_rem_pio2+0x356>
 800e866:	f1b9 0f02 	cmp.w	r9, #2
 800e86a:	d14c      	bne.n	800e906 <__kernel_rem_pio2+0x266>
 800e86c:	4632      	mov	r2, r6
 800e86e:	463b      	mov	r3, r7
 800e870:	4955      	ldr	r1, [pc, #340]	@ (800e9c8 <__kernel_rem_pio2+0x328>)
 800e872:	2000      	movs	r0, #0
 800e874:	f7f1 fd10 	bl	8000298 <__aeabi_dsub>
 800e878:	4606      	mov	r6, r0
 800e87a:	460f      	mov	r7, r1
 800e87c:	2d00      	cmp	r5, #0
 800e87e:	d042      	beq.n	800e906 <__kernel_rem_pio2+0x266>
 800e880:	4658      	mov	r0, fp
 800e882:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800e9b8 <__kernel_rem_pio2+0x318>
 800e886:	f000 fcc3 	bl	800f210 <scalbn>
 800e88a:	4630      	mov	r0, r6
 800e88c:	4639      	mov	r1, r7
 800e88e:	ec53 2b10 	vmov	r2, r3, d0
 800e892:	f7f1 fd01 	bl	8000298 <__aeabi_dsub>
 800e896:	4606      	mov	r6, r0
 800e898:	460f      	mov	r7, r1
 800e89a:	e034      	b.n	800e906 <__kernel_rem_pio2+0x266>
 800e89c:	4b4b      	ldr	r3, [pc, #300]	@ (800e9cc <__kernel_rem_pio2+0x32c>)
 800e89e:	2200      	movs	r2, #0
 800e8a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8a4:	f7f1 feb0 	bl	8000608 <__aeabi_dmul>
 800e8a8:	f7f2 f95e 	bl	8000b68 <__aeabi_d2iz>
 800e8ac:	f7f1 fe42 	bl	8000534 <__aeabi_i2d>
 800e8b0:	4b47      	ldr	r3, [pc, #284]	@ (800e9d0 <__kernel_rem_pio2+0x330>)
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	4606      	mov	r6, r0
 800e8b6:	460f      	mov	r7, r1
 800e8b8:	f7f1 fea6 	bl	8000608 <__aeabi_dmul>
 800e8bc:	4602      	mov	r2, r0
 800e8be:	460b      	mov	r3, r1
 800e8c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8c4:	f7f1 fce8 	bl	8000298 <__aeabi_dsub>
 800e8c8:	f7f2 f94e 	bl	8000b68 <__aeabi_d2iz>
 800e8cc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e8d0:	f849 0b04 	str.w	r0, [r9], #4
 800e8d4:	4639      	mov	r1, r7
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	f7f1 fce0 	bl	800029c <__adddf3>
 800e8dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e8e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e8e4:	e75f      	b.n	800e7a6 <__kernel_rem_pio2+0x106>
 800e8e6:	d107      	bne.n	800e8f8 <__kernel_rem_pio2+0x258>
 800e8e8:	f108 33ff 	add.w	r3, r8, #4294967295
 800e8ec:	aa0c      	add	r2, sp, #48	@ 0x30
 800e8ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8f2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800e8f6:	e79e      	b.n	800e836 <__kernel_rem_pio2+0x196>
 800e8f8:	4b36      	ldr	r3, [pc, #216]	@ (800e9d4 <__kernel_rem_pio2+0x334>)
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	f7f2 f90a 	bl	8000b14 <__aeabi_dcmpge>
 800e900:	2800      	cmp	r0, #0
 800e902:	d143      	bne.n	800e98c <__kernel_rem_pio2+0x2ec>
 800e904:	4681      	mov	r9, r0
 800e906:	2200      	movs	r2, #0
 800e908:	2300      	movs	r3, #0
 800e90a:	4630      	mov	r0, r6
 800e90c:	4639      	mov	r1, r7
 800e90e:	f7f2 f8e3 	bl	8000ad8 <__aeabi_dcmpeq>
 800e912:	2800      	cmp	r0, #0
 800e914:	f000 80c1 	beq.w	800ea9a <__kernel_rem_pio2+0x3fa>
 800e918:	f108 33ff 	add.w	r3, r8, #4294967295
 800e91c:	2200      	movs	r2, #0
 800e91e:	9900      	ldr	r1, [sp, #0]
 800e920:	428b      	cmp	r3, r1
 800e922:	da70      	bge.n	800ea06 <__kernel_rem_pio2+0x366>
 800e924:	2a00      	cmp	r2, #0
 800e926:	f000 808b 	beq.w	800ea40 <__kernel_rem_pio2+0x3a0>
 800e92a:	f108 38ff 	add.w	r8, r8, #4294967295
 800e92e:	ab0c      	add	r3, sp, #48	@ 0x30
 800e930:	f1ab 0b18 	sub.w	fp, fp, #24
 800e934:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d0f6      	beq.n	800e92a <__kernel_rem_pio2+0x28a>
 800e93c:	4658      	mov	r0, fp
 800e93e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800e9b8 <__kernel_rem_pio2+0x318>
 800e942:	f000 fc65 	bl	800f210 <scalbn>
 800e946:	f108 0301 	add.w	r3, r8, #1
 800e94a:	00da      	lsls	r2, r3, #3
 800e94c:	9205      	str	r2, [sp, #20]
 800e94e:	ec55 4b10 	vmov	r4, r5, d0
 800e952:	aa70      	add	r2, sp, #448	@ 0x1c0
 800e954:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800e9cc <__kernel_rem_pio2+0x32c>
 800e958:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800e95c:	4646      	mov	r6, r8
 800e95e:	f04f 0a00 	mov.w	sl, #0
 800e962:	2e00      	cmp	r6, #0
 800e964:	f280 80d1 	bge.w	800eb0a <__kernel_rem_pio2+0x46a>
 800e968:	4644      	mov	r4, r8
 800e96a:	2c00      	cmp	r4, #0
 800e96c:	f2c0 80ff 	blt.w	800eb6e <__kernel_rem_pio2+0x4ce>
 800e970:	4b19      	ldr	r3, [pc, #100]	@ (800e9d8 <__kernel_rem_pio2+0x338>)
 800e972:	461f      	mov	r7, r3
 800e974:	ab70      	add	r3, sp, #448	@ 0x1c0
 800e976:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e97a:	9306      	str	r3, [sp, #24]
 800e97c:	f04f 0a00 	mov.w	sl, #0
 800e980:	f04f 0b00 	mov.w	fp, #0
 800e984:	2600      	movs	r6, #0
 800e986:	eba8 0504 	sub.w	r5, r8, r4
 800e98a:	e0e4      	b.n	800eb56 <__kernel_rem_pio2+0x4b6>
 800e98c:	f04f 0902 	mov.w	r9, #2
 800e990:	e754      	b.n	800e83c <__kernel_rem_pio2+0x19c>
 800e992:	f854 3b04 	ldr.w	r3, [r4], #4
 800e996:	bb0d      	cbnz	r5, 800e9dc <__kernel_rem_pio2+0x33c>
 800e998:	b123      	cbz	r3, 800e9a4 <__kernel_rem_pio2+0x304>
 800e99a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800e99e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	3201      	adds	r2, #1
 800e9a6:	461d      	mov	r5, r3
 800e9a8:	e74f      	b.n	800e84a <__kernel_rem_pio2+0x1aa>
 800e9aa:	bf00      	nop
 800e9ac:	f3af 8000 	nop.w
	...
 800e9bc:	3ff00000 	.word	0x3ff00000
 800e9c0:	08010208 	.word	0x08010208
 800e9c4:	40200000 	.word	0x40200000
 800e9c8:	3ff00000 	.word	0x3ff00000
 800e9cc:	3e700000 	.word	0x3e700000
 800e9d0:	41700000 	.word	0x41700000
 800e9d4:	3fe00000 	.word	0x3fe00000
 800e9d8:	080101c8 	.word	0x080101c8
 800e9dc:	1acb      	subs	r3, r1, r3
 800e9de:	e7de      	b.n	800e99e <__kernel_rem_pio2+0x2fe>
 800e9e0:	f108 32ff 	add.w	r2, r8, #4294967295
 800e9e4:	ab0c      	add	r3, sp, #48	@ 0x30
 800e9e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e9ea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e9ee:	a90c      	add	r1, sp, #48	@ 0x30
 800e9f0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e9f4:	e737      	b.n	800e866 <__kernel_rem_pio2+0x1c6>
 800e9f6:	f108 32ff 	add.w	r2, r8, #4294967295
 800e9fa:	ab0c      	add	r3, sp, #48	@ 0x30
 800e9fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea00:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ea04:	e7f3      	b.n	800e9ee <__kernel_rem_pio2+0x34e>
 800ea06:	a90c      	add	r1, sp, #48	@ 0x30
 800ea08:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ea0c:	3b01      	subs	r3, #1
 800ea0e:	430a      	orrs	r2, r1
 800ea10:	e785      	b.n	800e91e <__kernel_rem_pio2+0x27e>
 800ea12:	3401      	adds	r4, #1
 800ea14:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ea18:	2a00      	cmp	r2, #0
 800ea1a:	d0fa      	beq.n	800ea12 <__kernel_rem_pio2+0x372>
 800ea1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea1e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ea22:	eb0d 0503 	add.w	r5, sp, r3
 800ea26:	9b06      	ldr	r3, [sp, #24]
 800ea28:	aa20      	add	r2, sp, #128	@ 0x80
 800ea2a:	4443      	add	r3, r8
 800ea2c:	f108 0701 	add.w	r7, r8, #1
 800ea30:	3d98      	subs	r5, #152	@ 0x98
 800ea32:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800ea36:	4444      	add	r4, r8
 800ea38:	42bc      	cmp	r4, r7
 800ea3a:	da04      	bge.n	800ea46 <__kernel_rem_pio2+0x3a6>
 800ea3c:	46a0      	mov	r8, r4
 800ea3e:	e6a2      	b.n	800e786 <__kernel_rem_pio2+0xe6>
 800ea40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea42:	2401      	movs	r4, #1
 800ea44:	e7e6      	b.n	800ea14 <__kernel_rem_pio2+0x374>
 800ea46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea48:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800ea4c:	f7f1 fd72 	bl	8000534 <__aeabi_i2d>
 800ea50:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ed10 <__kernel_rem_pio2+0x670>
 800ea54:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ea58:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ea5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ea60:	46b2      	mov	sl, r6
 800ea62:	f04f 0800 	mov.w	r8, #0
 800ea66:	9b05      	ldr	r3, [sp, #20]
 800ea68:	4598      	cmp	r8, r3
 800ea6a:	dd05      	ble.n	800ea78 <__kernel_rem_pio2+0x3d8>
 800ea6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ea70:	3701      	adds	r7, #1
 800ea72:	eca5 7b02 	vstmia	r5!, {d7}
 800ea76:	e7df      	b.n	800ea38 <__kernel_rem_pio2+0x398>
 800ea78:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800ea7c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ea80:	f7f1 fdc2 	bl	8000608 <__aeabi_dmul>
 800ea84:	4602      	mov	r2, r0
 800ea86:	460b      	mov	r3, r1
 800ea88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea8c:	f7f1 fc06 	bl	800029c <__adddf3>
 800ea90:	f108 0801 	add.w	r8, r8, #1
 800ea94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea98:	e7e5      	b.n	800ea66 <__kernel_rem_pio2+0x3c6>
 800ea9a:	f1cb 0000 	rsb	r0, fp, #0
 800ea9e:	ec47 6b10 	vmov	d0, r6, r7
 800eaa2:	f000 fbb5 	bl	800f210 <scalbn>
 800eaa6:	ec55 4b10 	vmov	r4, r5, d0
 800eaaa:	4b9b      	ldr	r3, [pc, #620]	@ (800ed18 <__kernel_rem_pio2+0x678>)
 800eaac:	2200      	movs	r2, #0
 800eaae:	4620      	mov	r0, r4
 800eab0:	4629      	mov	r1, r5
 800eab2:	f7f2 f82f 	bl	8000b14 <__aeabi_dcmpge>
 800eab6:	b300      	cbz	r0, 800eafa <__kernel_rem_pio2+0x45a>
 800eab8:	4b98      	ldr	r3, [pc, #608]	@ (800ed1c <__kernel_rem_pio2+0x67c>)
 800eaba:	2200      	movs	r2, #0
 800eabc:	4620      	mov	r0, r4
 800eabe:	4629      	mov	r1, r5
 800eac0:	f7f1 fda2 	bl	8000608 <__aeabi_dmul>
 800eac4:	f7f2 f850 	bl	8000b68 <__aeabi_d2iz>
 800eac8:	4606      	mov	r6, r0
 800eaca:	f7f1 fd33 	bl	8000534 <__aeabi_i2d>
 800eace:	4b92      	ldr	r3, [pc, #584]	@ (800ed18 <__kernel_rem_pio2+0x678>)
 800ead0:	2200      	movs	r2, #0
 800ead2:	f7f1 fd99 	bl	8000608 <__aeabi_dmul>
 800ead6:	460b      	mov	r3, r1
 800ead8:	4602      	mov	r2, r0
 800eada:	4629      	mov	r1, r5
 800eadc:	4620      	mov	r0, r4
 800eade:	f7f1 fbdb 	bl	8000298 <__aeabi_dsub>
 800eae2:	f7f2 f841 	bl	8000b68 <__aeabi_d2iz>
 800eae6:	ab0c      	add	r3, sp, #48	@ 0x30
 800eae8:	f10b 0b18 	add.w	fp, fp, #24
 800eaec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800eaf0:	f108 0801 	add.w	r8, r8, #1
 800eaf4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800eaf8:	e720      	b.n	800e93c <__kernel_rem_pio2+0x29c>
 800eafa:	4620      	mov	r0, r4
 800eafc:	4629      	mov	r1, r5
 800eafe:	f7f2 f833 	bl	8000b68 <__aeabi_d2iz>
 800eb02:	ab0c      	add	r3, sp, #48	@ 0x30
 800eb04:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800eb08:	e718      	b.n	800e93c <__kernel_rem_pio2+0x29c>
 800eb0a:	ab0c      	add	r3, sp, #48	@ 0x30
 800eb0c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800eb10:	f7f1 fd10 	bl	8000534 <__aeabi_i2d>
 800eb14:	4622      	mov	r2, r4
 800eb16:	462b      	mov	r3, r5
 800eb18:	f7f1 fd76 	bl	8000608 <__aeabi_dmul>
 800eb1c:	4652      	mov	r2, sl
 800eb1e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800eb22:	465b      	mov	r3, fp
 800eb24:	4620      	mov	r0, r4
 800eb26:	4629      	mov	r1, r5
 800eb28:	f7f1 fd6e 	bl	8000608 <__aeabi_dmul>
 800eb2c:	3e01      	subs	r6, #1
 800eb2e:	4604      	mov	r4, r0
 800eb30:	460d      	mov	r5, r1
 800eb32:	e716      	b.n	800e962 <__kernel_rem_pio2+0x2c2>
 800eb34:	9906      	ldr	r1, [sp, #24]
 800eb36:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800eb3a:	9106      	str	r1, [sp, #24]
 800eb3c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800eb40:	f7f1 fd62 	bl	8000608 <__aeabi_dmul>
 800eb44:	4602      	mov	r2, r0
 800eb46:	460b      	mov	r3, r1
 800eb48:	4650      	mov	r0, sl
 800eb4a:	4659      	mov	r1, fp
 800eb4c:	f7f1 fba6 	bl	800029c <__adddf3>
 800eb50:	3601      	adds	r6, #1
 800eb52:	4682      	mov	sl, r0
 800eb54:	468b      	mov	fp, r1
 800eb56:	9b00      	ldr	r3, [sp, #0]
 800eb58:	429e      	cmp	r6, r3
 800eb5a:	dc01      	bgt.n	800eb60 <__kernel_rem_pio2+0x4c0>
 800eb5c:	42ae      	cmp	r6, r5
 800eb5e:	dde9      	ble.n	800eb34 <__kernel_rem_pio2+0x494>
 800eb60:	ab48      	add	r3, sp, #288	@ 0x120
 800eb62:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800eb66:	e9c5 ab00 	strd	sl, fp, [r5]
 800eb6a:	3c01      	subs	r4, #1
 800eb6c:	e6fd      	b.n	800e96a <__kernel_rem_pio2+0x2ca>
 800eb6e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800eb70:	2b02      	cmp	r3, #2
 800eb72:	dc0b      	bgt.n	800eb8c <__kernel_rem_pio2+0x4ec>
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	dc35      	bgt.n	800ebe4 <__kernel_rem_pio2+0x544>
 800eb78:	d059      	beq.n	800ec2e <__kernel_rem_pio2+0x58e>
 800eb7a:	9b02      	ldr	r3, [sp, #8]
 800eb7c:	f003 0007 	and.w	r0, r3, #7
 800eb80:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800eb84:	ecbd 8b02 	vpop	{d8}
 800eb88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb8c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800eb8e:	2b03      	cmp	r3, #3
 800eb90:	d1f3      	bne.n	800eb7a <__kernel_rem_pio2+0x4da>
 800eb92:	9b05      	ldr	r3, [sp, #20]
 800eb94:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800eb98:	eb0d 0403 	add.w	r4, sp, r3
 800eb9c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800eba0:	4625      	mov	r5, r4
 800eba2:	46c2      	mov	sl, r8
 800eba4:	f1ba 0f00 	cmp.w	sl, #0
 800eba8:	dc69      	bgt.n	800ec7e <__kernel_rem_pio2+0x5de>
 800ebaa:	4645      	mov	r5, r8
 800ebac:	2d01      	cmp	r5, #1
 800ebae:	f300 8087 	bgt.w	800ecc0 <__kernel_rem_pio2+0x620>
 800ebb2:	9c05      	ldr	r4, [sp, #20]
 800ebb4:	ab48      	add	r3, sp, #288	@ 0x120
 800ebb6:	441c      	add	r4, r3
 800ebb8:	2000      	movs	r0, #0
 800ebba:	2100      	movs	r1, #0
 800ebbc:	f1b8 0f01 	cmp.w	r8, #1
 800ebc0:	f300 809c 	bgt.w	800ecfc <__kernel_rem_pio2+0x65c>
 800ebc4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800ebc8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800ebcc:	f1b9 0f00 	cmp.w	r9, #0
 800ebd0:	f040 80a6 	bne.w	800ed20 <__kernel_rem_pio2+0x680>
 800ebd4:	9b04      	ldr	r3, [sp, #16]
 800ebd6:	e9c3 5600 	strd	r5, r6, [r3]
 800ebda:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ebde:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ebe2:	e7ca      	b.n	800eb7a <__kernel_rem_pio2+0x4da>
 800ebe4:	9d05      	ldr	r5, [sp, #20]
 800ebe6:	ab48      	add	r3, sp, #288	@ 0x120
 800ebe8:	441d      	add	r5, r3
 800ebea:	4644      	mov	r4, r8
 800ebec:	2000      	movs	r0, #0
 800ebee:	2100      	movs	r1, #0
 800ebf0:	2c00      	cmp	r4, #0
 800ebf2:	da35      	bge.n	800ec60 <__kernel_rem_pio2+0x5c0>
 800ebf4:	f1b9 0f00 	cmp.w	r9, #0
 800ebf8:	d038      	beq.n	800ec6c <__kernel_rem_pio2+0x5cc>
 800ebfa:	4602      	mov	r2, r0
 800ebfc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ec00:	9c04      	ldr	r4, [sp, #16]
 800ec02:	e9c4 2300 	strd	r2, r3, [r4]
 800ec06:	4602      	mov	r2, r0
 800ec08:	460b      	mov	r3, r1
 800ec0a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800ec0e:	f7f1 fb43 	bl	8000298 <__aeabi_dsub>
 800ec12:	ad4a      	add	r5, sp, #296	@ 0x128
 800ec14:	2401      	movs	r4, #1
 800ec16:	45a0      	cmp	r8, r4
 800ec18:	da2b      	bge.n	800ec72 <__kernel_rem_pio2+0x5d2>
 800ec1a:	f1b9 0f00 	cmp.w	r9, #0
 800ec1e:	d002      	beq.n	800ec26 <__kernel_rem_pio2+0x586>
 800ec20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ec24:	4619      	mov	r1, r3
 800ec26:	9b04      	ldr	r3, [sp, #16]
 800ec28:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ec2c:	e7a5      	b.n	800eb7a <__kernel_rem_pio2+0x4da>
 800ec2e:	9c05      	ldr	r4, [sp, #20]
 800ec30:	ab48      	add	r3, sp, #288	@ 0x120
 800ec32:	441c      	add	r4, r3
 800ec34:	2000      	movs	r0, #0
 800ec36:	2100      	movs	r1, #0
 800ec38:	f1b8 0f00 	cmp.w	r8, #0
 800ec3c:	da09      	bge.n	800ec52 <__kernel_rem_pio2+0x5b2>
 800ec3e:	f1b9 0f00 	cmp.w	r9, #0
 800ec42:	d002      	beq.n	800ec4a <__kernel_rem_pio2+0x5aa>
 800ec44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ec48:	4619      	mov	r1, r3
 800ec4a:	9b04      	ldr	r3, [sp, #16]
 800ec4c:	e9c3 0100 	strd	r0, r1, [r3]
 800ec50:	e793      	b.n	800eb7a <__kernel_rem_pio2+0x4da>
 800ec52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ec56:	f7f1 fb21 	bl	800029c <__adddf3>
 800ec5a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ec5e:	e7eb      	b.n	800ec38 <__kernel_rem_pio2+0x598>
 800ec60:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ec64:	f7f1 fb1a 	bl	800029c <__adddf3>
 800ec68:	3c01      	subs	r4, #1
 800ec6a:	e7c1      	b.n	800ebf0 <__kernel_rem_pio2+0x550>
 800ec6c:	4602      	mov	r2, r0
 800ec6e:	460b      	mov	r3, r1
 800ec70:	e7c6      	b.n	800ec00 <__kernel_rem_pio2+0x560>
 800ec72:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ec76:	f7f1 fb11 	bl	800029c <__adddf3>
 800ec7a:	3401      	adds	r4, #1
 800ec7c:	e7cb      	b.n	800ec16 <__kernel_rem_pio2+0x576>
 800ec7e:	ed35 7b02 	vldmdb	r5!, {d7}
 800ec82:	ed8d 7b00 	vstr	d7, [sp]
 800ec86:	ed95 7b02 	vldr	d7, [r5, #8]
 800ec8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec8e:	ec53 2b17 	vmov	r2, r3, d7
 800ec92:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ec96:	f7f1 fb01 	bl	800029c <__adddf3>
 800ec9a:	4602      	mov	r2, r0
 800ec9c:	460b      	mov	r3, r1
 800ec9e:	4606      	mov	r6, r0
 800eca0:	460f      	mov	r7, r1
 800eca2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eca6:	f7f1 faf7 	bl	8000298 <__aeabi_dsub>
 800ecaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ecae:	f7f1 faf5 	bl	800029c <__adddf3>
 800ecb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ecb6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ecba:	e9c5 6700 	strd	r6, r7, [r5]
 800ecbe:	e771      	b.n	800eba4 <__kernel_rem_pio2+0x504>
 800ecc0:	ed34 7b02 	vldmdb	r4!, {d7}
 800ecc4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ecc8:	ec51 0b17 	vmov	r0, r1, d7
 800eccc:	4652      	mov	r2, sl
 800ecce:	465b      	mov	r3, fp
 800ecd0:	ed8d 7b00 	vstr	d7, [sp]
 800ecd4:	f7f1 fae2 	bl	800029c <__adddf3>
 800ecd8:	4602      	mov	r2, r0
 800ecda:	460b      	mov	r3, r1
 800ecdc:	4606      	mov	r6, r0
 800ecde:	460f      	mov	r7, r1
 800ece0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ece4:	f7f1 fad8 	bl	8000298 <__aeabi_dsub>
 800ece8:	4652      	mov	r2, sl
 800ecea:	465b      	mov	r3, fp
 800ecec:	f7f1 fad6 	bl	800029c <__adddf3>
 800ecf0:	3d01      	subs	r5, #1
 800ecf2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ecf6:	e9c4 6700 	strd	r6, r7, [r4]
 800ecfa:	e757      	b.n	800ebac <__kernel_rem_pio2+0x50c>
 800ecfc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ed00:	f7f1 facc 	bl	800029c <__adddf3>
 800ed04:	f108 38ff 	add.w	r8, r8, #4294967295
 800ed08:	e758      	b.n	800ebbc <__kernel_rem_pio2+0x51c>
 800ed0a:	bf00      	nop
 800ed0c:	f3af 8000 	nop.w
	...
 800ed18:	41700000 	.word	0x41700000
 800ed1c:	3e700000 	.word	0x3e700000
 800ed20:	9b04      	ldr	r3, [sp, #16]
 800ed22:	9a04      	ldr	r2, [sp, #16]
 800ed24:	601d      	str	r5, [r3, #0]
 800ed26:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ed2a:	605c      	str	r4, [r3, #4]
 800ed2c:	609f      	str	r7, [r3, #8]
 800ed2e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ed32:	60d3      	str	r3, [r2, #12]
 800ed34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ed38:	6110      	str	r0, [r2, #16]
 800ed3a:	6153      	str	r3, [r2, #20]
 800ed3c:	e71d      	b.n	800eb7a <__kernel_rem_pio2+0x4da>
 800ed3e:	bf00      	nop

0800ed40 <__kernel_rem_pio2f>:
 800ed40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed44:	ed2d 8b04 	vpush	{d8-d9}
 800ed48:	b0d9      	sub	sp, #356	@ 0x164
 800ed4a:	4690      	mov	r8, r2
 800ed4c:	9001      	str	r0, [sp, #4]
 800ed4e:	4ab6      	ldr	r2, [pc, #728]	@ (800f028 <__kernel_rem_pio2f+0x2e8>)
 800ed50:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800ed52:	f118 0f04 	cmn.w	r8, #4
 800ed56:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800ed5a:	460f      	mov	r7, r1
 800ed5c:	f103 3bff 	add.w	fp, r3, #4294967295
 800ed60:	db26      	blt.n	800edb0 <__kernel_rem_pio2f+0x70>
 800ed62:	f1b8 0203 	subs.w	r2, r8, #3
 800ed66:	bf48      	it	mi
 800ed68:	f108 0204 	addmi.w	r2, r8, #4
 800ed6c:	10d2      	asrs	r2, r2, #3
 800ed6e:	1c55      	adds	r5, r2, #1
 800ed70:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ed72:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800ed76:	00e8      	lsls	r0, r5, #3
 800ed78:	eba2 060b 	sub.w	r6, r2, fp
 800ed7c:	9002      	str	r0, [sp, #8]
 800ed7e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800ed82:	eb0a 0c0b 	add.w	ip, sl, fp
 800ed86:	ac1c      	add	r4, sp, #112	@ 0x70
 800ed88:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800ed8c:	2000      	movs	r0, #0
 800ed8e:	4560      	cmp	r0, ip
 800ed90:	dd10      	ble.n	800edb4 <__kernel_rem_pio2f+0x74>
 800ed92:	a91c      	add	r1, sp, #112	@ 0x70
 800ed94:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800ed98:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ed9c:	2600      	movs	r6, #0
 800ed9e:	4556      	cmp	r6, sl
 800eda0:	dc24      	bgt.n	800edec <__kernel_rem_pio2f+0xac>
 800eda2:	f8dd e004 	ldr.w	lr, [sp, #4]
 800eda6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800edaa:	4684      	mov	ip, r0
 800edac:	2400      	movs	r4, #0
 800edae:	e016      	b.n	800edde <__kernel_rem_pio2f+0x9e>
 800edb0:	2200      	movs	r2, #0
 800edb2:	e7dc      	b.n	800ed6e <__kernel_rem_pio2f+0x2e>
 800edb4:	42c6      	cmn	r6, r0
 800edb6:	bf5d      	ittte	pl
 800edb8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800edbc:	ee07 1a90 	vmovpl	s15, r1
 800edc0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800edc4:	eef0 7a47 	vmovmi.f32	s15, s14
 800edc8:	ece4 7a01 	vstmia	r4!, {s15}
 800edcc:	3001      	adds	r0, #1
 800edce:	e7de      	b.n	800ed8e <__kernel_rem_pio2f+0x4e>
 800edd0:	ecfe 6a01 	vldmia	lr!, {s13}
 800edd4:	ed3c 7a01 	vldmdb	ip!, {s14}
 800edd8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800eddc:	3401      	adds	r4, #1
 800edde:	455c      	cmp	r4, fp
 800ede0:	ddf6      	ble.n	800edd0 <__kernel_rem_pio2f+0x90>
 800ede2:	ece9 7a01 	vstmia	r9!, {s15}
 800ede6:	3601      	adds	r6, #1
 800ede8:	3004      	adds	r0, #4
 800edea:	e7d8      	b.n	800ed9e <__kernel_rem_pio2f+0x5e>
 800edec:	a908      	add	r1, sp, #32
 800edee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800edf2:	9104      	str	r1, [sp, #16]
 800edf4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800edf6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f034 <__kernel_rem_pio2f+0x2f4>
 800edfa:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f030 <__kernel_rem_pio2f+0x2f0>
 800edfe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ee02:	9203      	str	r2, [sp, #12]
 800ee04:	4654      	mov	r4, sl
 800ee06:	00a2      	lsls	r2, r4, #2
 800ee08:	9205      	str	r2, [sp, #20]
 800ee0a:	aa58      	add	r2, sp, #352	@ 0x160
 800ee0c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ee10:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ee14:	a944      	add	r1, sp, #272	@ 0x110
 800ee16:	aa08      	add	r2, sp, #32
 800ee18:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ee1c:	4694      	mov	ip, r2
 800ee1e:	4626      	mov	r6, r4
 800ee20:	2e00      	cmp	r6, #0
 800ee22:	dc4c      	bgt.n	800eebe <__kernel_rem_pio2f+0x17e>
 800ee24:	4628      	mov	r0, r5
 800ee26:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ee2a:	f000 fa6b 	bl	800f304 <scalbnf>
 800ee2e:	eeb0 8a40 	vmov.f32	s16, s0
 800ee32:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800ee36:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ee3a:	f000 fb45 	bl	800f4c8 <floorf>
 800ee3e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800ee42:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ee46:	2d00      	cmp	r5, #0
 800ee48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee4c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ee50:	ee17 9a90 	vmov	r9, s15
 800ee54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee58:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ee5c:	dd41      	ble.n	800eee2 <__kernel_rem_pio2f+0x1a2>
 800ee5e:	f104 3cff 	add.w	ip, r4, #4294967295
 800ee62:	a908      	add	r1, sp, #32
 800ee64:	f1c5 0e08 	rsb	lr, r5, #8
 800ee68:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800ee6c:	fa46 f00e 	asr.w	r0, r6, lr
 800ee70:	4481      	add	r9, r0
 800ee72:	fa00 f00e 	lsl.w	r0, r0, lr
 800ee76:	1a36      	subs	r6, r6, r0
 800ee78:	f1c5 0007 	rsb	r0, r5, #7
 800ee7c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ee80:	4106      	asrs	r6, r0
 800ee82:	2e00      	cmp	r6, #0
 800ee84:	dd3c      	ble.n	800ef00 <__kernel_rem_pio2f+0x1c0>
 800ee86:	f04f 0e00 	mov.w	lr, #0
 800ee8a:	f109 0901 	add.w	r9, r9, #1
 800ee8e:	4670      	mov	r0, lr
 800ee90:	4574      	cmp	r4, lr
 800ee92:	dc68      	bgt.n	800ef66 <__kernel_rem_pio2f+0x226>
 800ee94:	2d00      	cmp	r5, #0
 800ee96:	dd03      	ble.n	800eea0 <__kernel_rem_pio2f+0x160>
 800ee98:	2d01      	cmp	r5, #1
 800ee9a:	d074      	beq.n	800ef86 <__kernel_rem_pio2f+0x246>
 800ee9c:	2d02      	cmp	r5, #2
 800ee9e:	d07d      	beq.n	800ef9c <__kernel_rem_pio2f+0x25c>
 800eea0:	2e02      	cmp	r6, #2
 800eea2:	d12d      	bne.n	800ef00 <__kernel_rem_pio2f+0x1c0>
 800eea4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800eea8:	ee30 8a48 	vsub.f32	s16, s0, s16
 800eeac:	b340      	cbz	r0, 800ef00 <__kernel_rem_pio2f+0x1c0>
 800eeae:	4628      	mov	r0, r5
 800eeb0:	9306      	str	r3, [sp, #24]
 800eeb2:	f000 fa27 	bl	800f304 <scalbnf>
 800eeb6:	9b06      	ldr	r3, [sp, #24]
 800eeb8:	ee38 8a40 	vsub.f32	s16, s16, s0
 800eebc:	e020      	b.n	800ef00 <__kernel_rem_pio2f+0x1c0>
 800eebe:	ee60 7a28 	vmul.f32	s15, s0, s17
 800eec2:	3e01      	subs	r6, #1
 800eec4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eec8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eecc:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800eed0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800eed4:	ecac 0a01 	vstmia	ip!, {s0}
 800eed8:	ed30 0a01 	vldmdb	r0!, {s0}
 800eedc:	ee37 0a80 	vadd.f32	s0, s15, s0
 800eee0:	e79e      	b.n	800ee20 <__kernel_rem_pio2f+0xe0>
 800eee2:	d105      	bne.n	800eef0 <__kernel_rem_pio2f+0x1b0>
 800eee4:	1e60      	subs	r0, r4, #1
 800eee6:	a908      	add	r1, sp, #32
 800eee8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800eeec:	11f6      	asrs	r6, r6, #7
 800eeee:	e7c8      	b.n	800ee82 <__kernel_rem_pio2f+0x142>
 800eef0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eef4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800eef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eefc:	da31      	bge.n	800ef62 <__kernel_rem_pio2f+0x222>
 800eefe:	2600      	movs	r6, #0
 800ef00:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ef04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef08:	f040 8098 	bne.w	800f03c <__kernel_rem_pio2f+0x2fc>
 800ef0c:	1e60      	subs	r0, r4, #1
 800ef0e:	2200      	movs	r2, #0
 800ef10:	4550      	cmp	r0, sl
 800ef12:	da4b      	bge.n	800efac <__kernel_rem_pio2f+0x26c>
 800ef14:	2a00      	cmp	r2, #0
 800ef16:	d065      	beq.n	800efe4 <__kernel_rem_pio2f+0x2a4>
 800ef18:	3c01      	subs	r4, #1
 800ef1a:	ab08      	add	r3, sp, #32
 800ef1c:	3d08      	subs	r5, #8
 800ef1e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d0f8      	beq.n	800ef18 <__kernel_rem_pio2f+0x1d8>
 800ef26:	4628      	mov	r0, r5
 800ef28:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ef2c:	f000 f9ea 	bl	800f304 <scalbnf>
 800ef30:	1c63      	adds	r3, r4, #1
 800ef32:	aa44      	add	r2, sp, #272	@ 0x110
 800ef34:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f034 <__kernel_rem_pio2f+0x2f4>
 800ef38:	0099      	lsls	r1, r3, #2
 800ef3a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ef3e:	4623      	mov	r3, r4
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	f280 80a9 	bge.w	800f098 <__kernel_rem_pio2f+0x358>
 800ef46:	4623      	mov	r3, r4
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	f2c0 80c7 	blt.w	800f0dc <__kernel_rem_pio2f+0x39c>
 800ef4e:	aa44      	add	r2, sp, #272	@ 0x110
 800ef50:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ef54:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f02c <__kernel_rem_pio2f+0x2ec>
 800ef58:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800ef5c:	2000      	movs	r0, #0
 800ef5e:	1ae2      	subs	r2, r4, r3
 800ef60:	e0b1      	b.n	800f0c6 <__kernel_rem_pio2f+0x386>
 800ef62:	2602      	movs	r6, #2
 800ef64:	e78f      	b.n	800ee86 <__kernel_rem_pio2f+0x146>
 800ef66:	f852 1b04 	ldr.w	r1, [r2], #4
 800ef6a:	b948      	cbnz	r0, 800ef80 <__kernel_rem_pio2f+0x240>
 800ef6c:	b121      	cbz	r1, 800ef78 <__kernel_rem_pio2f+0x238>
 800ef6e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800ef72:	f842 1c04 	str.w	r1, [r2, #-4]
 800ef76:	2101      	movs	r1, #1
 800ef78:	f10e 0e01 	add.w	lr, lr, #1
 800ef7c:	4608      	mov	r0, r1
 800ef7e:	e787      	b.n	800ee90 <__kernel_rem_pio2f+0x150>
 800ef80:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800ef84:	e7f5      	b.n	800ef72 <__kernel_rem_pio2f+0x232>
 800ef86:	f104 3cff 	add.w	ip, r4, #4294967295
 800ef8a:	aa08      	add	r2, sp, #32
 800ef8c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ef90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ef94:	a908      	add	r1, sp, #32
 800ef96:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800ef9a:	e781      	b.n	800eea0 <__kernel_rem_pio2f+0x160>
 800ef9c:	f104 3cff 	add.w	ip, r4, #4294967295
 800efa0:	aa08      	add	r2, sp, #32
 800efa2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800efa6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800efaa:	e7f3      	b.n	800ef94 <__kernel_rem_pio2f+0x254>
 800efac:	a908      	add	r1, sp, #32
 800efae:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800efb2:	3801      	subs	r0, #1
 800efb4:	430a      	orrs	r2, r1
 800efb6:	e7ab      	b.n	800ef10 <__kernel_rem_pio2f+0x1d0>
 800efb8:	3201      	adds	r2, #1
 800efba:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800efbe:	2e00      	cmp	r6, #0
 800efc0:	d0fa      	beq.n	800efb8 <__kernel_rem_pio2f+0x278>
 800efc2:	9905      	ldr	r1, [sp, #20]
 800efc4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800efc8:	eb0d 0001 	add.w	r0, sp, r1
 800efcc:	18e6      	adds	r6, r4, r3
 800efce:	a91c      	add	r1, sp, #112	@ 0x70
 800efd0:	f104 0c01 	add.w	ip, r4, #1
 800efd4:	384c      	subs	r0, #76	@ 0x4c
 800efd6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800efda:	4422      	add	r2, r4
 800efdc:	4562      	cmp	r2, ip
 800efde:	da04      	bge.n	800efea <__kernel_rem_pio2f+0x2aa>
 800efe0:	4614      	mov	r4, r2
 800efe2:	e710      	b.n	800ee06 <__kernel_rem_pio2f+0xc6>
 800efe4:	9804      	ldr	r0, [sp, #16]
 800efe6:	2201      	movs	r2, #1
 800efe8:	e7e7      	b.n	800efba <__kernel_rem_pio2f+0x27a>
 800efea:	9903      	ldr	r1, [sp, #12]
 800efec:	f8dd e004 	ldr.w	lr, [sp, #4]
 800eff0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800eff4:	9105      	str	r1, [sp, #20]
 800eff6:	ee07 1a90 	vmov	s15, r1
 800effa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800effe:	2400      	movs	r4, #0
 800f000:	ece6 7a01 	vstmia	r6!, {s15}
 800f004:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800f008:	46b1      	mov	r9, r6
 800f00a:	455c      	cmp	r4, fp
 800f00c:	dd04      	ble.n	800f018 <__kernel_rem_pio2f+0x2d8>
 800f00e:	ece0 7a01 	vstmia	r0!, {s15}
 800f012:	f10c 0c01 	add.w	ip, ip, #1
 800f016:	e7e1      	b.n	800efdc <__kernel_rem_pio2f+0x29c>
 800f018:	ecfe 6a01 	vldmia	lr!, {s13}
 800f01c:	ed39 7a01 	vldmdb	r9!, {s14}
 800f020:	3401      	adds	r4, #1
 800f022:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f026:	e7f0      	b.n	800f00a <__kernel_rem_pio2f+0x2ca>
 800f028:	08010244 	.word	0x08010244
 800f02c:	08010218 	.word	0x08010218
 800f030:	43800000 	.word	0x43800000
 800f034:	3b800000 	.word	0x3b800000
 800f038:	00000000 	.word	0x00000000
 800f03c:	9b02      	ldr	r3, [sp, #8]
 800f03e:	eeb0 0a48 	vmov.f32	s0, s16
 800f042:	eba3 0008 	sub.w	r0, r3, r8
 800f046:	f000 f95d 	bl	800f304 <scalbnf>
 800f04a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f030 <__kernel_rem_pio2f+0x2f0>
 800f04e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f056:	db19      	blt.n	800f08c <__kernel_rem_pio2f+0x34c>
 800f058:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f034 <__kernel_rem_pio2f+0x2f4>
 800f05c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f060:	aa08      	add	r2, sp, #32
 800f062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f066:	3508      	adds	r5, #8
 800f068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f06c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f070:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f074:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f078:	ee10 3a10 	vmov	r3, s0
 800f07c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f080:	ee17 3a90 	vmov	r3, s15
 800f084:	3401      	adds	r4, #1
 800f086:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f08a:	e74c      	b.n	800ef26 <__kernel_rem_pio2f+0x1e6>
 800f08c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f090:	aa08      	add	r2, sp, #32
 800f092:	ee10 3a10 	vmov	r3, s0
 800f096:	e7f6      	b.n	800f086 <__kernel_rem_pio2f+0x346>
 800f098:	a808      	add	r0, sp, #32
 800f09a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f09e:	9001      	str	r0, [sp, #4]
 800f0a0:	ee07 0a90 	vmov	s15, r0
 800f0a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0a8:	3b01      	subs	r3, #1
 800f0aa:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f0ae:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f0b2:	ed62 7a01 	vstmdb	r2!, {s15}
 800f0b6:	e743      	b.n	800ef40 <__kernel_rem_pio2f+0x200>
 800f0b8:	ecfc 6a01 	vldmia	ip!, {s13}
 800f0bc:	ecb5 7a01 	vldmia	r5!, {s14}
 800f0c0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f0c4:	3001      	adds	r0, #1
 800f0c6:	4550      	cmp	r0, sl
 800f0c8:	dc01      	bgt.n	800f0ce <__kernel_rem_pio2f+0x38e>
 800f0ca:	4290      	cmp	r0, r2
 800f0cc:	ddf4      	ble.n	800f0b8 <__kernel_rem_pio2f+0x378>
 800f0ce:	a858      	add	r0, sp, #352	@ 0x160
 800f0d0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f0d4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f0d8:	3b01      	subs	r3, #1
 800f0da:	e735      	b.n	800ef48 <__kernel_rem_pio2f+0x208>
 800f0dc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f0de:	2b02      	cmp	r3, #2
 800f0e0:	dc09      	bgt.n	800f0f6 <__kernel_rem_pio2f+0x3b6>
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	dc27      	bgt.n	800f136 <__kernel_rem_pio2f+0x3f6>
 800f0e6:	d040      	beq.n	800f16a <__kernel_rem_pio2f+0x42a>
 800f0e8:	f009 0007 	and.w	r0, r9, #7
 800f0ec:	b059      	add	sp, #356	@ 0x164
 800f0ee:	ecbd 8b04 	vpop	{d8-d9}
 800f0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0f6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f0f8:	2b03      	cmp	r3, #3
 800f0fa:	d1f5      	bne.n	800f0e8 <__kernel_rem_pio2f+0x3a8>
 800f0fc:	aa30      	add	r2, sp, #192	@ 0xc0
 800f0fe:	1f0b      	subs	r3, r1, #4
 800f100:	4413      	add	r3, r2
 800f102:	461a      	mov	r2, r3
 800f104:	4620      	mov	r0, r4
 800f106:	2800      	cmp	r0, #0
 800f108:	dc50      	bgt.n	800f1ac <__kernel_rem_pio2f+0x46c>
 800f10a:	4622      	mov	r2, r4
 800f10c:	2a01      	cmp	r2, #1
 800f10e:	dc5d      	bgt.n	800f1cc <__kernel_rem_pio2f+0x48c>
 800f110:	ab30      	add	r3, sp, #192	@ 0xc0
 800f112:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800f116:	440b      	add	r3, r1
 800f118:	2c01      	cmp	r4, #1
 800f11a:	dc67      	bgt.n	800f1ec <__kernel_rem_pio2f+0x4ac>
 800f11c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f120:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f124:	2e00      	cmp	r6, #0
 800f126:	d167      	bne.n	800f1f8 <__kernel_rem_pio2f+0x4b8>
 800f128:	edc7 6a00 	vstr	s13, [r7]
 800f12c:	ed87 7a01 	vstr	s14, [r7, #4]
 800f130:	edc7 7a02 	vstr	s15, [r7, #8]
 800f134:	e7d8      	b.n	800f0e8 <__kernel_rem_pio2f+0x3a8>
 800f136:	ab30      	add	r3, sp, #192	@ 0xc0
 800f138:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800f13c:	440b      	add	r3, r1
 800f13e:	4622      	mov	r2, r4
 800f140:	2a00      	cmp	r2, #0
 800f142:	da24      	bge.n	800f18e <__kernel_rem_pio2f+0x44e>
 800f144:	b34e      	cbz	r6, 800f19a <__kernel_rem_pio2f+0x45a>
 800f146:	eef1 7a47 	vneg.f32	s15, s14
 800f14a:	edc7 7a00 	vstr	s15, [r7]
 800f14e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f152:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f156:	aa31      	add	r2, sp, #196	@ 0xc4
 800f158:	2301      	movs	r3, #1
 800f15a:	429c      	cmp	r4, r3
 800f15c:	da20      	bge.n	800f1a0 <__kernel_rem_pio2f+0x460>
 800f15e:	b10e      	cbz	r6, 800f164 <__kernel_rem_pio2f+0x424>
 800f160:	eef1 7a67 	vneg.f32	s15, s15
 800f164:	edc7 7a01 	vstr	s15, [r7, #4]
 800f168:	e7be      	b.n	800f0e8 <__kernel_rem_pio2f+0x3a8>
 800f16a:	ab30      	add	r3, sp, #192	@ 0xc0
 800f16c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f038 <__kernel_rem_pio2f+0x2f8>
 800f170:	440b      	add	r3, r1
 800f172:	2c00      	cmp	r4, #0
 800f174:	da05      	bge.n	800f182 <__kernel_rem_pio2f+0x442>
 800f176:	b10e      	cbz	r6, 800f17c <__kernel_rem_pio2f+0x43c>
 800f178:	eef1 7a67 	vneg.f32	s15, s15
 800f17c:	edc7 7a00 	vstr	s15, [r7]
 800f180:	e7b2      	b.n	800f0e8 <__kernel_rem_pio2f+0x3a8>
 800f182:	ed33 7a01 	vldmdb	r3!, {s14}
 800f186:	3c01      	subs	r4, #1
 800f188:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f18c:	e7f1      	b.n	800f172 <__kernel_rem_pio2f+0x432>
 800f18e:	ed73 7a01 	vldmdb	r3!, {s15}
 800f192:	3a01      	subs	r2, #1
 800f194:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f198:	e7d2      	b.n	800f140 <__kernel_rem_pio2f+0x400>
 800f19a:	eef0 7a47 	vmov.f32	s15, s14
 800f19e:	e7d4      	b.n	800f14a <__kernel_rem_pio2f+0x40a>
 800f1a0:	ecb2 7a01 	vldmia	r2!, {s14}
 800f1a4:	3301      	adds	r3, #1
 800f1a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f1aa:	e7d6      	b.n	800f15a <__kernel_rem_pio2f+0x41a>
 800f1ac:	ed72 7a01 	vldmdb	r2!, {s15}
 800f1b0:	edd2 6a01 	vldr	s13, [r2, #4]
 800f1b4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f1b8:	3801      	subs	r0, #1
 800f1ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1be:	ed82 7a00 	vstr	s14, [r2]
 800f1c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1c6:	edc2 7a01 	vstr	s15, [r2, #4]
 800f1ca:	e79c      	b.n	800f106 <__kernel_rem_pio2f+0x3c6>
 800f1cc:	ed73 7a01 	vldmdb	r3!, {s15}
 800f1d0:	edd3 6a01 	vldr	s13, [r3, #4]
 800f1d4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f1d8:	3a01      	subs	r2, #1
 800f1da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1de:	ed83 7a00 	vstr	s14, [r3]
 800f1e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1e6:	edc3 7a01 	vstr	s15, [r3, #4]
 800f1ea:	e78f      	b.n	800f10c <__kernel_rem_pio2f+0x3cc>
 800f1ec:	ed33 7a01 	vldmdb	r3!, {s14}
 800f1f0:	3c01      	subs	r4, #1
 800f1f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f1f6:	e78f      	b.n	800f118 <__kernel_rem_pio2f+0x3d8>
 800f1f8:	eef1 6a66 	vneg.f32	s13, s13
 800f1fc:	eeb1 7a47 	vneg.f32	s14, s14
 800f200:	edc7 6a00 	vstr	s13, [r7]
 800f204:	ed87 7a01 	vstr	s14, [r7, #4]
 800f208:	eef1 7a67 	vneg.f32	s15, s15
 800f20c:	e790      	b.n	800f130 <__kernel_rem_pio2f+0x3f0>
 800f20e:	bf00      	nop

0800f210 <scalbn>:
 800f210:	b570      	push	{r4, r5, r6, lr}
 800f212:	ec55 4b10 	vmov	r4, r5, d0
 800f216:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f21a:	4606      	mov	r6, r0
 800f21c:	462b      	mov	r3, r5
 800f21e:	b991      	cbnz	r1, 800f246 <scalbn+0x36>
 800f220:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f224:	4323      	orrs	r3, r4
 800f226:	d03b      	beq.n	800f2a0 <scalbn+0x90>
 800f228:	4b33      	ldr	r3, [pc, #204]	@ (800f2f8 <scalbn+0xe8>)
 800f22a:	4620      	mov	r0, r4
 800f22c:	4629      	mov	r1, r5
 800f22e:	2200      	movs	r2, #0
 800f230:	f7f1 f9ea 	bl	8000608 <__aeabi_dmul>
 800f234:	4b31      	ldr	r3, [pc, #196]	@ (800f2fc <scalbn+0xec>)
 800f236:	429e      	cmp	r6, r3
 800f238:	4604      	mov	r4, r0
 800f23a:	460d      	mov	r5, r1
 800f23c:	da0f      	bge.n	800f25e <scalbn+0x4e>
 800f23e:	a326      	add	r3, pc, #152	@ (adr r3, 800f2d8 <scalbn+0xc8>)
 800f240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f244:	e01e      	b.n	800f284 <scalbn+0x74>
 800f246:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f24a:	4291      	cmp	r1, r2
 800f24c:	d10b      	bne.n	800f266 <scalbn+0x56>
 800f24e:	4622      	mov	r2, r4
 800f250:	4620      	mov	r0, r4
 800f252:	4629      	mov	r1, r5
 800f254:	f7f1 f822 	bl	800029c <__adddf3>
 800f258:	4604      	mov	r4, r0
 800f25a:	460d      	mov	r5, r1
 800f25c:	e020      	b.n	800f2a0 <scalbn+0x90>
 800f25e:	460b      	mov	r3, r1
 800f260:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f264:	3936      	subs	r1, #54	@ 0x36
 800f266:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f26a:	4296      	cmp	r6, r2
 800f26c:	dd0d      	ble.n	800f28a <scalbn+0x7a>
 800f26e:	2d00      	cmp	r5, #0
 800f270:	a11b      	add	r1, pc, #108	@ (adr r1, 800f2e0 <scalbn+0xd0>)
 800f272:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f276:	da02      	bge.n	800f27e <scalbn+0x6e>
 800f278:	a11b      	add	r1, pc, #108	@ (adr r1, 800f2e8 <scalbn+0xd8>)
 800f27a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f27e:	a318      	add	r3, pc, #96	@ (adr r3, 800f2e0 <scalbn+0xd0>)
 800f280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f284:	f7f1 f9c0 	bl	8000608 <__aeabi_dmul>
 800f288:	e7e6      	b.n	800f258 <scalbn+0x48>
 800f28a:	1872      	adds	r2, r6, r1
 800f28c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f290:	428a      	cmp	r2, r1
 800f292:	dcec      	bgt.n	800f26e <scalbn+0x5e>
 800f294:	2a00      	cmp	r2, #0
 800f296:	dd06      	ble.n	800f2a6 <scalbn+0x96>
 800f298:	f36f 531e 	bfc	r3, #20, #11
 800f29c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f2a0:	ec45 4b10 	vmov	d0, r4, r5
 800f2a4:	bd70      	pop	{r4, r5, r6, pc}
 800f2a6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f2aa:	da08      	bge.n	800f2be <scalbn+0xae>
 800f2ac:	2d00      	cmp	r5, #0
 800f2ae:	a10a      	add	r1, pc, #40	@ (adr r1, 800f2d8 <scalbn+0xc8>)
 800f2b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2b4:	dac3      	bge.n	800f23e <scalbn+0x2e>
 800f2b6:	a10e      	add	r1, pc, #56	@ (adr r1, 800f2f0 <scalbn+0xe0>)
 800f2b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2bc:	e7bf      	b.n	800f23e <scalbn+0x2e>
 800f2be:	3236      	adds	r2, #54	@ 0x36
 800f2c0:	f36f 531e 	bfc	r3, #20, #11
 800f2c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f2c8:	4620      	mov	r0, r4
 800f2ca:	4b0d      	ldr	r3, [pc, #52]	@ (800f300 <scalbn+0xf0>)
 800f2cc:	4629      	mov	r1, r5
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	e7d8      	b.n	800f284 <scalbn+0x74>
 800f2d2:	bf00      	nop
 800f2d4:	f3af 8000 	nop.w
 800f2d8:	c2f8f359 	.word	0xc2f8f359
 800f2dc:	01a56e1f 	.word	0x01a56e1f
 800f2e0:	8800759c 	.word	0x8800759c
 800f2e4:	7e37e43c 	.word	0x7e37e43c
 800f2e8:	8800759c 	.word	0x8800759c
 800f2ec:	fe37e43c 	.word	0xfe37e43c
 800f2f0:	c2f8f359 	.word	0xc2f8f359
 800f2f4:	81a56e1f 	.word	0x81a56e1f
 800f2f8:	43500000 	.word	0x43500000
 800f2fc:	ffff3cb0 	.word	0xffff3cb0
 800f300:	3c900000 	.word	0x3c900000

0800f304 <scalbnf>:
 800f304:	ee10 3a10 	vmov	r3, s0
 800f308:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f30c:	d02b      	beq.n	800f366 <scalbnf+0x62>
 800f30e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f312:	d302      	bcc.n	800f31a <scalbnf+0x16>
 800f314:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f318:	4770      	bx	lr
 800f31a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f31e:	d123      	bne.n	800f368 <scalbnf+0x64>
 800f320:	4b24      	ldr	r3, [pc, #144]	@ (800f3b4 <scalbnf+0xb0>)
 800f322:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f3b8 <scalbnf+0xb4>
 800f326:	4298      	cmp	r0, r3
 800f328:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f32c:	db17      	blt.n	800f35e <scalbnf+0x5a>
 800f32e:	ee10 3a10 	vmov	r3, s0
 800f332:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f336:	3a19      	subs	r2, #25
 800f338:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f33c:	4288      	cmp	r0, r1
 800f33e:	dd15      	ble.n	800f36c <scalbnf+0x68>
 800f340:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f3bc <scalbnf+0xb8>
 800f344:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f3c0 <scalbnf+0xbc>
 800f348:	ee10 3a10 	vmov	r3, s0
 800f34c:	eeb0 7a67 	vmov.f32	s14, s15
 800f350:	2b00      	cmp	r3, #0
 800f352:	bfb8      	it	lt
 800f354:	eef0 7a66 	vmovlt.f32	s15, s13
 800f358:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f35c:	4770      	bx	lr
 800f35e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f3c4 <scalbnf+0xc0>
 800f362:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f366:	4770      	bx	lr
 800f368:	0dd2      	lsrs	r2, r2, #23
 800f36a:	e7e5      	b.n	800f338 <scalbnf+0x34>
 800f36c:	4410      	add	r0, r2
 800f36e:	28fe      	cmp	r0, #254	@ 0xfe
 800f370:	dce6      	bgt.n	800f340 <scalbnf+0x3c>
 800f372:	2800      	cmp	r0, #0
 800f374:	dd06      	ble.n	800f384 <scalbnf+0x80>
 800f376:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f37a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f37e:	ee00 3a10 	vmov	s0, r3
 800f382:	4770      	bx	lr
 800f384:	f110 0f16 	cmn.w	r0, #22
 800f388:	da09      	bge.n	800f39e <scalbnf+0x9a>
 800f38a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f3c4 <scalbnf+0xc0>
 800f38e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f3c8 <scalbnf+0xc4>
 800f392:	ee10 3a10 	vmov	r3, s0
 800f396:	eeb0 7a67 	vmov.f32	s14, s15
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	e7d9      	b.n	800f352 <scalbnf+0x4e>
 800f39e:	3019      	adds	r0, #25
 800f3a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f3a4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f3a8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f3cc <scalbnf+0xc8>
 800f3ac:	ee07 3a90 	vmov	s15, r3
 800f3b0:	e7d7      	b.n	800f362 <scalbnf+0x5e>
 800f3b2:	bf00      	nop
 800f3b4:	ffff3cb0 	.word	0xffff3cb0
 800f3b8:	4c000000 	.word	0x4c000000
 800f3bc:	7149f2ca 	.word	0x7149f2ca
 800f3c0:	f149f2ca 	.word	0xf149f2ca
 800f3c4:	0da24260 	.word	0x0da24260
 800f3c8:	8da24260 	.word	0x8da24260
 800f3cc:	33000000 	.word	0x33000000

0800f3d0 <floor>:
 800f3d0:	ec51 0b10 	vmov	r0, r1, d0
 800f3d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3dc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f3e0:	2e13      	cmp	r6, #19
 800f3e2:	460c      	mov	r4, r1
 800f3e4:	4605      	mov	r5, r0
 800f3e6:	4680      	mov	r8, r0
 800f3e8:	dc34      	bgt.n	800f454 <floor+0x84>
 800f3ea:	2e00      	cmp	r6, #0
 800f3ec:	da17      	bge.n	800f41e <floor+0x4e>
 800f3ee:	a332      	add	r3, pc, #200	@ (adr r3, 800f4b8 <floor+0xe8>)
 800f3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f4:	f7f0 ff52 	bl	800029c <__adddf3>
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	f7f1 fb94 	bl	8000b28 <__aeabi_dcmpgt>
 800f400:	b150      	cbz	r0, 800f418 <floor+0x48>
 800f402:	2c00      	cmp	r4, #0
 800f404:	da55      	bge.n	800f4b2 <floor+0xe2>
 800f406:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f40a:	432c      	orrs	r4, r5
 800f40c:	2500      	movs	r5, #0
 800f40e:	42ac      	cmp	r4, r5
 800f410:	4c2b      	ldr	r4, [pc, #172]	@ (800f4c0 <floor+0xf0>)
 800f412:	bf08      	it	eq
 800f414:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f418:	4621      	mov	r1, r4
 800f41a:	4628      	mov	r0, r5
 800f41c:	e023      	b.n	800f466 <floor+0x96>
 800f41e:	4f29      	ldr	r7, [pc, #164]	@ (800f4c4 <floor+0xf4>)
 800f420:	4137      	asrs	r7, r6
 800f422:	ea01 0307 	and.w	r3, r1, r7
 800f426:	4303      	orrs	r3, r0
 800f428:	d01d      	beq.n	800f466 <floor+0x96>
 800f42a:	a323      	add	r3, pc, #140	@ (adr r3, 800f4b8 <floor+0xe8>)
 800f42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f430:	f7f0 ff34 	bl	800029c <__adddf3>
 800f434:	2200      	movs	r2, #0
 800f436:	2300      	movs	r3, #0
 800f438:	f7f1 fb76 	bl	8000b28 <__aeabi_dcmpgt>
 800f43c:	2800      	cmp	r0, #0
 800f43e:	d0eb      	beq.n	800f418 <floor+0x48>
 800f440:	2c00      	cmp	r4, #0
 800f442:	bfbe      	ittt	lt
 800f444:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f448:	4133      	asrlt	r3, r6
 800f44a:	18e4      	addlt	r4, r4, r3
 800f44c:	ea24 0407 	bic.w	r4, r4, r7
 800f450:	2500      	movs	r5, #0
 800f452:	e7e1      	b.n	800f418 <floor+0x48>
 800f454:	2e33      	cmp	r6, #51	@ 0x33
 800f456:	dd0a      	ble.n	800f46e <floor+0x9e>
 800f458:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f45c:	d103      	bne.n	800f466 <floor+0x96>
 800f45e:	4602      	mov	r2, r0
 800f460:	460b      	mov	r3, r1
 800f462:	f7f0 ff1b 	bl	800029c <__adddf3>
 800f466:	ec41 0b10 	vmov	d0, r0, r1
 800f46a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f46e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f472:	f04f 37ff 	mov.w	r7, #4294967295
 800f476:	40df      	lsrs	r7, r3
 800f478:	4207      	tst	r7, r0
 800f47a:	d0f4      	beq.n	800f466 <floor+0x96>
 800f47c:	a30e      	add	r3, pc, #56	@ (adr r3, 800f4b8 <floor+0xe8>)
 800f47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f482:	f7f0 ff0b 	bl	800029c <__adddf3>
 800f486:	2200      	movs	r2, #0
 800f488:	2300      	movs	r3, #0
 800f48a:	f7f1 fb4d 	bl	8000b28 <__aeabi_dcmpgt>
 800f48e:	2800      	cmp	r0, #0
 800f490:	d0c2      	beq.n	800f418 <floor+0x48>
 800f492:	2c00      	cmp	r4, #0
 800f494:	da0a      	bge.n	800f4ac <floor+0xdc>
 800f496:	2e14      	cmp	r6, #20
 800f498:	d101      	bne.n	800f49e <floor+0xce>
 800f49a:	3401      	adds	r4, #1
 800f49c:	e006      	b.n	800f4ac <floor+0xdc>
 800f49e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f4a2:	2301      	movs	r3, #1
 800f4a4:	40b3      	lsls	r3, r6
 800f4a6:	441d      	add	r5, r3
 800f4a8:	4545      	cmp	r5, r8
 800f4aa:	d3f6      	bcc.n	800f49a <floor+0xca>
 800f4ac:	ea25 0507 	bic.w	r5, r5, r7
 800f4b0:	e7b2      	b.n	800f418 <floor+0x48>
 800f4b2:	2500      	movs	r5, #0
 800f4b4:	462c      	mov	r4, r5
 800f4b6:	e7af      	b.n	800f418 <floor+0x48>
 800f4b8:	8800759c 	.word	0x8800759c
 800f4bc:	7e37e43c 	.word	0x7e37e43c
 800f4c0:	bff00000 	.word	0xbff00000
 800f4c4:	000fffff 	.word	0x000fffff

0800f4c8 <floorf>:
 800f4c8:	ee10 3a10 	vmov	r3, s0
 800f4cc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f4d0:	3a7f      	subs	r2, #127	@ 0x7f
 800f4d2:	2a16      	cmp	r2, #22
 800f4d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f4d8:	dc2b      	bgt.n	800f532 <floorf+0x6a>
 800f4da:	2a00      	cmp	r2, #0
 800f4dc:	da12      	bge.n	800f504 <floorf+0x3c>
 800f4de:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f544 <floorf+0x7c>
 800f4e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f4e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f4ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4ee:	dd06      	ble.n	800f4fe <floorf+0x36>
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	da24      	bge.n	800f53e <floorf+0x76>
 800f4f4:	2900      	cmp	r1, #0
 800f4f6:	4b14      	ldr	r3, [pc, #80]	@ (800f548 <floorf+0x80>)
 800f4f8:	bf08      	it	eq
 800f4fa:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f4fe:	ee00 3a10 	vmov	s0, r3
 800f502:	4770      	bx	lr
 800f504:	4911      	ldr	r1, [pc, #68]	@ (800f54c <floorf+0x84>)
 800f506:	4111      	asrs	r1, r2
 800f508:	420b      	tst	r3, r1
 800f50a:	d0fa      	beq.n	800f502 <floorf+0x3a>
 800f50c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f544 <floorf+0x7c>
 800f510:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f514:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f51c:	ddef      	ble.n	800f4fe <floorf+0x36>
 800f51e:	2b00      	cmp	r3, #0
 800f520:	bfbe      	ittt	lt
 800f522:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f526:	fa40 f202 	asrlt.w	r2, r0, r2
 800f52a:	189b      	addlt	r3, r3, r2
 800f52c:	ea23 0301 	bic.w	r3, r3, r1
 800f530:	e7e5      	b.n	800f4fe <floorf+0x36>
 800f532:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f536:	d3e4      	bcc.n	800f502 <floorf+0x3a>
 800f538:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f53c:	4770      	bx	lr
 800f53e:	2300      	movs	r3, #0
 800f540:	e7dd      	b.n	800f4fe <floorf+0x36>
 800f542:	bf00      	nop
 800f544:	7149f2ca 	.word	0x7149f2ca
 800f548:	bf800000 	.word	0xbf800000
 800f54c:	007fffff 	.word	0x007fffff

0800f550 <_init>:
 800f550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f552:	bf00      	nop
 800f554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f556:	bc08      	pop	{r3}
 800f558:	469e      	mov	lr, r3
 800f55a:	4770      	bx	lr

0800f55c <_fini>:
 800f55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f55e:	bf00      	nop
 800f560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f562:	bc08      	pop	{r3}
 800f564:	469e      	mov	lr, r3
 800f566:	4770      	bx	lr
