Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 29 09:34:59 2023
| Host         : buntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file pro_wrapper_control_sets_placed.rpt
| Design       : pro_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   369 |
|    Minimum number of control sets                        |   369 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1262 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   369 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    54 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |    10 |
| >= 16              |   138 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             712 |          251 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             731 |          282 |
| Yes          | No                    | No                     |            4891 |         1122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4076 |         1131 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                          Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                                    |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                                    |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                     |                                                                                                                                                                                                                                                                    |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                      | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                                       |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                                                                                                       |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                    |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                               |                                                                                                                                                                                                                                                                    |                1 |              1 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                                    |                1 |              2 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                    |                1 |              2 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                                                    |                1 |              2 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                                                                                                       |                2 |              2 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                2 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                                       | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                                     | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                        |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                         |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                           |                                                                                                                                                                                                                                                                    |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                  |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                     |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                      | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/gen_ce_non_real_time.ce_predicted_reg                                                                        |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                      | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg_n_0_[0]                                                                                                                     |                4 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5[0]                                                                                                                                                                                     | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_1[0]                                                                                                                                                                                                              |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | pro_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                 |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[3]_i_1_n_0                                                                                                                                                                                               | pro_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                      | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                               | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                            |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                3 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              4 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[4][0]                                                                                |                1 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                                     | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                             |                1 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                   |                3 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                                    |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                                                    |                3 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                       | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                        |                1 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                            | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_6                                                                                                                                                                                                                 |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                                        |                1 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                            | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                                     |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                     | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                          |                1 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                          |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_3                                                                                                                                                                                                                 |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_2                                                                                                                                                                                                                 |                3 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                   |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                    |                2 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                    |                4 |              5 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | pro_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | pro_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                      |                1 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                                                                                                                                                        | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                2 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                       |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                                                                                                                                                        | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg_n_0_[0]                                                                                                                     |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                                                                                                                                                                                        | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg_n_0_[0]                                                                                                                     |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                                                                                                                                                        | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                                             | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                                     | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |              6 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                4 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                                    |                2 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                    |                4 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                       |                2 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                 |                2 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                 | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                       |                2 |              7 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                    |                2 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                              |                3 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                         |                2 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                    |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                     |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                3 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                6 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                    |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                    |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                    |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                    |                5 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                4 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/gen_ce_non_real_time.ce_predicted_reg                                                                                                     |                2 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                3 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_clear_max_exp/E[0]                                                                                                                                                                | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          |                2 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                   |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                   |                2 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                                    |                1 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                3 |              8 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                2 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                     |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_1[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                              |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg[0]                                                                             | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                              |                2 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_2[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                                              |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_3[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                                              |                5 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_4[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                                              |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_5[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                                              |                7 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                            | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                     |                6 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                     |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                           | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                     |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6[0]                                                                                                                                                                                     | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                2 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_55_out                                                                                                            | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                              |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                              |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]         |                5 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                     |                4 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                     |                8 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                  | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                     |                2 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                     |                3 |              9 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                          |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                   |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                       |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                       |                5 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                       |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                       |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0]                        |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                       |               10 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                       |                4 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                       |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                       |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                   | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                       |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                       |                4 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                       |                4 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_9[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                |                7 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | pro_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                4 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_67_out                                                                                                            | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_0                                                                |                6 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_63_out                                                                                                            | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                                                |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_59_out                                                                                                            | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_0                                                                |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                       |                6 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                    |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_6[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                |                8 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_7[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                |                5 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_8[0]                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                                                |                5 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0]                        |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                       |                9 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0]                        |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_1[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                        |                4 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[4]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                        |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[5]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                        |                2 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[7]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0]                        |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[6]_0[0]                                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                          |                3 |             10 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                    |                2 |             11 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |             11 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |             11 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                                               | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                             | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | pro_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                    |                5 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                6 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                             | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg_0[0]                                       | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                               |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                4 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                    |                2 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                    |                2 |             12 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                      |                4 |             13 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                5 |             13 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |                7 |             13 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                4 |             13 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                                    |                4 |             13 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                    |                3 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                           |                                                                                                                                                                                                                                                                    |                4 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |                5 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                    |                4 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4[0]                                                                                                                                                                                     | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |                3 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                    |                3 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                4 |             14 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                     |                4 |             15 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                          |                2 |             15 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                          |                3 |             15 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                    |                2 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                4 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                6 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                                    |                3 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                              |                                                                                                                                                                                                                                                                    |                5 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                7 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |                4 |             16 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                    |               11 |             17 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]         |                6 |             17 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]         |                6 |             17 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                7 |             17 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/gen_block_exp_delay_streaming.block_exp_ram/dist_ram.lutram.mem/WE                                                                                                                                      |                                                                                                                                                                                                                                                                    |                5 |             20 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 |                                                                                                                                                                                                                                                                    |                7 |             21 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                              |                                                                                                                                                                                                                                                                    |                7 |             21 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                     |                4 |             22 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                6 |             23 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_real_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                                                               |                3 |             23 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/convert_imag_to_fp/fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                                                               |                4 |             23 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |                4 |             23 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                      | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                7 |             23 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                     | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                4 |             23 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             24 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |               10 |             24 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | pro_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |               11 |             24 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                              |                6 |             25 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                    |                4 |             25 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                         |                9 |             26 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                |                                                                                                                                                                                                                                                                    |                4 |             26 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                          |               11 |             26 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/p_1_in[25]                                                                                                                                                         |                8 |             26 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                      | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                4 |             28 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                    |                7 |             28 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |               12 |             28 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                    |                7 |             28 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                    |                5 |             29 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                  |                4 |             30 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                          |                8 |             31 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_0[0]                                                                                                                                                                                                              |                8 |             31 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |               11 |             31 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                6 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                                    |                8 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                      |                                                                                                                                                                                                                                                                    |               10 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                   |               13 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                    |                5 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                       | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                   |                8 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                             | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |               10 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                    |                6 |             32 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                      |                                                                                                                                                                                                                                                                    |               13 |             33 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |               14 |             33 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                  | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                7 |             35 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                 |                6 |             36 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |               14 |             36 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                      |                7 |             38 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                            |               12 |             39 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                    |                9 |             41 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                    |                8 |             41 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                   |                                                                                                                                                                                                                                                                    |                8 |             41 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                    |               11 |             41 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                    |                6 |             41 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               17 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                    |                8 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                    |                7 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                    |                9 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                                                    |                6 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                    |                9 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                    |                9 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                   |                                                                                                                                                                                                                                                                    |                9 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |               11 |             42 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                    |               10 |             43 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                    |                9 |             43 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                   |                8 |             44 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                |                8 |             45 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                    |               11 |             45 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                    |               10 |             45 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                            |               13 |             46 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                    |               11 |             49 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                    |                8 |             49 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                    |                8 |             49 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                    |                8 |             49 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                    |               13 |             54 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                    |               14 |             54 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |               24 |             55 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                             | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                      |                9 |             56 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                | pro_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                      |               11 |             56 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               11 |             57 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                          | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |                9 |             57 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                                    |               18 |             59 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                              |                                                                                                                                                                                                                                                                    |                8 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                    |               15 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               12 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                          |               19 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                    |               23 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                                    |               22 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_int_reg_5[0]                                                                                                                                                                                                              |               15 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/block_enable_reg[0]                                                                                                                                                    | pro_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |               14 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/rd_valid_2_reg[0]                                                                                                                                                      | pro_i/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                  |                9 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                    |               15 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                    |               17 |             64 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                           |                                                                                                                                                                                                                                                                    |                9 |             65 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                                        |                                                                                                                                                                                                                                                                    |                9 |             65 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                |               14 |             66 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                    |               21 |             67 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |               16 |             67 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                    |               11 |             67 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |             69 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               31 |             69 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                                    |               15 |             71 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               19 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                    |               14 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                    |               12 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                     |               24 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                    |               13 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                    |               15 |             73 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |             74 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                             |               12 |             76 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |             77 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             78 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               18 |             78 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | pro_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                      |               26 |             78 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               16 |             78 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               16 |             82 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |             83 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                    |               12 |             96 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                    |               12 |             96 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                    |               12 |             96 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                    |               12 |             96 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                    |               13 |            104 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                    |               13 |            104 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                    |               13 |            104 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                    |               13 |            104 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/delay_addr_in_en_d                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |               32 |            128 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         | pro_i/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                       |               68 |            317 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                    |              253 |            714 |
|  pro_i/processing_system7_0/inst/FCLK_CLK0 | pro_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                    |              618 |           3461 |
+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


