;redcode
;assert 1
	SPL 0, <402
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 20
	MOV @9, 103
	JMP <9, <103
	ADD -39, 26
	ADD #270, <1
	SUB <0, @2
	CMP -207, <-120
	SUB -207, <-120
	SUB @0, @2
	MOV -1, <-20
	ADD 10, 20
	CMP @-127, 100
	CMP @-127, 100
	SUB @0, @1
	CMP 20, @12
	SUB @0, @1
	ADD -39, 26
	SUB @0, @1
	ADD 12, @10
	SUB #72, @202
	ADD @121, 103
	ADD @121, 103
	SUB @127, 106
	DJN 210, 60
	SLT 210, 60
	CMP @121, 103
	ADD @0, @1
	ADD @0, @1
	JMN <69, #103
	MOV -1, <-20
	SUB #72, @202
	ADD -1, <-20
	SUB #72, @202
	ADD 12, @10
	ADD 12, @10
	ADD 12, @10
	ADD -39, 26
	ADD -39, 26
	DJN -1, @-20
	ADD -39, 26
	ADD -39, 26
	SPL 0, <402
	SPL 0, <402
	DJN -1, @-20
	MOV -1, <-20
	ADD @0, @1
	ADD 250, 30
	SLT -1, <-21
	SLT -1, <-21
	SUB <0, <2
	ADD 250, 30
	ADD 250, 30
	SPL 0, <602
	SUB #10, 0
	MOV 5, 602
	ADD 250, 30
	SUB 600, @90
	MOV -7, <-20
	SUB @121, 103
	SLT 30, 9
	ADD 30, 9
	ADD 250, 30
	ADD 3, 20
	SUB @0, 0
	SUB 200, 2
	SUB @121, 103
	SUB @121, 103
	SUB <0, <2
	ADD 250, 30
	DJN -1, @-20
	SUB <0, <2
	ADD 250, 30
	JMN 0, <602
	SUB @0, 0
	ADD @-198, 100
	DJN 5, @20
	CMP <0, <2
	SUB @0, 0
	SUB @0, 0
	SUB <0, <2
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	SUB 600, @90
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	ADD 250, 30
	CMP -208, <-124
	MOV -1, <-20
	SPL 0, <602
	MOV -7, <-20
	MOV -7, <-20
