
test_tft.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e7c  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  08003040  08003040  00004040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032a0  080032a0  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080032a0  080032a0  000042a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080032a8  080032a8  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032a8  080032a8  000042a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080032ac  080032ac  000042ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080032b0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  20000010  080032c0  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  080032c0  000052e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c10f  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e6  00000000  00000000  0001114f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  00013438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000837  00000000  00000000  00013ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000094f8  00000000  00000000  00014727  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f6eb  00000000  00000000  0001dc1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca34f  00000000  00000000  0002d30a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7659  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a34  00000000  00000000  000f769c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000fa0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003028 	.word	0x08003028

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08003028 	.word	0x08003028

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <gpio_set>:

	port->PUPDR &= ~((0b11) << (ptr->PINx * 2));
	port->PUPDR |= ((ptr->PUPDRx) << (ptr->PINx * 2));

}
void gpio_set(GPIO_TypeDef *port, uint8_t pin) {
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	460b      	mov	r3, r1
 800053a:	70fb      	strb	r3, [r7, #3]
	port->BSRR = (1 << pin);
 800053c:	78fb      	ldrb	r3, [r7, #3]
 800053e:	2201      	movs	r2, #1
 8000540:	fa02 f303 	lsl.w	r3, r2, r3
 8000544:	461a      	mov	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	619a      	str	r2, [r3, #24]
}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <gpio_reset>:

void gpio_reset(GPIO_TypeDef *port, uint8_t pin) {
 8000556:	b480      	push	{r7}
 8000558:	b083      	sub	sp, #12
 800055a:	af00      	add	r7, sp, #0
 800055c:	6078      	str	r0, [r7, #4]
 800055e:	460b      	mov	r3, r1
 8000560:	70fb      	strb	r3, [r7, #3]
	port->BSRR = (1 << (pin + 16));
 8000562:	78fb      	ldrb	r3, [r7, #3]
 8000564:	3310      	adds	r3, #16
 8000566:	2201      	movs	r2, #1
 8000568:	fa02 f303 	lsl.w	r3, r2, r3
 800056c:	461a      	mov	r2, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	619a      	str	r2, [r3, #24]
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr

0800057e <SPIx_Transmit>:
	//then set the clock phase so in the second edge the transmission of data beginst the first edge is just a hand shake with the slave device
	spi->CR1|=(3<<8)|(1<<6);//we set both SSM AND SSI to one, basicallly we tell the spi hey i wanna handle the chip select dont worry, then enable the prepherial
	spi->CR1&=~(1<<11);//clear DFF bit to set it to 8 bit format
	spi->CR1|=(1<<2);//set master config
}
void SPIx_Transmit(SPI_TypeDef *spi, void *data, uint16_t size) {
 800057e:	b480      	push	{r7}
 8000580:	b087      	sub	sp, #28
 8000582:	af00      	add	r7, sp, #0
 8000584:	60f8      	str	r0, [r7, #12]
 8000586:	60b9      	str	r1, [r7, #8]
 8000588:	4613      	mov	r3, r2
 800058a:	80fb      	strh	r3, [r7, #6]
    uint8_t *p = data;
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	613b      	str	r3, [r7, #16]

    for (uint16_t i = 0; i < size; i++) {
 8000590:	2300      	movs	r3, #0
 8000592:	82fb      	strh	r3, [r7, #22]
 8000594:	e019      	b.n	80005ca <SPIx_Transmit+0x4c>
        while (!(spi->SR & SPI_SR_TXE));
 8000596:	bf00      	nop
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	f003 0302 	and.w	r3, r3, #2
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d0f9      	beq.n	8000598 <SPIx_Transmit+0x1a>
        spi->DR = p[i];
 80005a4:	8afb      	ldrh	r3, [r7, #22]
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	4413      	add	r3, r2
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	461a      	mov	r2, r3
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	60da      	str	r2, [r3, #12]

        while (!(spi->SR & SPI_SR_RXNE));
 80005b2:	bf00      	nop
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d0f9      	beq.n	80005b4 <SPIx_Transmit+0x36>
        (void)spi->DR;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	68db      	ldr	r3, [r3, #12]
    for (uint16_t i = 0; i < size; i++) {
 80005c4:	8afb      	ldrh	r3, [r7, #22]
 80005c6:	3301      	adds	r3, #1
 80005c8:	82fb      	strh	r3, [r7, #22]
 80005ca:	8afa      	ldrh	r2, [r7, #22]
 80005cc:	88fb      	ldrh	r3, [r7, #6]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d3e1      	bcc.n	8000596 <SPIx_Transmit+0x18>
    }

    while (spi->SR & SPI_SR_BSY); // THIS is the missing piece
 80005d2:	bf00      	nop
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1f9      	bne.n	80005d4 <SPIx_Transmit+0x56>
}
 80005e0:	bf00      	nop
 80005e2:	bf00      	nop
 80005e4:	371c      	adds	r7, #28
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <SPIx_pin_LOW>:

void SPIx_pin_LOW(GPIO_TypeDef *port,uint16_t pin){
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
 80005f6:	460b      	mov	r3, r1
 80005f8:	807b      	strh	r3, [r7, #2]
	gpio_reset(port, pin);//low
 80005fa:	887b      	ldrh	r3, [r7, #2]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	4619      	mov	r1, r3
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f7ff ffa8 	bl	8000556 <gpio_reset>
}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <SPIx_pin_HIGH>:
void SPIx_pin_HIGH(GPIO_TypeDef *port,uint16_t pin){
 800060e:	b580      	push	{r7, lr}
 8000610:	b082      	sub	sp, #8
 8000612:	af00      	add	r7, sp, #0
 8000614:	6078      	str	r0, [r7, #4]
 8000616:	460b      	mov	r3, r1
 8000618:	807b      	strh	r3, [r7, #2]
	gpio_set(port, pin);//high
 800061a:	887b      	ldrh	r3, [r7, #2]
 800061c:	b2db      	uxtb	r3, r3
 800061e:	4619      	mov	r1, r3
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f7ff ff85 	bl	8000530 <gpio_set>
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <USART2_IRQHandler>:
	while(*ptr){
		Usart2_SendByte(*ptr++);
	}

}
void USART2_IRQHandler(void){
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
	if(USART2->SR&(1<<5)){
 8000636:	4b15      	ldr	r3, [pc, #84]	@ (800068c <USART2_IRQHandler+0x5c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0320 	and.w	r3, r3, #32
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <USART2_IRQHandler+0x22>
		//if this condition is true means RXNE flag is set
		//and when this flag i set means a data arrived and we have to read that data from the data register and send it to the ring buffer
		uint8_t data=USART2->DR;
 8000642:	4b12      	ldr	r3, [pc, #72]	@ (800068c <USART2_IRQHandler+0x5c>)
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	71fb      	strb	r3, [r7, #7]
		RingBuffer_Write(&usart2_ring_RX, data);
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	4619      	mov	r1, r3
 800064c:	4810      	ldr	r0, [pc, #64]	@ (8000690 <USART2_IRQHandler+0x60>)
 800064e:	f000 f823 	bl	8000698 <RingBuffer_Write>
	}
	if(USART2->SR&(1<<7)){
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <USART2_IRQHandler+0x5c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	2b00      	cmp	r3, #0
 800065c:	d011      	beq.n	8000682 <USART2_IRQHandler+0x52>
		//when the TXIE flag is set means there is data in the register
		uint8_t data1;
		if(RingBuffer_Read(&usart2_ring_TX, &data1)){
 800065e:	1dbb      	adds	r3, r7, #6
 8000660:	4619      	mov	r1, r3
 8000662:	480c      	ldr	r0, [pc, #48]	@ (8000694 <USART2_IRQHandler+0x64>)
 8000664:	f000 f839 	bl	80006da <RingBuffer_Read>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d003      	beq.n	8000676 <USART2_IRQHandler+0x46>
			USART2->DR=data1;
 800066e:	79ba      	ldrb	r2, [r7, #6]
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <USART2_IRQHandler+0x5c>)
 8000672:	605a      	str	r2, [r3, #4]
		}
		else USART2->CR1&=~(1<<7);//if the buffer is empty disable the TXE bit
	}
}
 8000674:	e005      	b.n	8000682 <USART2_IRQHandler+0x52>
		else USART2->CR1&=~(1<<7);//if the buffer is empty disable the TXE bit
 8000676:	4b05      	ldr	r3, [pc, #20]	@ (800068c <USART2_IRQHandler+0x5c>)
 8000678:	68db      	ldr	r3, [r3, #12]
 800067a:	4a04      	ldr	r2, [pc, #16]	@ (800068c <USART2_IRQHandler+0x5c>)
 800067c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000680:	60d3      	str	r3, [r2, #12]
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40004400 	.word	0x40004400
 8000690:	2000002c 	.word	0x2000002c
 8000694:	20000134 	.word	0x20000134

08000698 <RingBuffer_Write>:
#include "RingBuffer.h"

bool RingBuffer_Write(RingBuffer_t *rb, uint8_t data){
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	70fb      	strb	r3, [r7, #3]
	if(RingBuffer_IsFull(rb)) return false;
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f000 f84f 	bl	8000748 <RingBuffer_IsFull>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <RingBuffer_Write+0x1c>
 80006b0:	2300      	movs	r3, #0
 80006b2:	e00e      	b.n	80006d2 <RingBuffer_Write+0x3a>
	rb->buffer[rb->head]=data;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	78f9      	ldrb	r1, [r7, #3]
 80006be:	54d1      	strb	r1, [r2, r3]
	rb->head = (rb->head + 1) & (RING_BUF_SIZE - 1);// wee need the bitwise and to wrap around
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80006c6:	3301      	adds	r3, #1
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	return true;//means data was written to the buffer
 80006d0:	2301      	movs	r3, #1

}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <RingBuffer_Read>:
bool RingBuffer_Read(RingBuffer_t *rb, uint8_t *data){
 80006da:	b580      	push	{r7, lr}
 80006dc:	b082      	sub	sp, #8
 80006de:	af00      	add	r7, sp, #0
 80006e0:	6078      	str	r0, [r7, #4]
 80006e2:	6039      	str	r1, [r7, #0]
	if(RingBuffer_IsEmpty(rb)) return false;
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f000 f81a 	bl	800071e <RingBuffer_IsEmpty>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <RingBuffer_Read+0x1a>
 80006f0:	2300      	movs	r3, #0
 80006f2:	e010      	b.n	8000716 <RingBuffer_Read+0x3c>
	*data=rb->buffer[rb->tail];//we give the tail data to the pointer to read
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80006fa:	687a      	ldr	r2, [r7, #4]
 80006fc:	5cd3      	ldrb	r3, [r2, r3]
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	701a      	strb	r2, [r3, #0]
	rb->tail = (rb->tail + 1) & (RING_BUF_SIZE - 1);//move the tail one front
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800070a:	3301      	adds	r3, #1
 800070c:	b2da      	uxtb	r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	return true;
 8000714:	2301      	movs	r3, #1
}
 8000716:	4618      	mov	r0, r3
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <RingBuffer_IsEmpty>:




bool RingBuffer_IsEmpty(RingBuffer_t *rb){
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
	if(rb->head==rb->tail) return true;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8000732:	429a      	cmp	r2, r3
 8000734:	d101      	bne.n	800073a <RingBuffer_IsEmpty+0x1c>
 8000736:	2301      	movs	r3, #1
 8000738:	e000      	b.n	800073c <RingBuffer_IsEmpty+0x1e>
	else 				   return false;
 800073a:	2300      	movs	r3, #0

}
 800073c:	4618      	mov	r0, r3
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <RingBuffer_IsFull>:
bool RingBuffer_IsFull(RingBuffer_t *rb){
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	if(((rb->head+1)&(RING_BUF_SIZE-1))==rb->tail) return true;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000756:	3301      	adds	r3, #1
 8000758:	b2da      	uxtb	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8000760:	429a      	cmp	r2, r3
 8000762:	d101      	bne.n	8000768 <RingBuffer_IsFull+0x20>
 8000764:	2301      	movs	r3, #1
 8000766:	e000      	b.n	800076a <RingBuffer_IsFull+0x22>
	else   					 return false;
 8000768:	2300      	movs	r3, #0
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
	...

08000778 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b089      	sub	sp, #36	@ 0x24
 800077c:	af02      	add	r7, sp, #8
 800077e:	4604      	mov	r4, r0
 8000780:	4608      	mov	r0, r1
 8000782:	4611      	mov	r1, r2
 8000784:	461a      	mov	r2, r3
 8000786:	4623      	mov	r3, r4
 8000788:	71fb      	strb	r3, [r7, #7]
 800078a:	4603      	mov	r3, r0
 800078c:	71bb      	strb	r3, [r7, #6]
 800078e:	460b      	mov	r3, r1
 8000790:	717b      	strb	r3, [r7, #5]
 8000792:	4613      	mov	r3, r2
 8000794:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 800079a:	7dfb      	ldrb	r3, [r7, #23]
 800079c:	2b1f      	cmp	r3, #31
 800079e:	d802      	bhi.n	80007a6 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	71fb      	strb	r3, [r7, #7]
 80007a4:	e002      	b.n	80007ac <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80007a6:	7dfb      	ldrb	r3, [r7, #23]
 80007a8:	3b20      	subs	r3, #32
 80007aa:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80007ac:	2300      	movs	r3, #0
 80007ae:	753b      	strb	r3, [r7, #20]
 80007b0:	e012      	b.n	80007d8 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80007b2:	7dfa      	ldrb	r2, [r7, #23]
 80007b4:	7d38      	ldrb	r0, [r7, #20]
 80007b6:	7d39      	ldrb	r1, [r7, #20]
 80007b8:	4c3b      	ldr	r4, [pc, #236]	@ (80008a8 <ILI9341_Draw_Char+0x130>)
 80007ba:	4613      	mov	r3, r2
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	4413      	add	r3, r2
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	4423      	add	r3, r4
 80007c4:	4403      	add	r3, r0
 80007c6:	781a      	ldrb	r2, [r3, #0]
 80007c8:	f101 0318 	add.w	r3, r1, #24
 80007cc:	443b      	add	r3, r7
 80007ce:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80007d2:	7d3b      	ldrb	r3, [r7, #20]
 80007d4:	3301      	adds	r3, #1
 80007d6:	753b      	strb	r3, [r7, #20]
 80007d8:	7d3b      	ldrb	r3, [r7, #20]
 80007da:	2b05      	cmp	r3, #5
 80007dc:	d9e9      	bls.n	80007b2 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80007de:	79bb      	ldrb	r3, [r7, #6]
 80007e0:	b298      	uxth	r0, r3
 80007e2:	797b      	ldrb	r3, [r7, #5]
 80007e4:	b299      	uxth	r1, r3
 80007e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80007e8:	461a      	mov	r2, r3
 80007ea:	0052      	lsls	r2, r2, #1
 80007ec:	4413      	add	r3, r2
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	b29a      	uxth	r2, r3
 80007f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	b29c      	uxth	r4, r3
 80007f8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	4623      	mov	r3, r4
 80007fe:	f000 fc47 	bl	8001090 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000802:	2300      	movs	r3, #0
 8000804:	757b      	strb	r3, [r7, #21]
 8000806:	e047      	b.n	8000898 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000808:	2300      	movs	r3, #0
 800080a:	75bb      	strb	r3, [r7, #22]
 800080c:	e03e      	b.n	800088c <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800080e:	7d7b      	ldrb	r3, [r7, #21]
 8000810:	3318      	adds	r3, #24
 8000812:	443b      	add	r3, r7
 8000814:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000818:	461a      	mov	r2, r3
 800081a:	7dbb      	ldrb	r3, [r7, #22]
 800081c:	fa42 f303 	asr.w	r3, r2, r3
 8000820:	f003 0301 	and.w	r3, r3, #1
 8000824:	2b00      	cmp	r3, #0
 8000826:	d02e      	beq.n	8000886 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000828:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800082a:	2b01      	cmp	r3, #1
 800082c:	d110      	bne.n	8000850 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800082e:	79bb      	ldrb	r3, [r7, #6]
 8000830:	b29a      	uxth	r2, r3
 8000832:	7d7b      	ldrb	r3, [r7, #21]
 8000834:	b29b      	uxth	r3, r3
 8000836:	4413      	add	r3, r2
 8000838:	b298      	uxth	r0, r3
 800083a:	797b      	ldrb	r3, [r7, #5]
 800083c:	b29a      	uxth	r2, r3
 800083e:	7dbb      	ldrb	r3, [r7, #22]
 8000840:	b29b      	uxth	r3, r3
 8000842:	4413      	add	r3, r2
 8000844:	b29b      	uxth	r3, r3
 8000846:	887a      	ldrh	r2, [r7, #2]
 8000848:	4619      	mov	r1, r3
 800084a:	f000 fb63 	bl	8000f14 <ILI9341_Draw_Pixel>
 800084e:	e01a      	b.n	8000886 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000850:	79bb      	ldrb	r3, [r7, #6]
 8000852:	b29a      	uxth	r2, r3
 8000854:	7d7b      	ldrb	r3, [r7, #21]
 8000856:	b29b      	uxth	r3, r3
 8000858:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800085a:	fb11 f303 	smulbb	r3, r1, r3
 800085e:	b29b      	uxth	r3, r3
 8000860:	4413      	add	r3, r2
 8000862:	b298      	uxth	r0, r3
 8000864:	797b      	ldrb	r3, [r7, #5]
 8000866:	b29a      	uxth	r2, r3
 8000868:	7dbb      	ldrb	r3, [r7, #22]
 800086a:	b29b      	uxth	r3, r3
 800086c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800086e:	fb11 f303 	smulbb	r3, r1, r3
 8000872:	b29b      	uxth	r3, r3
 8000874:	4413      	add	r3, r2
 8000876:	b299      	uxth	r1, r3
 8000878:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800087a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800087c:	887b      	ldrh	r3, [r7, #2]
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	4623      	mov	r3, r4
 8000882:	f000 fc05 	bl	8001090 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000886:	7dbb      	ldrb	r3, [r7, #22]
 8000888:	3301      	adds	r3, #1
 800088a:	75bb      	strb	r3, [r7, #22]
 800088c:	7dbb      	ldrb	r3, [r7, #22]
 800088e:	2b07      	cmp	r3, #7
 8000890:	d9bd      	bls.n	800080e <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000892:	7d7b      	ldrb	r3, [r7, #21]
 8000894:	3301      	adds	r3, #1
 8000896:	757b      	strb	r3, [r7, #21]
 8000898:	7d7b      	ldrb	r3, [r7, #21]
 800089a:	2b05      	cmp	r3, #5
 800089c:	d9b4      	bls.n	8000808 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800089e:	bf00      	nop
 80008a0:	bf00      	nop
 80008a2:	371c      	adds	r7, #28
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd90      	pop	{r4, r7, pc}
 80008a8:	08003048 	.word	0x08003048

080008ac <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af02      	add	r7, sp, #8
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	4608      	mov	r0, r1
 80008b6:	4611      	mov	r1, r2
 80008b8:	461a      	mov	r2, r3
 80008ba:	4603      	mov	r3, r0
 80008bc:	70fb      	strb	r3, [r7, #3]
 80008be:	460b      	mov	r3, r1
 80008c0:	70bb      	strb	r3, [r7, #2]
 80008c2:	4613      	mov	r3, r2
 80008c4:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80008c6:	e017      	b.n	80008f8 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	1c5a      	adds	r2, r3, #1
 80008cc:	607a      	str	r2, [r7, #4]
 80008ce:	7818      	ldrb	r0, [r3, #0]
 80008d0:	883c      	ldrh	r4, [r7, #0]
 80008d2:	78ba      	ldrb	r2, [r7, #2]
 80008d4:	78f9      	ldrb	r1, [r7, #3]
 80008d6:	8bbb      	ldrh	r3, [r7, #28]
 80008d8:	9301      	str	r3, [sp, #4]
 80008da:	8b3b      	ldrh	r3, [r7, #24]
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	4623      	mov	r3, r4
 80008e0:	f7ff ff4a 	bl	8000778 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 80008e4:	8b3b      	ldrh	r3, [r7, #24]
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	461a      	mov	r2, r3
 80008ea:	0052      	lsls	r2, r2, #1
 80008ec:	4413      	add	r3, r2
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	78fb      	ldrb	r3, [r7, #3]
 80008f4:	4413      	add	r3, r2
 80008f6:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d1e3      	bne.n	80008c8 <ILI9341_Draw_Text+0x1c>
    }
}
 8000900:	bf00      	nop
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bd90      	pop	{r4, r7, pc}
	...

0800090c <ILI9341_SPI_Init>:
/* Global Variables ------------------------------------------------------------------ */
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
//GPIO INIT
//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN); //new
 8000910:	2102      	movs	r1, #2
 8000912:	4802      	ldr	r0, [pc, #8]	@ (800091c <ILI9341_SPI_Init+0x10>)
 8000914:	f7ff fe6b 	bl	80005ee <SPIx_pin_LOW>
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40020400 	.word	0x40020400

08000920 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
//HAL_SPI_Transmit(&hspi1, &SPI_Data, 1, 1);
	SPIx_Transmit(SPI1,&SPI_Data,1);
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	2201      	movs	r2, #1
 800092e:	4619      	mov	r1, r3
 8000930:	4803      	ldr	r0, [pc, #12]	@ (8000940 <ILI9341_SPI_Send+0x20>)
 8000932:	f7ff fe24 	bl	800057e <SPIx_Transmit>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40013000 	.word	0x40013000

08000944 <ILI9341_Write_Command>:
/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
//ILI9341_SPI_Send(Command);
//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 800094e:	2102      	movs	r1, #2
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <ILI9341_Write_Command+0x34>)
 8000952:	f7ff fe4c 	bl	80005ee <SPIx_pin_LOW>
	SPIx_pin_LOW(LCD_DC_PORT, LCD_DC_PIN);
 8000956:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800095a:	4807      	ldr	r0, [pc, #28]	@ (8000978 <ILI9341_Write_Command+0x34>)
 800095c:	f7ff fe47 	bl	80005ee <SPIx_pin_LOW>
	ILI9341_SPI_Send(Command);
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ffdc 	bl	8000920 <ILI9341_SPI_Send>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8000968:	2102      	movs	r1, #2
 800096a:	4803      	ldr	r0, [pc, #12]	@ (8000978 <ILI9341_Write_Command+0x34>)
 800096c:	f7ff fe4f 	bl	800060e <SPIx_pin_HIGH>
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40020400 	.word	0x40020400

0800097c <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
//ILI9341_SPI_Send(Data);
//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_HIGH(LCD_DC_PORT, LCD_DC_PIN);
 8000986:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800098a:	4809      	ldr	r0, [pc, #36]	@ (80009b0 <ILI9341_Write_Data+0x34>)
 800098c:	f7ff fe3f 	bl	800060e <SPIx_pin_HIGH>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000990:	2102      	movs	r1, #2
 8000992:	4807      	ldr	r0, [pc, #28]	@ (80009b0 <ILI9341_Write_Data+0x34>)
 8000994:	f7ff fe2b 	bl	80005ee <SPIx_pin_LOW>
	ILI9341_SPI_Send(Data);
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff ffc0 	bl	8000920 <ILI9341_SPI_Send>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 80009a0:	2102      	movs	r1, #2
 80009a2:	4803      	ldr	r0, [pc, #12]	@ (80009b0 <ILI9341_Write_Data+0x34>)
 80009a4:	f7ff fe33 	bl	800060e <SPIx_pin_HIGH>
}
 80009a8:	bf00      	nop
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40020400 	.word	0x40020400

080009b4 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4604      	mov	r4, r0
 80009bc:	4608      	mov	r0, r1
 80009be:	4611      	mov	r1, r2
 80009c0:	461a      	mov	r2, r3
 80009c2:	4623      	mov	r3, r4
 80009c4:	80fb      	strh	r3, [r7, #6]
 80009c6:	4603      	mov	r3, r0
 80009c8:	80bb      	strh	r3, [r7, #4]
 80009ca:	460b      	mov	r3, r1
 80009cc:	807b      	strh	r3, [r7, #2]
 80009ce:	4613      	mov	r3, r2
 80009d0:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 80009d2:	202a      	movs	r0, #42	@ 0x2a
 80009d4:	f7ff ffb6 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 80009d8:	88fb      	ldrh	r3, [r7, #6]
 80009da:	0a1b      	lsrs	r3, r3, #8
 80009dc:	b29b      	uxth	r3, r3
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff ffcb 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 80009e6:	88fb      	ldrh	r3, [r7, #6]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff ffc6 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 80009f0:	887b      	ldrh	r3, [r7, #2]
 80009f2:	0a1b      	lsrs	r3, r3, #8
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ffbf 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 80009fe:	887b      	ldrh	r3, [r7, #2]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ffba 	bl	800097c <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8000a08:	202b      	movs	r0, #43	@ 0x2b
 8000a0a:	f7ff ff9b 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 8000a0e:	88bb      	ldrh	r3, [r7, #4]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff ffb0 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 8000a1c:	88bb      	ldrh	r3, [r7, #4]
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ffab 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8000a26:	883b      	ldrh	r3, [r7, #0]
 8000a28:	0a1b      	lsrs	r3, r3, #8
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff ffa4 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8000a34:	883b      	ldrh	r3, [r7, #0]
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff9f 	bl	800097c <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 8000a3e:	202c      	movs	r0, #44	@ 0x2c
 8000a40:	f7ff ff80 	bl	8000944 <ILI9341_Write_Command>
}
 8000a44:	bf00      	nop
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd90      	pop	{r4, r7, pc}

08000a4c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
//HAL_Delay(200);
	SPIx_pin_LOW(LCD_RST_PORT, LCD_RST_PIN);
 8000a50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a54:	4809      	ldr	r0, [pc, #36]	@ (8000a7c <ILI9341_Reset+0x30>)
 8000a56:	f7ff fdca 	bl	80005ee <SPIx_pin_LOW>
	//vTaskDelay(pdMS_TO_TICKS(200));
//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
HAL_Delay(200);
 8000a5a:	20c8      	movs	r0, #200	@ 0xc8
 8000a5c:	f000 fe7a 	bl	8001754 <HAL_Delay>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000a60:	2102      	movs	r1, #2
 8000a62:	4806      	ldr	r0, [pc, #24]	@ (8000a7c <ILI9341_Reset+0x30>)
 8000a64:	f7ff fdc3 	bl	80005ee <SPIx_pin_LOW>
//	vTaskDelay(pdMS_TO_TICKS(200));
	HAL_Delay(200);
 8000a68:	20c8      	movs	r0, #200	@ 0xc8
 8000a6a:	f000 fe73 	bl	8001754 <HAL_Delay>
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
	SPIx_pin_HIGH(LCD_RST_PORT, LCD_RST_PIN);
 8000a6e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a72:	4802      	ldr	r0, [pc, #8]	@ (8000a7c <ILI9341_Reset+0x30>)
 8000a74:	f7ff fdcb 	bl	800060e <SPIx_pin_HIGH>
}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40020400 	.word	0x40020400

08000a80 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = Rotation;
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	73fb      	strb	r3, [r7, #15]

	ILI9341_Write_Command(0x36);
 8000a8e:	2036      	movs	r0, #54	@ 0x36
 8000a90:	f7ff ff58 	bl	8000944 <ILI9341_Write_Command>
	HAL_Delay(1);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f000 fe5d 	bl	8001754 <HAL_Delay>
	//vTaskDelay(pdMS_TO_TICKS(1));

	switch (screen_rotation) {
 8000a9a:	7bfb      	ldrb	r3, [r7, #15]
 8000a9c:	2b03      	cmp	r3, #3
 8000a9e:	d837      	bhi.n	8000b10 <ILI9341_Set_Rotation+0x90>
 8000aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8000aa8 <ILI9341_Set_Rotation+0x28>)
 8000aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa6:	bf00      	nop
 8000aa8:	08000ab9 	.word	0x08000ab9
 8000aac:	08000acf 	.word	0x08000acf
 8000ab0:	08000ae5 	.word	0x08000ae5
 8000ab4:	08000afb 	.word	0x08000afb
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 8000ab8:	2048      	movs	r0, #72	@ 0x48
 8000aba:	f7ff ff5f 	bl	800097c <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8000abe:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <ILI9341_Set_Rotation+0x9c>)
 8000ac0:	22f0      	movs	r2, #240	@ 0xf0
 8000ac2:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000ac4:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <ILI9341_Set_Rotation+0xa0>)
 8000ac6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000aca:	801a      	strh	r2, [r3, #0]
		break;
 8000acc:	e021      	b.n	8000b12 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_1:
		ILI9341_Write_Data(0x20 | 0x08);
 8000ace:	2028      	movs	r0, #40	@ 0x28
 8000ad0:	f7ff ff54 	bl	800097c <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <ILI9341_Set_Rotation+0x9c>)
 8000ad6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ada:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000adc:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <ILI9341_Set_Rotation+0xa0>)
 8000ade:	22f0      	movs	r2, #240	@ 0xf0
 8000ae0:	801a      	strh	r2, [r3, #0]
		break;
 8000ae2:	e016      	b.n	8000b12 <ILI9341_Set_Rotation+0x92>
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8000ae4:	2088      	movs	r0, #136	@ 0x88
 8000ae6:	f7ff ff49 	bl	800097c <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <ILI9341_Set_Rotation+0x9c>)
 8000aec:	22f0      	movs	r2, #240	@ 0xf0
 8000aee:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000af0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <ILI9341_Set_Rotation+0xa0>)
 8000af2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000af6:	801a      	strh	r2, [r3, #0]
		break;
 8000af8:	e00b      	b.n	8000b12 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 8000afa:	20e8      	movs	r0, #232	@ 0xe8
 8000afc:	f7ff ff3e 	bl	800097c <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <ILI9341_Set_Rotation+0x9c>)
 8000b02:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000b06:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000b08:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <ILI9341_Set_Rotation+0xa0>)
 8000b0a:	22f0      	movs	r2, #240	@ 0xf0
 8000b0c:	801a      	strh	r2, [r3, #0]
		break;
 8000b0e:	e000      	b.n	8000b12 <ILI9341_Set_Rotation+0x92>
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
 8000b10:	bf00      	nop
	}
}
 8000b12:	bf00      	nop
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000002 	.word	0x20000002
 8000b20:	20000000 	.word	0x20000000

08000b24 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
	SPIx_pin_HIGH(LCD_RST_PORT, LCD_RST_PIN);
 8000b28:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b2c:	4802      	ldr	r0, [pc, #8]	@ (8000b38 <ILI9341_Enable+0x14>)
 8000b2e:	f7ff fd6e 	bl	800060e <SPIx_pin_HIGH>
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40020400 	.word	0x40020400

08000b3c <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8000b40:	f7ff fff0 	bl	8000b24 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8000b44:	f7ff fee2 	bl	800090c <ILI9341_SPI_Init>
	ILI9341_Reset();
 8000b48:	f7ff ff80 	bl	8000a4c <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	f7ff fef9 	bl	8000944 <ILI9341_Write_Command>
	HAL_Delay(1000);
 8000b52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b56:	f000 fdfd 	bl	8001754 <HAL_Delay>
	//vTaskDelay(pdMS_TO_TICKS(1000));

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8000b5a:	20cb      	movs	r0, #203	@ 0xcb
 8000b5c:	f7ff fef2 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 8000b60:	2039      	movs	r0, #57	@ 0x39
 8000b62:	f7ff ff0b 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8000b66:	202c      	movs	r0, #44	@ 0x2c
 8000b68:	f7ff ff08 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff ff05 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 8000b72:	2034      	movs	r0, #52	@ 0x34
 8000b74:	f7ff ff02 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8000b78:	2002      	movs	r0, #2
 8000b7a:	f7ff feff 	bl	800097c <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 8000b7e:	20cf      	movs	r0, #207	@ 0xcf
 8000b80:	f7ff fee0 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8000b84:	2000      	movs	r0, #0
 8000b86:	f7ff fef9 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8000b8a:	20c1      	movs	r0, #193	@ 0xc1
 8000b8c:	f7ff fef6 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 8000b90:	2030      	movs	r0, #48	@ 0x30
 8000b92:	f7ff fef3 	bl	800097c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8000b96:	20e8      	movs	r0, #232	@ 0xe8
 8000b98:	f7ff fed4 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8000b9c:	2085      	movs	r0, #133	@ 0x85
 8000b9e:	f7ff feed 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f7ff feea 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8000ba8:	2078      	movs	r0, #120	@ 0x78
 8000baa:	f7ff fee7 	bl	800097c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8000bae:	20ea      	movs	r0, #234	@ 0xea
 8000bb0:	f7ff fec8 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	f7ff fee1 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f7ff fede 	bl	800097c <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8000bc0:	20ed      	movs	r0, #237	@ 0xed
 8000bc2:	f7ff febf 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 8000bc6:	2064      	movs	r0, #100	@ 0x64
 8000bc8:	f7ff fed8 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8000bcc:	2003      	movs	r0, #3
 8000bce:	f7ff fed5 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8000bd2:	2012      	movs	r0, #18
 8000bd4:	f7ff fed2 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 8000bd8:	2081      	movs	r0, #129	@ 0x81
 8000bda:	f7ff fecf 	bl	800097c <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8000bde:	20f7      	movs	r0, #247	@ 0xf7
 8000be0:	f7ff feb0 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8000be4:	2020      	movs	r0, #32
 8000be6:	f7ff fec9 	bl	800097c <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 8000bea:	20c0      	movs	r0, #192	@ 0xc0
 8000bec:	f7ff feaa 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8000bf0:	2023      	movs	r0, #35	@ 0x23
 8000bf2:	f7ff fec3 	bl	800097c <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 8000bf6:	20c1      	movs	r0, #193	@ 0xc1
 8000bf8:	f7ff fea4 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8000bfc:	2010      	movs	r0, #16
 8000bfe:	f7ff febd 	bl	800097c <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8000c02:	20c5      	movs	r0, #197	@ 0xc5
 8000c04:	f7ff fe9e 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 8000c08:	203e      	movs	r0, #62	@ 0x3e
 8000c0a:	f7ff feb7 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8000c0e:	2028      	movs	r0, #40	@ 0x28
 8000c10:	f7ff feb4 	bl	800097c <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8000c14:	20c7      	movs	r0, #199	@ 0xc7
 8000c16:	f7ff fe95 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8000c1a:	2086      	movs	r0, #134	@ 0x86
 8000c1c:	f7ff feae 	bl	800097c <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8000c20:	2036      	movs	r0, #54	@ 0x36
 8000c22:	f7ff fe8f 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8000c26:	2048      	movs	r0, #72	@ 0x48
 8000c28:	f7ff fea8 	bl	800097c <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8000c2c:	203a      	movs	r0, #58	@ 0x3a
 8000c2e:	f7ff fe89 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8000c32:	2055      	movs	r0, #85	@ 0x55
 8000c34:	f7ff fea2 	bl	800097c <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8000c38:	20b1      	movs	r0, #177	@ 0xb1
 8000c3a:	f7ff fe83 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f7ff fe9c 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8000c44:	2018      	movs	r0, #24
 8000c46:	f7ff fe99 	bl	800097c <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8000c4a:	20b6      	movs	r0, #182	@ 0xb6
 8000c4c:	f7ff fe7a 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 8000c50:	2008      	movs	r0, #8
 8000c52:	f7ff fe93 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8000c56:	2082      	movs	r0, #130	@ 0x82
 8000c58:	f7ff fe90 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8000c5c:	2027      	movs	r0, #39	@ 0x27
 8000c5e:	f7ff fe8d 	bl	800097c <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 8000c62:	20f2      	movs	r0, #242	@ 0xf2
 8000c64:	f7ff fe6e 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f7ff fe87 	bl	800097c <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 8000c6e:	2026      	movs	r0, #38	@ 0x26
 8000c70:	f7ff fe68 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f7ff fe81 	bl	800097c <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8000c7a:	20e0      	movs	r0, #224	@ 0xe0
 8000c7c:	f7ff fe62 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 8000c80:	200f      	movs	r0, #15
 8000c82:	f7ff fe7b 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8000c86:	2031      	movs	r0, #49	@ 0x31
 8000c88:	f7ff fe78 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8000c8c:	202b      	movs	r0, #43	@ 0x2b
 8000c8e:	f7ff fe75 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8000c92:	200c      	movs	r0, #12
 8000c94:	f7ff fe72 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8000c98:	200e      	movs	r0, #14
 8000c9a:	f7ff fe6f 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8000c9e:	2008      	movs	r0, #8
 8000ca0:	f7ff fe6c 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8000ca4:	204e      	movs	r0, #78	@ 0x4e
 8000ca6:	f7ff fe69 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8000caa:	20f1      	movs	r0, #241	@ 0xf1
 8000cac:	f7ff fe66 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8000cb0:	2037      	movs	r0, #55	@ 0x37
 8000cb2:	f7ff fe63 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8000cb6:	2007      	movs	r0, #7
 8000cb8:	f7ff fe60 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8000cbc:	2010      	movs	r0, #16
 8000cbe:	f7ff fe5d 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8000cc2:	2003      	movs	r0, #3
 8000cc4:	f7ff fe5a 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8000cc8:	200e      	movs	r0, #14
 8000cca:	f7ff fe57 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8000cce:	2009      	movs	r0, #9
 8000cd0:	f7ff fe54 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	f7ff fe51 	bl	800097c <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 8000cda:	20e1      	movs	r0, #225	@ 0xe1
 8000cdc:	f7ff fe32 	bl	8000944 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff fe4b 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8000ce6:	200e      	movs	r0, #14
 8000ce8:	f7ff fe48 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8000cec:	2014      	movs	r0, #20
 8000cee:	f7ff fe45 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8000cf2:	2003      	movs	r0, #3
 8000cf4:	f7ff fe42 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 8000cf8:	2011      	movs	r0, #17
 8000cfa:	f7ff fe3f 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8000cfe:	2007      	movs	r0, #7
 8000d00:	f7ff fe3c 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8000d04:	2031      	movs	r0, #49	@ 0x31
 8000d06:	f7ff fe39 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8000d0a:	20c1      	movs	r0, #193	@ 0xc1
 8000d0c:	f7ff fe36 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8000d10:	2048      	movs	r0, #72	@ 0x48
 8000d12:	f7ff fe33 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8000d16:	2008      	movs	r0, #8
 8000d18:	f7ff fe30 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8000d1c:	200f      	movs	r0, #15
 8000d1e:	f7ff fe2d 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8000d22:	200c      	movs	r0, #12
 8000d24:	f7ff fe2a 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8000d28:	2031      	movs	r0, #49	@ 0x31
 8000d2a:	f7ff fe27 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8000d2e:	2036      	movs	r0, #54	@ 0x36
 8000d30:	f7ff fe24 	bl	800097c <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8000d34:	200f      	movs	r0, #15
 8000d36:	f7ff fe21 	bl	800097c <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8000d3a:	2011      	movs	r0, #17
 8000d3c:	f7ff fe02 	bl	8000944 <ILI9341_Write_Command>
	HAL_Delay(120);
 8000d40:	2078      	movs	r0, #120	@ 0x78
 8000d42:	f000 fd07 	bl	8001754 <HAL_Delay>
	//vTaskDelay(pdMS_TO_TICKS(120));

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8000d46:	2029      	movs	r0, #41	@ 0x29
 8000d48:	f7ff fdfc 	bl	8000944 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff fe97 	bl	8000a80 <ILI9341_Set_Rotation>
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <ILI9341_Draw_Colour>:

//INTERNAL FUNCTION OF LIBRARY, USAGE NOT RECOMENDED, USE Draw_Pixel INSTEAD
/*Sends single pixel colour information to LCD*/
void ILI9341_Draw_Colour(uint16_t Colour) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]
//SENDS COLOUR
	unsigned char TempBuffer[2] = { Colour >> 8, Colour };
 8000d62:	88fb      	ldrh	r3, [r7, #6]
 8000d64:	0a1b      	lsrs	r3, r3, #8
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	733b      	strb	r3, [r7, #12]
 8000d6c:	88fb      	ldrh	r3, [r7, #6]
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	737b      	strb	r3, [r7, #13]
	//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	SPIx_pin_HIGH(LCD_DC_PORT, LCD_DC_PIN);
 8000d72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d76:	480b      	ldr	r0, [pc, #44]	@ (8000da4 <ILI9341_Draw_Colour+0x4c>)
 8000d78:	f7ff fc49 	bl	800060e <SPIx_pin_HIGH>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	4809      	ldr	r0, [pc, #36]	@ (8000da4 <ILI9341_Draw_Colour+0x4c>)
 8000d80:	f7ff fc35 	bl	80005ee <SPIx_pin_LOW>
	//HAL_SPI_Transmit(&hspi1, TempBuffer, 2, 1);
	SPIx_Transmit(SPI1,TempBuffer,2);
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	2202      	movs	r2, #2
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4806      	ldr	r0, [pc, #24]	@ (8000da8 <ILI9341_Draw_Colour+0x50>)
 8000d8e:	f7ff fbf6 	bl	800057e <SPIx_Transmit>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8000d92:	2102      	movs	r1, #2
 8000d94:	4803      	ldr	r0, [pc, #12]	@ (8000da4 <ILI9341_Draw_Colour+0x4c>)
 8000d96:	f7ff fc3a 	bl	800060e <SPIx_pin_HIGH>
}
 8000d9a:	bf00      	nop
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40020400 	.word	0x40020400
 8000da8:	40013000 	.word	0x40013000

08000dac <ILI9341_Draw_Colour_Burst>:

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 8000dac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000db0:	b08b      	sub	sp, #44	@ 0x2c
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	4603      	mov	r3, r0
 8000db6:	6039      	str	r1, [r7, #0]
 8000db8:	80fb      	strh	r3, [r7, #6]
 8000dba:	466b      	mov	r3, sp
 8000dbc:	461e      	mov	r6, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
	if ((Size * 2) < BURST_MAX_SIZE) {
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000dca:	d202      	bcs.n	8000dd2 <ILI9341_Draw_Colour_Burst+0x26>
		Buffer_Size = Size;
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dd0:	e002      	b.n	8000dd8 <ILI9341_Draw_Colour_Burst+0x2c>
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 8000dd2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	SPIx_pin_HIGH(LCD_DC_PORT, LCD_DC_PIN);
 8000dd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ddc:	4838      	ldr	r0, [pc, #224]	@ (8000ec0 <ILI9341_Draw_Colour_Burst+0x114>)
 8000dde:	f7ff fc16 	bl	800060e <SPIx_pin_HIGH>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000de2:	2102      	movs	r1, #2
 8000de4:	4836      	ldr	r0, [pc, #216]	@ (8000ec0 <ILI9341_Draw_Colour_Burst+0x114>)
 8000de6:	f7ff fc02 	bl	80005ee <SPIx_pin_LOW>

	unsigned char chifted = Colour >> 8;
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	0a1b      	lsrs	r3, r3, #8
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	76fb      	strb	r3, [r7, #27]
	;
	unsigned char burst_buffer[Buffer_Size];
 8000df2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000df4:	460b      	mov	r3, r1
 8000df6:	3b01      	subs	r3, #1
 8000df8:	617b      	str	r3, [r7, #20]
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	4688      	mov	r8, r1
 8000dfe:	4699      	mov	r9, r3
 8000e00:	f04f 0200 	mov.w	r2, #0
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e0c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e10:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e14:	2300      	movs	r3, #0
 8000e16:	460c      	mov	r4, r1
 8000e18:	461d      	mov	r5, r3
 8000e1a:	f04f 0200 	mov.w	r2, #0
 8000e1e:	f04f 0300 	mov.w	r3, #0
 8000e22:	00eb      	lsls	r3, r5, #3
 8000e24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e28:	00e2      	lsls	r2, r4, #3
 8000e2a:	1dcb      	adds	r3, r1, #7
 8000e2c:	08db      	lsrs	r3, r3, #3
 8000e2e:	00db      	lsls	r3, r3, #3
 8000e30:	ebad 0d03 	sub.w	sp, sp, r3
 8000e34:	466b      	mov	r3, sp
 8000e36:	3300      	adds	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
 8000e3e:	e00d      	b.n	8000e5c <ILI9341_Draw_Colour_Burst+0xb0>
		burst_buffer[j] = chifted;
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	6a3b      	ldr	r3, [r7, #32]
 8000e44:	4413      	add	r3, r2
 8000e46:	7efa      	ldrb	r2, [r7, #27]
 8000e48:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = Colour;
 8000e4a:	6a3b      	ldr	r3, [r7, #32]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	88fa      	ldrh	r2, [r7, #6]
 8000e50:	b2d1      	uxtb	r1, r2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8000e56:	6a3b      	ldr	r3, [r7, #32]
 8000e58:	3302      	adds	r3, #2
 8000e5a:	623b      	str	r3, [r7, #32]
 8000e5c:	6a3a      	ldr	r2, [r7, #32]
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d3ed      	bcc.n	8000e40 <ILI9341_Draw_Colour_Burst+0x94>
	}

	uint32_t Sending_Size = Size * 2;
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8000e6a:	68fa      	ldr	r2, [r7, #12]
 8000e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e72:	60bb      	str	r3, [r7, #8]
	//uint32_t Remainder_from_block = Sending_Size % Buffer_Size;

	if (Sending_in_Block != 0) {
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d010      	beq.n	8000e9c <ILI9341_Draw_Colour_Burst+0xf0>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
 8000e7e:	e009      	b.n	8000e94 <ILI9341_Draw_Colour_Burst+0xe8>
			//HAL_SPI_Transmit(&hspi1, (unsigned char*) burst_buffer, Buffer_Size,10);
			SPIx_Transmit(SPI1,burst_buffer,Buffer_Size);
 8000e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	6939      	ldr	r1, [r7, #16]
 8000e88:	480e      	ldr	r0, [pc, #56]	@ (8000ec4 <ILI9341_Draw_Colour_Burst+0x118>)
 8000e8a:	f7ff fb78 	bl	800057e <SPIx_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	3301      	adds	r3, #1
 8000e92:	61fb      	str	r3, [r7, #28]
 8000e94:	69fa      	ldr	r2, [r7, #28]
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d3f1      	bcc.n	8000e80 <ILI9341_Draw_Colour_Burst+0xd4>
		}
	}

//REMAINDER!
	//HAL_SPI_Transmit(&hspi1, (unsigned char*) burst_buffer,Remainder_from_block, 10);
	SPIx_Transmit(SPI1,burst_buffer,Buffer_Size);
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	6939      	ldr	r1, [r7, #16]
 8000ea4:	4807      	ldr	r0, [pc, #28]	@ (8000ec4 <ILI9341_Draw_Colour_Burst+0x118>)
 8000ea6:	f7ff fb6a 	bl	800057e <SPIx_Transmit>

	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8000eaa:	2102      	movs	r1, #2
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <ILI9341_Draw_Colour_Burst+0x114>)
 8000eae:	f7ff fbae 	bl	800060e <SPIx_pin_HIGH>
 8000eb2:	46b5      	mov	sp, r6
}
 8000eb4:	bf00      	nop
 8000eb6:	372c      	adds	r7, #44	@ 0x2c
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40020400 	.word	0x40020400
 8000ec4:	40013000 	.word	0x40013000

08000ec8 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <ILI9341_Fill_Screen+0x44>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <ILI9341_Fill_Screen+0x48>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f7ff fd67 	bl	80009b4 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <ILI9341_Fill_Screen+0x44>)
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <ILI9341_Fill_Screen+0x48>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	fb02 f303 	mul.w	r3, r2, r3
 8000ef8:	461a      	mov	r2, r3
 8000efa:	88fb      	ldrh	r3, [r7, #6]
 8000efc:	4611      	mov	r1, r2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff ff54 	bl	8000dac <ILI9341_Draw_Colour_Burst>
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000002 	.word	0x20000002
 8000f10:	20000000 	.word	0x20000000

08000f14 <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	80bb      	strh	r3, [r7, #4]
 8000f22:	4613      	mov	r3, r2
 8000f24:	807b      	strh	r3, [r7, #2]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8000f26:	4b56      	ldr	r3, [pc, #344]	@ (8001080 <ILI9341_Draw_Pixel+0x16c>)
 8000f28:	881b      	ldrh	r3, [r3, #0]
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	88fa      	ldrh	r2, [r7, #6]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	f080 80a1 	bcs.w	8001076 <ILI9341_Draw_Pixel+0x162>
 8000f34:	4b53      	ldr	r3, [pc, #332]	@ (8001084 <ILI9341_Draw_Pixel+0x170>)
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	88ba      	ldrh	r2, [r7, #4]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	f080 809a 	bcs.w	8001076 <ILI9341_Draw_Pixel+0x162>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	//ILI9341_SPI_Send(0x2A);
	//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_DC_PORT, LCD_DC_PIN);
 8000f42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f46:	4850      	ldr	r0, [pc, #320]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000f48:	f7ff fb51 	bl	80005ee <SPIx_pin_LOW>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000f4c:	2102      	movs	r1, #2
 8000f4e:	484e      	ldr	r0, [pc, #312]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000f50:	f7ff fb4d 	bl	80005ee <SPIx_pin_LOW>
	ILI9341_SPI_Send(0x2A);
 8000f54:	202a      	movs	r0, #42	@ 0x2a
 8000f56:	f7ff fce3 	bl	8000920 <ILI9341_SPI_Send>
	SPIx_pin_HIGH(LCD_DC_PORT, LCD_DC_PIN);
 8000f5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f5e:	484a      	ldr	r0, [pc, #296]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000f60:	f7ff fb55 	bl	800060e <SPIx_pin_HIGH>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8000f64:	2102      	movs	r1, #2
 8000f66:	4848      	ldr	r0, [pc, #288]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000f68:	f7ff fb51 	bl	800060e <SPIx_pin_HIGH>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	//unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
	//HAL_SPI_Transmit(&hspi1, Temp_Buffer, 4, 1);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	4846      	ldr	r0, [pc, #280]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000f70:	f7ff fb3d 	bl	80005ee <SPIx_pin_LOW>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 8000f74:	88fb      	ldrh	r3, [r7, #6]
 8000f76:	0a1b      	lsrs	r3, r3, #8
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	753b      	strb	r3, [r7, #20]
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	757b      	strb	r3, [r7, #21]
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	3301      	adds	r3, #1
 8000f88:	121b      	asrs	r3, r3, #8
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	75bb      	strb	r3, [r7, #22]
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	3301      	adds	r3, #1
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	75fb      	strb	r3, [r7, #23]
	SPIx_Transmit(SPI1,Temp_Buffer, 4);
 8000f98:	f107 0314 	add.w	r3, r7, #20
 8000f9c:	2204      	movs	r2, #4
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	483a      	ldr	r0, [pc, #232]	@ (800108c <ILI9341_Draw_Pixel+0x178>)
 8000fa2:	f7ff faec 	bl	800057e <SPIx_Transmit>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8000fa6:	2102      	movs	r1, #2
 8000fa8:	4837      	ldr	r0, [pc, #220]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000faa:	f7ff fb30 	bl	800060e <SPIx_pin_HIGH>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	//ILI9341_SPI_Send(0x2B);
	//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_DC_PORT, LCD_DC_PIN);
 8000fae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fb2:	4835      	ldr	r0, [pc, #212]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000fb4:	f7ff fb1b 	bl	80005ee <SPIx_pin_LOW>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4833      	ldr	r0, [pc, #204]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000fbc:	f7ff fb17 	bl	80005ee <SPIx_pin_LOW>
	ILI9341_SPI_Send(0x2B);
 8000fc0:	202b      	movs	r0, #43	@ 0x2b
 8000fc2:	f7ff fcad 	bl	8000920 <ILI9341_SPI_Send>
	SPIx_pin_HIGH(LCD_DC_PORT, LCD_DC_PIN);
 8000fc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fca:	482f      	ldr	r0, [pc, #188]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000fcc:	f7ff fb1f 	bl	800060e <SPIx_pin_HIGH>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8000fd0:	2102      	movs	r1, #2
 8000fd2:	482d      	ldr	r0, [pc, #180]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000fd4:	f7ff fb1b 	bl	800060e <SPIx_pin_HIGH>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	//unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
	//HAL_SPI_Transmit(&hspi1, Temp_Buffer1, 4, 1);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8000fd8:	2102      	movs	r1, #2
 8000fda:	482b      	ldr	r0, [pc, #172]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8000fdc:	f7ff fb07 	bl	80005ee <SPIx_pin_LOW>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8000fe0:	88bb      	ldrh	r3, [r7, #4]
 8000fe2:	0a1b      	lsrs	r3, r3, #8
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	743b      	strb	r3, [r7, #16]
 8000fea:	88bb      	ldrh	r3, [r7, #4]
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	747b      	strb	r3, [r7, #17]
 8000ff0:	88bb      	ldrh	r3, [r7, #4]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	121b      	asrs	r3, r3, #8
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	74bb      	strb	r3, [r7, #18]
 8000ffa:	88bb      	ldrh	r3, [r7, #4]
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	3301      	adds	r3, #1
 8001000:	b2db      	uxtb	r3, r3
 8001002:	74fb      	strb	r3, [r7, #19]
	SPIx_Transmit(SPI1,Temp_Buffer1, 4);
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	2204      	movs	r2, #4
 800100a:	4619      	mov	r1, r3
 800100c:	481f      	ldr	r0, [pc, #124]	@ (800108c <ILI9341_Draw_Pixel+0x178>)
 800100e:	f7ff fab6 	bl	800057e <SPIx_Transmit>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 8001012:	2102      	movs	r1, #2
 8001014:	481c      	ldr	r0, [pc, #112]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8001016:	f7ff fafa 	bl	800060e <SPIx_pin_HIGH>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	//ILI9341_SPI_Send(0x2C);
	//HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_DC_PORT, LCD_DC_PIN);
 800101a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800101e:	481a      	ldr	r0, [pc, #104]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8001020:	f7ff fae5 	bl	80005ee <SPIx_pin_LOW>
	SPIx_pin_LOW(LCD_CS_PORT, LCD_CS_PIN);
 8001024:	2102      	movs	r1, #2
 8001026:	4818      	ldr	r0, [pc, #96]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8001028:	f7ff fae1 	bl	80005ee <SPIx_pin_LOW>
	ILI9341_SPI_Send(0x2C);
 800102c:	202c      	movs	r0, #44	@ 0x2c
 800102e:	f7ff fc77 	bl	8000920 <ILI9341_SPI_Send>
	SPIx_pin_HIGH(LCD_DC_PORT, LCD_DC_PIN);
 8001032:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001036:	4814      	ldr	r0, [pc, #80]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8001038:	f7ff fae9 	bl	800060e <SPIx_pin_HIGH>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 800103c:	2102      	movs	r1, #2
 800103e:	4812      	ldr	r0, [pc, #72]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8001040:	f7ff fae5 	bl	800060e <SPIx_pin_HIGH>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
	//unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
	//HAL_SPI_Transmit(&hspi1, Temp_Buffer2, 2, 1);
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);

	SPIx_pin_LOW(LCD_DC_PORT, LCD_DC_PIN);
 8001044:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001048:	480f      	ldr	r0, [pc, #60]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 800104a:	f7ff fad0 	bl	80005ee <SPIx_pin_LOW>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 800104e:	887b      	ldrh	r3, [r7, #2]
 8001050:	0a1b      	lsrs	r3, r3, #8
 8001052:	b29b      	uxth	r3, r3
 8001054:	b2db      	uxtb	r3, r3
 8001056:	733b      	strb	r3, [r7, #12]
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	737b      	strb	r3, [r7, #13]
	SPIx_Transmit(SPI1,Temp_Buffer2, 2);
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	2202      	movs	r2, #2
 8001064:	4619      	mov	r1, r3
 8001066:	4809      	ldr	r0, [pc, #36]	@ (800108c <ILI9341_Draw_Pixel+0x178>)
 8001068:	f7ff fa89 	bl	800057e <SPIx_Transmit>
	SPIx_pin_HIGH(LCD_CS_PORT, LCD_CS_PIN);
 800106c:	2102      	movs	r1, #2
 800106e:	4806      	ldr	r0, [pc, #24]	@ (8001088 <ILI9341_Draw_Pixel+0x174>)
 8001070:	f7ff facd 	bl	800060e <SPIx_pin_HIGH>
 8001074:	e000      	b.n	8001078 <ILI9341_Draw_Pixel+0x164>
		return;	//OUT OF BOUNDS!
 8001076:	bf00      	nop
}
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000002 	.word	0x20000002
 8001084:	20000000 	.word	0x20000000
 8001088:	40020400 	.word	0x40020400
 800108c:	40013000 	.word	0x40013000

08001090 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8001090:	b590      	push	{r4, r7, lr}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4604      	mov	r4, r0
 8001098:	4608      	mov	r0, r1
 800109a:	4611      	mov	r1, r2
 800109c:	461a      	mov	r2, r3
 800109e:	4623      	mov	r3, r4
 80010a0:	80fb      	strh	r3, [r7, #6]
 80010a2:	4603      	mov	r3, r0
 80010a4:	80bb      	strh	r3, [r7, #4]
 80010a6:	460b      	mov	r3, r1
 80010a8:	807b      	strh	r3, [r7, #2]
 80010aa:	4613      	mov	r3, r2
 80010ac:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 80010ae:	4b24      	ldr	r3, [pc, #144]	@ (8001140 <ILI9341_Draw_Rectangle+0xb0>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d23d      	bcs.n	8001136 <ILI9341_Draw_Rectangle+0xa6>
 80010ba:	4b22      	ldr	r3, [pc, #136]	@ (8001144 <ILI9341_Draw_Rectangle+0xb4>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	88ba      	ldrh	r2, [r7, #4]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d237      	bcs.n	8001136 <ILI9341_Draw_Rectangle+0xa6>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 80010c6:	88fa      	ldrh	r2, [r7, #6]
 80010c8:	887b      	ldrh	r3, [r7, #2]
 80010ca:	4413      	add	r3, r2
 80010cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001140 <ILI9341_Draw_Rectangle+0xb0>)
 80010ce:	8812      	ldrh	r2, [r2, #0]
 80010d0:	b292      	uxth	r2, r2
 80010d2:	4293      	cmp	r3, r2
 80010d4:	dd05      	ble.n	80010e2 <ILI9341_Draw_Rectangle+0x52>
		Width = LCD_WIDTH - X;
 80010d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <ILI9341_Draw_Rectangle+0xb0>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	b29a      	uxth	r2, r3
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	807b      	strh	r3, [r7, #2]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 80010e2:	88ba      	ldrh	r2, [r7, #4]
 80010e4:	883b      	ldrh	r3, [r7, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	4a16      	ldr	r2, [pc, #88]	@ (8001144 <ILI9341_Draw_Rectangle+0xb4>)
 80010ea:	8812      	ldrh	r2, [r2, #0]
 80010ec:	b292      	uxth	r2, r2
 80010ee:	4293      	cmp	r3, r2
 80010f0:	dd05      	ble.n	80010fe <ILI9341_Draw_Rectangle+0x6e>
		Height = LCD_HEIGHT - Y;
 80010f2:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <ILI9341_Draw_Rectangle+0xb4>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	88bb      	ldrh	r3, [r7, #4]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	803b      	strh	r3, [r7, #0]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 80010fe:	88fa      	ldrh	r2, [r7, #6]
 8001100:	887b      	ldrh	r3, [r7, #2]
 8001102:	4413      	add	r3, r2
 8001104:	b29b      	uxth	r3, r3
 8001106:	3b01      	subs	r3, #1
 8001108:	b29c      	uxth	r4, r3
 800110a:	88ba      	ldrh	r2, [r7, #4]
 800110c:	883b      	ldrh	r3, [r7, #0]
 800110e:	4413      	add	r3, r2
 8001110:	b29b      	uxth	r3, r3
 8001112:	3b01      	subs	r3, #1
 8001114:	b29b      	uxth	r3, r3
 8001116:	88b9      	ldrh	r1, [r7, #4]
 8001118:	88f8      	ldrh	r0, [r7, #6]
 800111a:	4622      	mov	r2, r4
 800111c:	f7ff fc4a 	bl	80009b4 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8001120:	883b      	ldrh	r3, [r7, #0]
 8001122:	887a      	ldrh	r2, [r7, #2]
 8001124:	fb02 f303 	mul.w	r3, r2, r3
 8001128:	461a      	mov	r2, r3
 800112a:	8b3b      	ldrh	r3, [r7, #24]
 800112c:	4611      	mov	r1, r2
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fe3c 	bl	8000dac <ILI9341_Draw_Colour_Burst>
 8001134:	e000      	b.n	8001138 <ILI9341_Draw_Rectangle+0xa8>
		return;
 8001136:	bf00      	nop
}
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	bd90      	pop	{r4, r7, pc}
 800113e:	bf00      	nop
 8001140:	20000002 	.word	0x20000002
 8001144:	20000000 	.word	0x20000000

08001148 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114e:	f000 fa8f 	bl	8001670 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001152:	f000 f821 	bl	8001198 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001156:	f000 f8f1 	bl	800133c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800115a:	f000 f8c5 	bl	80012e8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800115e:	f000 f88d 	bl	800127c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8001162:	f7ff fceb 	bl	8000b3c <ILI9341_Init>
  HAL_Delay(100);
 8001166:	2064      	movs	r0, #100	@ 0x64
 8001168:	f000 faf4 	bl	8001754 <HAL_Delay>
  ILI9341_Draw_Colour(RED);
 800116c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001170:	f7ff fdf2 	bl	8000d58 <ILI9341_Draw_Colour>
  ILI9341_Fill_Screen(RED);
 8001174:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001178:	f7ff fea6 	bl	8000ec8 <ILI9341_Fill_Screen>
  ILI9341_Draw_Text("bitch", 10,70, BLACK, 2, BLUE);
 800117c:	231f      	movs	r3, #31
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	2302      	movs	r3, #2
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2300      	movs	r3, #0
 8001186:	2246      	movs	r2, #70	@ 0x46
 8001188:	210a      	movs	r1, #10
 800118a:	4802      	ldr	r0, [pc, #8]	@ (8001194 <main+0x4c>)
 800118c:	f7ff fb8e 	bl	80008ac <ILI9341_Draw_Text>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <main+0x48>
 8001194:	08003040 	.word	0x08003040

08001198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b094      	sub	sp, #80	@ 0x50
 800119c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119e:	f107 031c 	add.w	r3, r7, #28
 80011a2:	2234      	movs	r2, #52	@ 0x34
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 ff12 	bl	8002fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ac:	f107 0308 	add.w	r3, r7, #8
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011bc:	2300      	movs	r3, #0
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001274 <SystemClock_Config+0xdc>)
 80011c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001274 <SystemClock_Config+0xdc>)
 80011c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80011cc:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <SystemClock_Config+0xdc>)
 80011ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d8:	2300      	movs	r3, #0
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <SystemClock_Config+0xe0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a25      	ldr	r2, [pc, #148]	@ (8001278 <SystemClock_Config+0xe0>)
 80011e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011e6:	6013      	str	r3, [r2, #0]
 80011e8:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <SystemClock_Config+0xe0>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011f0:	603b      	str	r3, [r7, #0]
 80011f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f4:	2302      	movs	r3, #2
 80011f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f8:	2301      	movs	r3, #1
 80011fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011fc:	2310      	movs	r3, #16
 80011fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001200:	2302      	movs	r3, #2
 8001202:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001204:	2300      	movs	r3, #0
 8001206:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001208:	2308      	movs	r3, #8
 800120a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800120c:	23b4      	movs	r3, #180	@ 0xb4
 800120e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001210:	2302      	movs	r3, #2
 8001212:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001214:	2302      	movs	r3, #2
 8001216:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001218:	2302      	movs	r3, #2
 800121a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	4618      	mov	r0, r3
 8001222:	f001 f8e9 	bl	80023f8 <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800122c:	f000 f8f6 	bl	800141c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001230:	f000 fd48 	bl	8001cc4 <HAL_PWREx_EnableOverDrive>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800123a:	f000 f8ef 	bl	800141c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123e:	230f      	movs	r3, #15
 8001240:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001242:	2302      	movs	r3, #2
 8001244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800124a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800124e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001254:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001256:	f107 0308 	add.w	r3, r7, #8
 800125a:	2105      	movs	r1, #5
 800125c:	4618      	mov	r0, r3
 800125e:	f000 fd81 	bl	8001d64 <HAL_RCC_ClockConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001268:	f000 f8d8 	bl	800141c <Error_Handler>
  }
}
 800126c:	bf00      	nop
 800126e:	3750      	adds	r7, #80	@ 0x50
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40023800 	.word	0x40023800
 8001278:	40007000 	.word	0x40007000

0800127c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <MX_SPI1_Init+0x64>)
 8001282:	4a18      	ldr	r2, [pc, #96]	@ (80012e4 <MX_SPI1_Init+0x68>)
 8001284:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001286:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <MX_SPI1_Init+0x64>)
 8001288:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800128c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <MX_SPI1_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <MX_SPI1_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_SPI1_Init+0x64>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012ae:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012c8:	220a      	movs	r2, #10
 80012ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <MX_SPI1_Init+0x64>)
 80012ce:	f001 fb31 	bl	8002934 <HAL_SPI_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012d8:	f000 f8a0 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	2000023c 	.word	0x2000023c
 80012e4:	40013000 	.word	0x40013000

080012e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <MX_USART2_UART_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <MX_USART2_UART_Init+0x4c>)
 8001320:	f001 fb91 	bl	8002a46 <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132a:	f000 f877 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000294 	.word	0x20000294
 8001338:	40004400 	.word	0x40004400

0800133c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08a      	sub	sp, #40	@ 0x28
 8001340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
 8001356:	4b2e      	ldr	r3, [pc, #184]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	4a2d      	ldr	r2, [pc, #180]	@ (8001410 <MX_GPIO_Init+0xd4>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	6313      	str	r3, [r2, #48]	@ 0x30
 8001362:	4b2b      	ldr	r3, [pc, #172]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	4b27      	ldr	r3, [pc, #156]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a26      	ldr	r2, [pc, #152]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b24      	ldr	r3, [pc, #144]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a1f      	ldr	r2, [pc, #124]	@ (8001410 <MX_GPIO_Init+0xd4>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <MX_GPIO_Init+0xd4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
 80013a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <MX_GPIO_Init+0xd4>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	4a18      	ldr	r2, [pc, #96]	@ (8001410 <MX_GPIO_Init+0xd4>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <MX_GPIO_Init+0xd4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_PIN_Pin|LCD_RST_PIN_Pin|LCD_DC_PIN_Pin, GPIO_PIN_RESET);
 80013c2:	2200      	movs	r2, #0
 80013c4:	f24c 0102 	movw	r1, #49154	@ 0xc002
 80013c8:	4812      	ldr	r0, [pc, #72]	@ (8001414 <MX_GPIO_Init+0xd8>)
 80013ca:	f000 fc61 	bl	8001c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013d4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80013d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4619      	mov	r1, r3
 80013e4:	480c      	ldr	r0, [pc, #48]	@ (8001418 <MX_GPIO_Init+0xdc>)
 80013e6:	f000 fabf 	bl	8001968 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_PIN_Pin LCD_RST_PIN_Pin LCD_DC_PIN_Pin */
  GPIO_InitStruct.Pin = LCD_CS_PIN_Pin|LCD_RST_PIN_Pin|LCD_DC_PIN_Pin;
 80013ea:	f24c 0302 	movw	r3, #49154	@ 0xc002
 80013ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4619      	mov	r1, r3
 8001402:	4804      	ldr	r0, [pc, #16]	@ (8001414 <MX_GPIO_Init+0xd8>)
 8001404:	f000 fab0 	bl	8001968 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	@ 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40023800 	.word	0x40023800
 8001414:	40020400 	.word	0x40020400
 8001418:	40020800 	.word	0x40020800

0800141c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001420:	b672      	cpsid	i
}
 8001422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <Error_Handler+0x8>

08001428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <HAL_MspInit+0x4c>)
 8001434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001436:	4a0f      	ldr	r2, [pc, #60]	@ (8001474 <HAL_MspInit+0x4c>)
 8001438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800143c:	6453      	str	r3, [r2, #68]	@ 0x44
 800143e:	4b0d      	ldr	r3, [pc, #52]	@ (8001474 <HAL_MspInit+0x4c>)
 8001440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	603b      	str	r3, [r7, #0]
 800144e:	4b09      	ldr	r3, [pc, #36]	@ (8001474 <HAL_MspInit+0x4c>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	4a08      	ldr	r2, [pc, #32]	@ (8001474 <HAL_MspInit+0x4c>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001458:	6413      	str	r3, [r2, #64]	@ 0x40
 800145a:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <HAL_MspInit+0x4c>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001466:	2007      	movs	r0, #7
 8001468:	f000 fa4a 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800146c:	bf00      	nop
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800

08001478 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08a      	sub	sp, #40	@ 0x28
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a19      	ldr	r2, [pc, #100]	@ (80014fc <HAL_SPI_MspInit+0x84>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d12b      	bne.n	80014f2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <HAL_SPI_MspInit+0x88>)
 80014a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a2:	4a17      	ldr	r2, [pc, #92]	@ (8001500 <HAL_SPI_MspInit+0x88>)
 80014a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <HAL_SPI_MspInit+0x88>)
 80014ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <HAL_SPI_MspInit+0x88>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a10      	ldr	r2, [pc, #64]	@ (8001500 <HAL_SPI_MspInit+0x88>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <HAL_SPI_MspInit+0x88>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014d2:	23e0      	movs	r3, #224	@ 0xe0
 80014d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	2302      	movs	r3, #2
 80014d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014de:	2303      	movs	r3, #3
 80014e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014e2:	2305      	movs	r3, #5
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	@ (8001504 <HAL_SPI_MspInit+0x8c>)
 80014ee:	f000 fa3b 	bl	8001968 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80014f2:	bf00      	nop
 80014f4:	3728      	adds	r7, #40	@ 0x28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40013000 	.word	0x40013000
 8001500:	40023800 	.word	0x40023800
 8001504:	40020000 	.word	0x40020000

08001508 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08a      	sub	sp, #40	@ 0x28
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a19      	ldr	r2, [pc, #100]	@ (800158c <HAL_UART_MspInit+0x84>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d12b      	bne.n	8001582 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <HAL_UART_MspInit+0x88>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001532:	4a17      	ldr	r2, [pc, #92]	@ (8001590 <HAL_UART_MspInit+0x88>)
 8001534:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001538:	6413      	str	r3, [r2, #64]	@ 0x40
 800153a:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <HAL_UART_MspInit+0x88>)
 800153c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <HAL_UART_MspInit+0x88>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a10      	ldr	r2, [pc, #64]	@ (8001590 <HAL_UART_MspInit+0x88>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <HAL_UART_MspInit+0x88>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001562:	230c      	movs	r3, #12
 8001564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001566:	2302      	movs	r3, #2
 8001568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156e:	2303      	movs	r3, #3
 8001570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001572:	2307      	movs	r3, #7
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	4619      	mov	r1, r3
 800157c:	4805      	ldr	r0, [pc, #20]	@ (8001594 <HAL_UART_MspInit+0x8c>)
 800157e:	f000 f9f3 	bl	8001968 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001582:	bf00      	nop
 8001584:	3728      	adds	r7, #40	@ 0x28
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40004400 	.word	0x40004400
 8001590:	40023800 	.word	0x40023800
 8001594:	40020000 	.word	0x40020000

08001598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <NMI_Handler+0x4>

080015a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <HardFault_Handler+0x4>

080015a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <MemManage_Handler+0x4>

080015b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <BusFault_Handler+0x4>

080015b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <UsageFault_Handler+0x4>

080015c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ee:	f000 f891 	bl	8001714 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <SystemInit+0x20>)
 80015fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001602:	4a05      	ldr	r2, [pc, #20]	@ (8001618 <SystemInit+0x20>)
 8001604:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001608:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800161c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001654 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001620:	f7ff ffea 	bl	80015f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001624:	480c      	ldr	r0, [pc, #48]	@ (8001658 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001626:	490d      	ldr	r1, [pc, #52]	@ (800165c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001628:	4a0d      	ldr	r2, [pc, #52]	@ (8001660 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800162a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800162c:	e002      	b.n	8001634 <LoopCopyDataInit>

0800162e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001632:	3304      	adds	r3, #4

08001634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001638:	d3f9      	bcc.n	800162e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800163c:	4c0a      	ldr	r4, [pc, #40]	@ (8001668 <LoopFillZerobss+0x22>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001640:	e001      	b.n	8001646 <LoopFillZerobss>

08001642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001644:	3204      	adds	r2, #4

08001646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001648:	d3fb      	bcc.n	8001642 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800164a:	f001 fcc9 	bl	8002fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800164e:	f7ff fd7b 	bl	8001148 <main>
  bx  lr    
 8001652:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001654:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001658:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800165c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001660:	080032b0 	.word	0x080032b0
  ldr r2, =_sbss
 8001664:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001668:	200002e0 	.word	0x200002e0

0800166c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800166c:	e7fe      	b.n	800166c <ADC_IRQHandler>
	...

08001670 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001674:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <HAL_Init+0x40>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	@ (80016b0 <HAL_Init+0x40>)
 800167a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800167e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <HAL_Init+0x40>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <HAL_Init+0x40>)
 8001686:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800168a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <HAL_Init+0x40>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <HAL_Init+0x40>)
 8001692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001696:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001698:	2003      	movs	r0, #3
 800169a:	f000 f931 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800169e:	2000      	movs	r0, #0
 80016a0:	f000 f808 	bl	80016b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016a4:	f7ff fec0 	bl	8001428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023c00 	.word	0x40023c00

080016b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_InitTick+0x54>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <HAL_InitTick+0x58>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f93b 	bl	800194e <HAL_SYSTICK_Config>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e00e      	b.n	8001700 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b0f      	cmp	r3, #15
 80016e6:	d80a      	bhi.n	80016fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e8:	2200      	movs	r2, #0
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295
 80016f0:	f000 f911 	bl	8001916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f4:	4a06      	ldr	r2, [pc, #24]	@ (8001710 <HAL_InitTick+0x5c>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	e000      	b.n	8001700 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
}
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000004 	.word	0x20000004
 800170c:	2000000c 	.word	0x2000000c
 8001710:	20000008 	.word	0x20000008

08001714 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_IncTick+0x20>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_IncTick+0x24>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4413      	add	r3, r2
 8001724:	4a04      	ldr	r2, [pc, #16]	@ (8001738 <HAL_IncTick+0x24>)
 8001726:	6013      	str	r3, [r2, #0]
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	2000000c 	.word	0x2000000c
 8001738:	200002dc 	.word	0x200002dc

0800173c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  return uwTick;
 8001740:	4b03      	ldr	r3, [pc, #12]	@ (8001750 <HAL_GetTick+0x14>)
 8001742:	681b      	ldr	r3, [r3, #0]
}
 8001744:	4618      	mov	r0, r3
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	200002dc 	.word	0x200002dc

08001754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800175c:	f7ff ffee 	bl	800173c <HAL_GetTick>
 8001760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d005      	beq.n	800177a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <HAL_Delay+0x44>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	461a      	mov	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4413      	add	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800177a:	bf00      	nop
 800177c:	f7ff ffde 	bl	800173c <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	429a      	cmp	r2, r3
 800178a:	d8f7      	bhi.n	800177c <HAL_Delay+0x28>
  {
  }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000000c 	.word	0x2000000c

0800179c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017ac:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <__NVIC_SetPriorityGrouping+0x44>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017b8:	4013      	ands	r3, r2
 80017ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ce:	4a04      	ldr	r2, [pc, #16]	@ (80017e0 <__NVIC_SetPriorityGrouping+0x44>)
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	60d3      	str	r3, [r2, #12]
}
 80017d4:	bf00      	nop
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e8:	4b04      	ldr	r3, [pc, #16]	@ (80017fc <__NVIC_GetPriorityGrouping+0x18>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	f003 0307 	and.w	r3, r3, #7
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	6039      	str	r1, [r7, #0]
 800180a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001810:	2b00      	cmp	r3, #0
 8001812:	db0a      	blt.n	800182a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	b2da      	uxtb	r2, r3
 8001818:	490c      	ldr	r1, [pc, #48]	@ (800184c <__NVIC_SetPriority+0x4c>)
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	0112      	lsls	r2, r2, #4
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	440b      	add	r3, r1
 8001824:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001828:	e00a      	b.n	8001840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4908      	ldr	r1, [pc, #32]	@ (8001850 <__NVIC_SetPriority+0x50>)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	3b04      	subs	r3, #4
 8001838:	0112      	lsls	r2, r2, #4
 800183a:	b2d2      	uxtb	r2, r2
 800183c:	440b      	add	r3, r1
 800183e:	761a      	strb	r2, [r3, #24]
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	e000e100 	.word	0xe000e100
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001854:	b480      	push	{r7}
 8001856:	b089      	sub	sp, #36	@ 0x24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f1c3 0307 	rsb	r3, r3, #7
 800186e:	2b04      	cmp	r3, #4
 8001870:	bf28      	it	cs
 8001872:	2304      	movcs	r3, #4
 8001874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	3304      	adds	r3, #4
 800187a:	2b06      	cmp	r3, #6
 800187c:	d902      	bls.n	8001884 <NVIC_EncodePriority+0x30>
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	3b03      	subs	r3, #3
 8001882:	e000      	b.n	8001886 <NVIC_EncodePriority+0x32>
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001888:	f04f 32ff 	mov.w	r2, #4294967295
 800188c:	69bb      	ldr	r3, [r7, #24]
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43da      	mvns	r2, r3
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	401a      	ands	r2, r3
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800189c:	f04f 31ff 	mov.w	r1, #4294967295
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	43d9      	mvns	r1, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	4313      	orrs	r3, r2
         );
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3724      	adds	r7, #36	@ 0x24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018cc:	d301      	bcc.n	80018d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ce:	2301      	movs	r3, #1
 80018d0:	e00f      	b.n	80018f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d2:	4a0a      	ldr	r2, [pc, #40]	@ (80018fc <SysTick_Config+0x40>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018da:	210f      	movs	r1, #15
 80018dc:	f04f 30ff 	mov.w	r0, #4294967295
 80018e0:	f7ff ff8e 	bl	8001800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <SysTick_Config+0x40>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <SysTick_Config+0x40>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ff47 	bl	800179c <__NVIC_SetPriorityGrouping>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001916:	b580      	push	{r7, lr}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	4603      	mov	r3, r0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001928:	f7ff ff5c 	bl	80017e4 <__NVIC_GetPriorityGrouping>
 800192c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	6978      	ldr	r0, [r7, #20]
 8001934:	f7ff ff8e 	bl	8001854 <NVIC_EncodePriority>
 8001938:	4602      	mov	r2, r0
 800193a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193e:	4611      	mov	r1, r2
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff5d 	bl	8001800 <__NVIC_SetPriority>
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f7ff ffb0 	bl	80018bc <SysTick_Config>
 800195c:	4603      	mov	r3, r0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	@ 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800197a:	2300      	movs	r3, #0
 800197c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	e165      	b.n	8001c50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001984:	2201      	movs	r2, #1
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	697a      	ldr	r2, [r7, #20]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	429a      	cmp	r2, r3
 800199e:	f040 8154 	bne.w	8001c4a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d005      	beq.n	80019ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d130      	bne.n	8001a1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	2203      	movs	r2, #3
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4013      	ands	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	68da      	ldr	r2, [r3, #12]
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f0:	2201      	movs	r2, #1
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	f003 0201 	and.w	r2, r3, #1
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d017      	beq.n	8001a58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	2203      	movs	r2, #3
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 0303 	and.w	r3, r3, #3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d123      	bne.n	8001aac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	08da      	lsrs	r2, r3, #3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3208      	adds	r2, #8
 8001a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	691a      	ldr	r2, [r3, #16]
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	08da      	lsrs	r2, r3, #3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3208      	adds	r2, #8
 8001aa6:	69b9      	ldr	r1, [r7, #24]
 8001aa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f003 0203 	and.w	r2, r3, #3
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	f000 80ae 	beq.w	8001c4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b5d      	ldr	r3, [pc, #372]	@ (8001c68 <HAL_GPIO_Init+0x300>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af6:	4a5c      	ldr	r2, [pc, #368]	@ (8001c68 <HAL_GPIO_Init+0x300>)
 8001af8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001afc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001afe:	4b5a      	ldr	r3, [pc, #360]	@ (8001c68 <HAL_GPIO_Init+0x300>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b0a:	4a58      	ldr	r2, [pc, #352]	@ (8001c6c <HAL_GPIO_Init+0x304>)
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	089b      	lsrs	r3, r3, #2
 8001b10:	3302      	adds	r3, #2
 8001b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	220f      	movs	r2, #15
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4f      	ldr	r2, [pc, #316]	@ (8001c70 <HAL_GPIO_Init+0x308>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d025      	beq.n	8001b82 <HAL_GPIO_Init+0x21a>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a4e      	ldr	r2, [pc, #312]	@ (8001c74 <HAL_GPIO_Init+0x30c>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d01f      	beq.n	8001b7e <HAL_GPIO_Init+0x216>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4d      	ldr	r2, [pc, #308]	@ (8001c78 <HAL_GPIO_Init+0x310>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d019      	beq.n	8001b7a <HAL_GPIO_Init+0x212>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4c      	ldr	r2, [pc, #304]	@ (8001c7c <HAL_GPIO_Init+0x314>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_GPIO_Init+0x20e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4b      	ldr	r2, [pc, #300]	@ (8001c80 <HAL_GPIO_Init+0x318>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d00d      	beq.n	8001b72 <HAL_GPIO_Init+0x20a>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a4a      	ldr	r2, [pc, #296]	@ (8001c84 <HAL_GPIO_Init+0x31c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d007      	beq.n	8001b6e <HAL_GPIO_Init+0x206>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a49      	ldr	r2, [pc, #292]	@ (8001c88 <HAL_GPIO_Init+0x320>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d101      	bne.n	8001b6a <HAL_GPIO_Init+0x202>
 8001b66:	2306      	movs	r3, #6
 8001b68:	e00c      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b6a:	2307      	movs	r3, #7
 8001b6c:	e00a      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b6e:	2305      	movs	r3, #5
 8001b70:	e008      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b72:	2304      	movs	r3, #4
 8001b74:	e006      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b76:	2303      	movs	r3, #3
 8001b78:	e004      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	e002      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <HAL_GPIO_Init+0x21c>
 8001b82:	2300      	movs	r3, #0
 8001b84:	69fa      	ldr	r2, [r7, #28]
 8001b86:	f002 0203 	and.w	r2, r2, #3
 8001b8a:	0092      	lsls	r2, r2, #2
 8001b8c:	4093      	lsls	r3, r2
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b94:	4935      	ldr	r1, [pc, #212]	@ (8001c6c <HAL_GPIO_Init+0x304>)
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	089b      	lsrs	r3, r3, #2
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ba2:	4b3a      	ldr	r3, [pc, #232]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d003      	beq.n	8001bc6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bc6:	4a31      	ldr	r2, [pc, #196]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bcc:	4b2f      	ldr	r3, [pc, #188]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bf0:	4a26      	ldr	r2, [pc, #152]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bf6:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4013      	ands	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c20:	4b1a      	ldr	r3, [pc, #104]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c44:	4a11      	ldr	r2, [pc, #68]	@ (8001c8c <HAL_GPIO_Init+0x324>)
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	61fb      	str	r3, [r7, #28]
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	2b0f      	cmp	r3, #15
 8001c54:	f67f ae96 	bls.w	8001984 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c58:	bf00      	nop
 8001c5a:	bf00      	nop
 8001c5c:	3724      	adds	r7, #36	@ 0x24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40013800 	.word	0x40013800
 8001c70:	40020000 	.word	0x40020000
 8001c74:	40020400 	.word	0x40020400
 8001c78:	40020800 	.word	0x40020800
 8001c7c:	40020c00 	.word	0x40020c00
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40021400 	.word	0x40021400
 8001c88:	40021800 	.word	0x40021800
 8001c8c:	40013c00 	.word	0x40013c00

08001c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	807b      	strh	r3, [r7, #2]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ca0:	787b      	ldrb	r3, [r7, #1]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ca6:	887a      	ldrh	r2, [r7, #2]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cac:	e003      	b.n	8001cb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cae:	887b      	ldrh	r3, [r7, #2]
 8001cb0:	041a      	lsls	r2, r3, #16
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	619a      	str	r2, [r3, #24]
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
	...

08001cc4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	4b20      	ldr	r3, [pc, #128]	@ (8001d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8001cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cde:	4b1d      	ldr	r3, [pc, #116]	@ (8001d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce6:	603b      	str	r3, [r7, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001cea:	4b1b      	ldr	r3, [pc, #108]	@ (8001d58 <HAL_PWREx_EnableOverDrive+0x94>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cf0:	f7ff fd24 	bl	800173c <HAL_GetTick>
 8001cf4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001cf6:	e009      	b.n	8001d0c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001cf8:	f7ff fd20 	bl	800173c <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d06:	d901      	bls.n	8001d0c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e01f      	b.n	8001d4c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001d0c:	4b13      	ldr	r3, [pc, #76]	@ (8001d5c <HAL_PWREx_EnableOverDrive+0x98>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d18:	d1ee      	bne.n	8001cf8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001d1a:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d20:	f7ff fd0c 	bl	800173c <HAL_GetTick>
 8001d24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d26:	e009      	b.n	8001d3c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001d28:	f7ff fd08 	bl	800173c <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d36:	d901      	bls.n	8001d3c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e007      	b.n	8001d4c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001d3c:	4b07      	ldr	r3, [pc, #28]	@ (8001d5c <HAL_PWREx_EnableOverDrive+0x98>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001d48:	d1ee      	bne.n	8001d28 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40023800 	.word	0x40023800
 8001d58:	420e0040 	.word	0x420e0040
 8001d5c:	40007000 	.word	0x40007000
 8001d60:	420e0044 	.word	0x420e0044

08001d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0cc      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d78:	4b68      	ldr	r3, [pc, #416]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 030f 	and.w	r3, r3, #15
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d90c      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b65      	ldr	r3, [pc, #404]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8e:	4b63      	ldr	r3, [pc, #396]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0b8      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001db8:	4b59      	ldr	r3, [pc, #356]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	4a58      	ldr	r2, [pc, #352]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd0:	4b53      	ldr	r3, [pc, #332]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	4a52      	ldr	r2, [pc, #328]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ddc:	4b50      	ldr	r3, [pc, #320]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	494d      	ldr	r1, [pc, #308]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d044      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d107      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	4b47      	ldr	r3, [pc, #284]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d119      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e07f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d003      	beq.n	8001e22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e22:	4b3f      	ldr	r3, [pc, #252]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d109      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e32:	4b3b      	ldr	r3, [pc, #236]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e067      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e42:	4b37      	ldr	r3, [pc, #220]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f023 0203 	bic.w	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	4934      	ldr	r1, [pc, #208]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e54:	f7ff fc72 	bl	800173c <HAL_GetTick>
 8001e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5c:	f7ff fc6e 	bl	800173c <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e04f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b2b      	ldr	r3, [pc, #172]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 020c 	and.w	r2, r3, #12
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1eb      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e84:	4b25      	ldr	r3, [pc, #148]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 030f 	and.w	r3, r3, #15
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d20c      	bcs.n	8001eac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e032      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb8:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4916      	ldr	r1, [pc, #88]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ed6:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	490e      	ldr	r1, [pc, #56]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eea:	f000 f855 	bl	8001f98 <HAL_RCC_GetSysClockFreq>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	091b      	lsrs	r3, r3, #4
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	490a      	ldr	r1, [pc, #40]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	5ccb      	ldrb	r3, [r1, r3]
 8001efe:	fa22 f303 	lsr.w	r3, r2, r3
 8001f02:	4a09      	ldr	r2, [pc, #36]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fbd2 	bl	80016b4 <HAL_InitTick>

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40023c00 	.word	0x40023c00
 8001f20:	40023800 	.word	0x40023800
 8001f24:	08003288 	.word	0x08003288
 8001f28:	20000004 	.word	0x20000004
 8001f2c:	20000008 	.word	0x20000008

08001f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f34:	4b03      	ldr	r3, [pc, #12]	@ (8001f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f36:	681b      	ldr	r3, [r3, #0]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	20000004 	.word	0x20000004

08001f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f4c:	f7ff fff0 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	0a9b      	lsrs	r3, r3, #10
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	4903      	ldr	r1, [pc, #12]	@ (8001f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f5e:	5ccb      	ldrb	r3, [r1, r3]
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	08003298 	.word	0x08003298

08001f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f74:	f7ff ffdc 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	0b5b      	lsrs	r3, r3, #13
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	4903      	ldr	r1, [pc, #12]	@ (8001f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f86:	5ccb      	ldrb	r3, [r1, r3]
 8001f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800
 8001f94:	08003298 	.word	0x08003298

08001f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f9c:	b0ae      	sub	sp, #184	@ 0xb8
 8001f9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001fac:	2300      	movs	r3, #0
 8001fae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fbe:	4bcb      	ldr	r3, [pc, #812]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b0c      	cmp	r3, #12
 8001fc8:	f200 8206 	bhi.w	80023d8 <HAL_RCC_GetSysClockFreq+0x440>
 8001fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001fd4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd2:	bf00      	nop
 8001fd4:	08002009 	.word	0x08002009
 8001fd8:	080023d9 	.word	0x080023d9
 8001fdc:	080023d9 	.word	0x080023d9
 8001fe0:	080023d9 	.word	0x080023d9
 8001fe4:	08002011 	.word	0x08002011
 8001fe8:	080023d9 	.word	0x080023d9
 8001fec:	080023d9 	.word	0x080023d9
 8001ff0:	080023d9 	.word	0x080023d9
 8001ff4:	08002019 	.word	0x08002019
 8001ff8:	080023d9 	.word	0x080023d9
 8001ffc:	080023d9 	.word	0x080023d9
 8002000:	080023d9 	.word	0x080023d9
 8002004:	08002209 	.word	0x08002209
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002008:	4bb9      	ldr	r3, [pc, #740]	@ (80022f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800200a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 800200e:	e1e7      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002010:	4bb8      	ldr	r3, [pc, #736]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002012:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002016:	e1e3      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002018:	4bb4      	ldr	r3, [pc, #720]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002024:	4bb1      	ldr	r3, [pc, #708]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d071      	beq.n	8002114 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002030:	4bae      	ldr	r3, [pc, #696]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	099b      	lsrs	r3, r3, #6
 8002036:	2200      	movs	r2, #0
 8002038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800203c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002040:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002048:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800204c:	2300      	movs	r3, #0
 800204e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002052:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002056:	4622      	mov	r2, r4
 8002058:	462b      	mov	r3, r5
 800205a:	f04f 0000 	mov.w	r0, #0
 800205e:	f04f 0100 	mov.w	r1, #0
 8002062:	0159      	lsls	r1, r3, #5
 8002064:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002068:	0150      	lsls	r0, r2, #5
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	4621      	mov	r1, r4
 8002070:	1a51      	subs	r1, r2, r1
 8002072:	6439      	str	r1, [r7, #64]	@ 0x40
 8002074:	4629      	mov	r1, r5
 8002076:	eb63 0301 	sbc.w	r3, r3, r1
 800207a:	647b      	str	r3, [r7, #68]	@ 0x44
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002088:	4649      	mov	r1, r9
 800208a:	018b      	lsls	r3, r1, #6
 800208c:	4641      	mov	r1, r8
 800208e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002092:	4641      	mov	r1, r8
 8002094:	018a      	lsls	r2, r1, #6
 8002096:	4641      	mov	r1, r8
 8002098:	1a51      	subs	r1, r2, r1
 800209a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800209c:	4649      	mov	r1, r9
 800209e:	eb63 0301 	sbc.w	r3, r3, r1
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80020b0:	4649      	mov	r1, r9
 80020b2:	00cb      	lsls	r3, r1, #3
 80020b4:	4641      	mov	r1, r8
 80020b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020ba:	4641      	mov	r1, r8
 80020bc:	00ca      	lsls	r2, r1, #3
 80020be:	4610      	mov	r0, r2
 80020c0:	4619      	mov	r1, r3
 80020c2:	4603      	mov	r3, r0
 80020c4:	4622      	mov	r2, r4
 80020c6:	189b      	adds	r3, r3, r2
 80020c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80020ca:	462b      	mov	r3, r5
 80020cc:	460a      	mov	r2, r1
 80020ce:	eb42 0303 	adc.w	r3, r2, r3
 80020d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80020d4:	f04f 0200 	mov.w	r2, #0
 80020d8:	f04f 0300 	mov.w	r3, #0
 80020dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80020e0:	4629      	mov	r1, r5
 80020e2:	024b      	lsls	r3, r1, #9
 80020e4:	4621      	mov	r1, r4
 80020e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80020ea:	4621      	mov	r1, r4
 80020ec:	024a      	lsls	r2, r1, #9
 80020ee:	4610      	mov	r0, r2
 80020f0:	4619      	mov	r1, r3
 80020f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80020f6:	2200      	movs	r2, #0
 80020f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80020fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002100:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002104:	f7fe f87e 	bl	8000204 <__aeabi_uldivmod>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4613      	mov	r3, r2
 800210e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002112:	e067      	b.n	80021e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002114:	4b75      	ldr	r3, [pc, #468]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	099b      	lsrs	r3, r3, #6
 800211a:	2200      	movs	r2, #0
 800211c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002120:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002124:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800212c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800212e:	2300      	movs	r3, #0
 8002130:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002132:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002136:	4622      	mov	r2, r4
 8002138:	462b      	mov	r3, r5
 800213a:	f04f 0000 	mov.w	r0, #0
 800213e:	f04f 0100 	mov.w	r1, #0
 8002142:	0159      	lsls	r1, r3, #5
 8002144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002148:	0150      	lsls	r0, r2, #5
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4621      	mov	r1, r4
 8002150:	1a51      	subs	r1, r2, r1
 8002152:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002154:	4629      	mov	r1, r5
 8002156:	eb63 0301 	sbc.w	r3, r3, r1
 800215a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800215c:	f04f 0200 	mov.w	r2, #0
 8002160:	f04f 0300 	mov.w	r3, #0
 8002164:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002168:	4649      	mov	r1, r9
 800216a:	018b      	lsls	r3, r1, #6
 800216c:	4641      	mov	r1, r8
 800216e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002172:	4641      	mov	r1, r8
 8002174:	018a      	lsls	r2, r1, #6
 8002176:	4641      	mov	r1, r8
 8002178:	ebb2 0a01 	subs.w	sl, r2, r1
 800217c:	4649      	mov	r1, r9
 800217e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002182:	f04f 0200 	mov.w	r2, #0
 8002186:	f04f 0300 	mov.w	r3, #0
 800218a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800218e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002192:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002196:	4692      	mov	sl, r2
 8002198:	469b      	mov	fp, r3
 800219a:	4623      	mov	r3, r4
 800219c:	eb1a 0303 	adds.w	r3, sl, r3
 80021a0:	623b      	str	r3, [r7, #32]
 80021a2:	462b      	mov	r3, r5
 80021a4:	eb4b 0303 	adc.w	r3, fp, r3
 80021a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021aa:	f04f 0200 	mov.w	r2, #0
 80021ae:	f04f 0300 	mov.w	r3, #0
 80021b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80021b6:	4629      	mov	r1, r5
 80021b8:	028b      	lsls	r3, r1, #10
 80021ba:	4621      	mov	r1, r4
 80021bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021c0:	4621      	mov	r1, r4
 80021c2:	028a      	lsls	r2, r1, #10
 80021c4:	4610      	mov	r0, r2
 80021c6:	4619      	mov	r1, r3
 80021c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021cc:	2200      	movs	r2, #0
 80021ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80021d0:	677a      	str	r2, [r7, #116]	@ 0x74
 80021d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80021d6:	f7fe f815 	bl	8000204 <__aeabi_uldivmod>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4613      	mov	r3, r2
 80021e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80021e4:	4b41      	ldr	r3, [pc, #260]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	0c1b      	lsrs	r3, r3, #16
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	3301      	adds	r3, #1
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80021f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80021fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002202:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002206:	e0eb      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002208:	4b38      	ldr	r3, [pc, #224]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002210:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002214:	4b35      	ldr	r3, [pc, #212]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d06b      	beq.n	80022f8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002220:	4b32      	ldr	r3, [pc, #200]	@ (80022ec <HAL_RCC_GetSysClockFreq+0x354>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	099b      	lsrs	r3, r3, #6
 8002226:	2200      	movs	r2, #0
 8002228:	66bb      	str	r3, [r7, #104]	@ 0x68
 800222a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800222c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800222e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002232:	663b      	str	r3, [r7, #96]	@ 0x60
 8002234:	2300      	movs	r3, #0
 8002236:	667b      	str	r3, [r7, #100]	@ 0x64
 8002238:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800223c:	4622      	mov	r2, r4
 800223e:	462b      	mov	r3, r5
 8002240:	f04f 0000 	mov.w	r0, #0
 8002244:	f04f 0100 	mov.w	r1, #0
 8002248:	0159      	lsls	r1, r3, #5
 800224a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800224e:	0150      	lsls	r0, r2, #5
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4621      	mov	r1, r4
 8002256:	1a51      	subs	r1, r2, r1
 8002258:	61b9      	str	r1, [r7, #24]
 800225a:	4629      	mov	r1, r5
 800225c:	eb63 0301 	sbc.w	r3, r3, r1
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	f04f 0300 	mov.w	r3, #0
 800226a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800226e:	4659      	mov	r1, fp
 8002270:	018b      	lsls	r3, r1, #6
 8002272:	4651      	mov	r1, sl
 8002274:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002278:	4651      	mov	r1, sl
 800227a:	018a      	lsls	r2, r1, #6
 800227c:	4651      	mov	r1, sl
 800227e:	ebb2 0801 	subs.w	r8, r2, r1
 8002282:	4659      	mov	r1, fp
 8002284:	eb63 0901 	sbc.w	r9, r3, r1
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002294:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002298:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800229c:	4690      	mov	r8, r2
 800229e:	4699      	mov	r9, r3
 80022a0:	4623      	mov	r3, r4
 80022a2:	eb18 0303 	adds.w	r3, r8, r3
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	462b      	mov	r3, r5
 80022aa:	eb49 0303 	adc.w	r3, r9, r3
 80022ae:	617b      	str	r3, [r7, #20]
 80022b0:	f04f 0200 	mov.w	r2, #0
 80022b4:	f04f 0300 	mov.w	r3, #0
 80022b8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80022bc:	4629      	mov	r1, r5
 80022be:	024b      	lsls	r3, r1, #9
 80022c0:	4621      	mov	r1, r4
 80022c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022c6:	4621      	mov	r1, r4
 80022c8:	024a      	lsls	r2, r1, #9
 80022ca:	4610      	mov	r0, r2
 80022cc:	4619      	mov	r1, r3
 80022ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022d2:	2200      	movs	r2, #0
 80022d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80022d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80022d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80022dc:	f7fd ff92 	bl	8000204 <__aeabi_uldivmod>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4613      	mov	r3, r2
 80022e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80022ea:	e065      	b.n	80023b8 <HAL_RCC_GetSysClockFreq+0x420>
 80022ec:	40023800 	.word	0x40023800
 80022f0:	00f42400 	.word	0x00f42400
 80022f4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022f8:	4b3d      	ldr	r3, [pc, #244]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	099b      	lsrs	r3, r3, #6
 80022fe:	2200      	movs	r2, #0
 8002300:	4618      	mov	r0, r3
 8002302:	4611      	mov	r1, r2
 8002304:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002308:	653b      	str	r3, [r7, #80]	@ 0x50
 800230a:	2300      	movs	r3, #0
 800230c:	657b      	str	r3, [r7, #84]	@ 0x54
 800230e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002312:	4642      	mov	r2, r8
 8002314:	464b      	mov	r3, r9
 8002316:	f04f 0000 	mov.w	r0, #0
 800231a:	f04f 0100 	mov.w	r1, #0
 800231e:	0159      	lsls	r1, r3, #5
 8002320:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002324:	0150      	lsls	r0, r2, #5
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	4641      	mov	r1, r8
 800232c:	1a51      	subs	r1, r2, r1
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	4649      	mov	r1, r9
 8002332:	eb63 0301 	sbc.w	r3, r3, r1
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	f04f 0200 	mov.w	r2, #0
 800233c:	f04f 0300 	mov.w	r3, #0
 8002340:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002344:	4659      	mov	r1, fp
 8002346:	018b      	lsls	r3, r1, #6
 8002348:	4651      	mov	r1, sl
 800234a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800234e:	4651      	mov	r1, sl
 8002350:	018a      	lsls	r2, r1, #6
 8002352:	4651      	mov	r1, sl
 8002354:	1a54      	subs	r4, r2, r1
 8002356:	4659      	mov	r1, fp
 8002358:	eb63 0501 	sbc.w	r5, r3, r1
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	00eb      	lsls	r3, r5, #3
 8002366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800236a:	00e2      	lsls	r2, r4, #3
 800236c:	4614      	mov	r4, r2
 800236e:	461d      	mov	r5, r3
 8002370:	4643      	mov	r3, r8
 8002372:	18e3      	adds	r3, r4, r3
 8002374:	603b      	str	r3, [r7, #0]
 8002376:	464b      	mov	r3, r9
 8002378:	eb45 0303 	adc.w	r3, r5, r3
 800237c:	607b      	str	r3, [r7, #4]
 800237e:	f04f 0200 	mov.w	r2, #0
 8002382:	f04f 0300 	mov.w	r3, #0
 8002386:	e9d7 4500 	ldrd	r4, r5, [r7]
 800238a:	4629      	mov	r1, r5
 800238c:	028b      	lsls	r3, r1, #10
 800238e:	4621      	mov	r1, r4
 8002390:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002394:	4621      	mov	r1, r4
 8002396:	028a      	lsls	r2, r1, #10
 8002398:	4610      	mov	r0, r2
 800239a:	4619      	mov	r1, r3
 800239c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023a0:	2200      	movs	r2, #0
 80023a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023a4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80023a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023aa:	f7fd ff2b 	bl	8000204 <__aeabi_uldivmod>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	4613      	mov	r3, r2
 80023b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023b8:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	0f1b      	lsrs	r3, r3, #28
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80023c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80023ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023d6:	e003      	b.n	80023e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023d8:	4b06      	ldr	r3, [pc, #24]	@ (80023f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80023da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	37b8      	adds	r7, #184	@ 0xb8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	00f42400 	.word	0x00f42400

080023f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e28d      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 8083 	beq.w	800251e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002418:	4b94      	ldr	r3, [pc, #592]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 030c 	and.w	r3, r3, #12
 8002420:	2b04      	cmp	r3, #4
 8002422:	d019      	beq.n	8002458 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002424:	4b91      	ldr	r3, [pc, #580]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800242c:	2b08      	cmp	r3, #8
 800242e:	d106      	bne.n	800243e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002430:	4b8e      	ldr	r3, [pc, #568]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800243c:	d00c      	beq.n	8002458 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800243e:	4b8b      	ldr	r3, [pc, #556]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002446:	2b0c      	cmp	r3, #12
 8002448:	d112      	bne.n	8002470 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800244a:	4b88      	ldr	r3, [pc, #544]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002452:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002456:	d10b      	bne.n	8002470 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002458:	4b84      	ldr	r3, [pc, #528]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d05b      	beq.n	800251c <HAL_RCC_OscConfig+0x124>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d157      	bne.n	800251c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e25a      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002478:	d106      	bne.n	8002488 <HAL_RCC_OscConfig+0x90>
 800247a:	4b7c      	ldr	r3, [pc, #496]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a7b      	ldr	r2, [pc, #492]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	e01d      	b.n	80024c4 <HAL_RCC_OscConfig+0xcc>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002490:	d10c      	bne.n	80024ac <HAL_RCC_OscConfig+0xb4>
 8002492:	4b76      	ldr	r3, [pc, #472]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a75      	ldr	r2, [pc, #468]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	4b73      	ldr	r3, [pc, #460]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a72      	ldr	r2, [pc, #456]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e00b      	b.n	80024c4 <HAL_RCC_OscConfig+0xcc>
 80024ac:	4b6f      	ldr	r3, [pc, #444]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a6e      	ldr	r2, [pc, #440]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	4b6c      	ldr	r3, [pc, #432]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a6b      	ldr	r2, [pc, #428]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d013      	beq.n	80024f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024cc:	f7ff f936 	bl	800173c <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024d4:	f7ff f932 	bl	800173c <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b64      	cmp	r3, #100	@ 0x64
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e21f      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e6:	4b61      	ldr	r3, [pc, #388]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0xdc>
 80024f2:	e014      	b.n	800251e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f4:	f7ff f922 	bl	800173c <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024fc:	f7ff f91e 	bl	800173c <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	@ 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e20b      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800250e:	4b57      	ldr	r3, [pc, #348]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f0      	bne.n	80024fc <HAL_RCC_OscConfig+0x104>
 800251a:	e000      	b.n	800251e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800251c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d06f      	beq.n	800260a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800252a:	4b50      	ldr	r3, [pc, #320]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 030c 	and.w	r3, r3, #12
 8002532:	2b00      	cmp	r3, #0
 8002534:	d017      	beq.n	8002566 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002536:	4b4d      	ldr	r3, [pc, #308]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800253e:	2b08      	cmp	r3, #8
 8002540:	d105      	bne.n	800254e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002542:	4b4a      	ldr	r3, [pc, #296]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00b      	beq.n	8002566 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800254e:	4b47      	ldr	r3, [pc, #284]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002556:	2b0c      	cmp	r3, #12
 8002558:	d11c      	bne.n	8002594 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800255a:	4b44      	ldr	r3, [pc, #272]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d116      	bne.n	8002594 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002566:	4b41      	ldr	r3, [pc, #260]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d005      	beq.n	800257e <HAL_RCC_OscConfig+0x186>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d001      	beq.n	800257e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e1d3      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800257e:	4b3b      	ldr	r3, [pc, #236]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	4937      	ldr	r1, [pc, #220]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 800258e:	4313      	orrs	r3, r2
 8002590:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002592:	e03a      	b.n	800260a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d020      	beq.n	80025de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800259c:	4b34      	ldr	r3, [pc, #208]	@ (8002670 <HAL_RCC_OscConfig+0x278>)
 800259e:	2201      	movs	r2, #1
 80025a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a2:	f7ff f8cb 	bl	800173c <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025aa:	f7ff f8c7 	bl	800173c <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e1b4      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025bc:	4b2b      	ldr	r3, [pc, #172]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c8:	4b28      	ldr	r3, [pc, #160]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	4925      	ldr	r1, [pc, #148]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	600b      	str	r3, [r1, #0]
 80025dc:	e015      	b.n	800260a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025de:	4b24      	ldr	r3, [pc, #144]	@ (8002670 <HAL_RCC_OscConfig+0x278>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e4:	f7ff f8aa 	bl	800173c <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025ec:	f7ff f8a6 	bl	800173c <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e193      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025fe:	4b1b      	ldr	r3, [pc, #108]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f0      	bne.n	80025ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0308 	and.w	r3, r3, #8
 8002612:	2b00      	cmp	r3, #0
 8002614:	d036      	beq.n	8002684 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d016      	beq.n	800264c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800261e:	4b15      	ldr	r3, [pc, #84]	@ (8002674 <HAL_RCC_OscConfig+0x27c>)
 8002620:	2201      	movs	r2, #1
 8002622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002624:	f7ff f88a 	bl	800173c <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800262c:	f7ff f886 	bl	800173c <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e173      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800263e:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_RCC_OscConfig+0x274>)
 8002640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f0      	beq.n	800262c <HAL_RCC_OscConfig+0x234>
 800264a:	e01b      	b.n	8002684 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800264c:	4b09      	ldr	r3, [pc, #36]	@ (8002674 <HAL_RCC_OscConfig+0x27c>)
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002652:	f7ff f873 	bl	800173c <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002658:	e00e      	b.n	8002678 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800265a:	f7ff f86f 	bl	800173c <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d907      	bls.n	8002678 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e15c      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
 800266c:	40023800 	.word	0x40023800
 8002670:	42470000 	.word	0x42470000
 8002674:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002678:	4b8a      	ldr	r3, [pc, #552]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800267a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1ea      	bne.n	800265a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 8097 	beq.w	80027c0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002692:	2300      	movs	r3, #0
 8002694:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002696:	4b83      	ldr	r3, [pc, #524]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10f      	bne.n	80026c2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	4b7f      	ldr	r3, [pc, #508]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	4a7e      	ldr	r2, [pc, #504]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80026ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b2:	4b7c      	ldr	r3, [pc, #496]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026be:	2301      	movs	r3, #1
 80026c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c2:	4b79      	ldr	r3, [pc, #484]	@ (80028a8 <HAL_RCC_OscConfig+0x4b0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d118      	bne.n	8002700 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ce:	4b76      	ldr	r3, [pc, #472]	@ (80028a8 <HAL_RCC_OscConfig+0x4b0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a75      	ldr	r2, [pc, #468]	@ (80028a8 <HAL_RCC_OscConfig+0x4b0>)
 80026d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026da:	f7ff f82f 	bl	800173c <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026e2:	f7ff f82b 	bl	800173c <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e118      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f4:	4b6c      	ldr	r3, [pc, #432]	@ (80028a8 <HAL_RCC_OscConfig+0x4b0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d106      	bne.n	8002716 <HAL_RCC_OscConfig+0x31e>
 8002708:	4b66      	ldr	r3, [pc, #408]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800270a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270c:	4a65      	ldr	r2, [pc, #404]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800270e:	f043 0301 	orr.w	r3, r3, #1
 8002712:	6713      	str	r3, [r2, #112]	@ 0x70
 8002714:	e01c      	b.n	8002750 <HAL_RCC_OscConfig+0x358>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b05      	cmp	r3, #5
 800271c:	d10c      	bne.n	8002738 <HAL_RCC_OscConfig+0x340>
 800271e:	4b61      	ldr	r3, [pc, #388]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002722:	4a60      	ldr	r2, [pc, #384]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002724:	f043 0304 	orr.w	r3, r3, #4
 8002728:	6713      	str	r3, [r2, #112]	@ 0x70
 800272a:	4b5e      	ldr	r3, [pc, #376]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800272c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800272e:	4a5d      	ldr	r2, [pc, #372]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6713      	str	r3, [r2, #112]	@ 0x70
 8002736:	e00b      	b.n	8002750 <HAL_RCC_OscConfig+0x358>
 8002738:	4b5a      	ldr	r3, [pc, #360]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800273a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800273c:	4a59      	ldr	r2, [pc, #356]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800273e:	f023 0301 	bic.w	r3, r3, #1
 8002742:	6713      	str	r3, [r2, #112]	@ 0x70
 8002744:	4b57      	ldr	r3, [pc, #348]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002748:	4a56      	ldr	r2, [pc, #344]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800274a:	f023 0304 	bic.w	r3, r3, #4
 800274e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d015      	beq.n	8002784 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002758:	f7fe fff0 	bl	800173c <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800275e:	e00a      	b.n	8002776 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002760:	f7fe ffec 	bl	800173c <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e0d7      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002776:	4b4b      	ldr	r3, [pc, #300]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0ee      	beq.n	8002760 <HAL_RCC_OscConfig+0x368>
 8002782:	e014      	b.n	80027ae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002784:	f7fe ffda 	bl	800173c <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800278a:	e00a      	b.n	80027a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800278c:	f7fe ffd6 	bl	800173c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e0c1      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027a2:	4b40      	ldr	r3, [pc, #256]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80027a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1ee      	bne.n	800278c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027ae:	7dfb      	ldrb	r3, [r7, #23]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d105      	bne.n	80027c0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027b4:	4b3b      	ldr	r3, [pc, #236]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80027b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b8:	4a3a      	ldr	r2, [pc, #232]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80027ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 80ad 	beq.w	8002924 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ca:	4b36      	ldr	r3, [pc, #216]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d060      	beq.n	8002898 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d145      	bne.n	800286a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027de:	4b33      	ldr	r3, [pc, #204]	@ (80028ac <HAL_RCC_OscConfig+0x4b4>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e4:	f7fe ffaa 	bl	800173c <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ec:	f7fe ffa6 	bl	800173c <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e093      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fe:	4b29      	ldr	r3, [pc, #164]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69da      	ldr	r2, [r3, #28]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a1b      	ldr	r3, [r3, #32]
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	019b      	lsls	r3, r3, #6
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	3b01      	subs	r3, #1
 8002824:	041b      	lsls	r3, r3, #16
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282c:	061b      	lsls	r3, r3, #24
 800282e:	431a      	orrs	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002834:	071b      	lsls	r3, r3, #28
 8002836:	491b      	ldr	r1, [pc, #108]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 8002838:	4313      	orrs	r3, r2
 800283a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800283c:	4b1b      	ldr	r3, [pc, #108]	@ (80028ac <HAL_RCC_OscConfig+0x4b4>)
 800283e:	2201      	movs	r2, #1
 8002840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002842:	f7fe ff7b 	bl	800173c <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800284a:	f7fe ff77 	bl	800173c <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e064      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800285c:	4b11      	ldr	r3, [pc, #68]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x452>
 8002868:	e05c      	b.n	8002924 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286a:	4b10      	ldr	r3, [pc, #64]	@ (80028ac <HAL_RCC_OscConfig+0x4b4>)
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002870:	f7fe ff64 	bl	800173c <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002878:	f7fe ff60 	bl	800173c <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e04d      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800288a:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <HAL_RCC_OscConfig+0x4ac>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1f0      	bne.n	8002878 <HAL_RCC_OscConfig+0x480>
 8002896:	e045      	b.n	8002924 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d107      	bne.n	80028b0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e040      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
 80028a4:	40023800 	.word	0x40023800
 80028a8:	40007000 	.word	0x40007000
 80028ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002930 <HAL_RCC_OscConfig+0x538>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d030      	beq.n	8002920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d129      	bne.n	8002920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d122      	bne.n	8002920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80028e0:	4013      	ands	r3, r2
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d119      	bne.n	8002920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f6:	085b      	lsrs	r3, r3, #1
 80028f8:	3b01      	subs	r3, #1
 80028fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d10f      	bne.n	8002920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800290c:	429a      	cmp	r2, r3
 800290e:	d107      	bne.n	8002920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800291c:	429a      	cmp	r2, r3
 800291e:	d001      	beq.n	8002924 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e000      	b.n	8002926 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40023800 	.word	0x40023800

08002934 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e07b      	b.n	8002a3e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294a:	2b00      	cmp	r3, #0
 800294c:	d108      	bne.n	8002960 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002956:	d009      	beq.n	800296c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	61da      	str	r2, [r3, #28]
 800295e:	e005      	b.n	800296c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d106      	bne.n	800298c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7fe fd76 	bl	8001478 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2202      	movs	r2, #2
 8002990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80029b4:	431a      	orrs	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	431a      	orrs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	431a      	orrs	r2, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029dc:	431a      	orrs	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029f0:	ea42 0103 	orr.w	r1, r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	0c1b      	lsrs	r3, r3, #16
 8002a0a:	f003 0104 	and.w	r1, r3, #4
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	f003 0210 	and.w	r2, r3, #16
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	69da      	ldr	r2, [r3, #28]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e042      	b.n	8002ade <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d106      	bne.n	8002a72 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f7fe fd4b 	bl	8001508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2224      	movs	r2, #36	@ 0x24
 8002a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a88:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f82c 	bl	8002ae8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	691a      	ldr	r2, [r3, #16]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a9e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002aae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002abe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2220      	movs	r2, #32
 8002aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
	...

08002ae8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002aec:	b0c0      	sub	sp, #256	@ 0x100
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b04:	68d9      	ldr	r1, [r3, #12]
 8002b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	ea40 0301 	orr.w	r3, r0, r1
 8002b10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	431a      	orrs	r2, r3
 8002b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002b40:	f021 010c 	bic.w	r1, r1, #12
 8002b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b4e:	430b      	orrs	r3, r1
 8002b50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b62:	6999      	ldr	r1, [r3, #24]
 8002b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	ea40 0301 	orr.w	r3, r0, r1
 8002b6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	4b8f      	ldr	r3, [pc, #572]	@ (8002db4 <UART_SetConfig+0x2cc>)
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d005      	beq.n	8002b88 <UART_SetConfig+0xa0>
 8002b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	4b8d      	ldr	r3, [pc, #564]	@ (8002db8 <UART_SetConfig+0x2d0>)
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d104      	bne.n	8002b92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b88:	f7ff f9f2 	bl	8001f70 <HAL_RCC_GetPCLK2Freq>
 8002b8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002b90:	e003      	b.n	8002b9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b92:	f7ff f9d9 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 8002b96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b9e:	69db      	ldr	r3, [r3, #28]
 8002ba0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ba4:	f040 810c 	bne.w	8002dc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ba8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bac:	2200      	movs	r2, #0
 8002bae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002bb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002bb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002bba:	4622      	mov	r2, r4
 8002bbc:	462b      	mov	r3, r5
 8002bbe:	1891      	adds	r1, r2, r2
 8002bc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002bc2:	415b      	adcs	r3, r3
 8002bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002bc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002bca:	4621      	mov	r1, r4
 8002bcc:	eb12 0801 	adds.w	r8, r2, r1
 8002bd0:	4629      	mov	r1, r5
 8002bd2:	eb43 0901 	adc.w	r9, r3, r1
 8002bd6:	f04f 0200 	mov.w	r2, #0
 8002bda:	f04f 0300 	mov.w	r3, #0
 8002bde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002be2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002be6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bea:	4690      	mov	r8, r2
 8002bec:	4699      	mov	r9, r3
 8002bee:	4623      	mov	r3, r4
 8002bf0:	eb18 0303 	adds.w	r3, r8, r3
 8002bf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002bf8:	462b      	mov	r3, r5
 8002bfa:	eb49 0303 	adc.w	r3, r9, r3
 8002bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002c12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c16:	460b      	mov	r3, r1
 8002c18:	18db      	adds	r3, r3, r3
 8002c1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	eb42 0303 	adc.w	r3, r2, r3
 8002c22:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002c28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002c2c:	f7fd faea 	bl	8000204 <__aeabi_uldivmod>
 8002c30:	4602      	mov	r2, r0
 8002c32:	460b      	mov	r3, r1
 8002c34:	4b61      	ldr	r3, [pc, #388]	@ (8002dbc <UART_SetConfig+0x2d4>)
 8002c36:	fba3 2302 	umull	r2, r3, r3, r2
 8002c3a:	095b      	lsrs	r3, r3, #5
 8002c3c:	011c      	lsls	r4, r3, #4
 8002c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c42:	2200      	movs	r2, #0
 8002c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002c50:	4642      	mov	r2, r8
 8002c52:	464b      	mov	r3, r9
 8002c54:	1891      	adds	r1, r2, r2
 8002c56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002c58:	415b      	adcs	r3, r3
 8002c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c60:	4641      	mov	r1, r8
 8002c62:	eb12 0a01 	adds.w	sl, r2, r1
 8002c66:	4649      	mov	r1, r9
 8002c68:	eb43 0b01 	adc.w	fp, r3, r1
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c80:	4692      	mov	sl, r2
 8002c82:	469b      	mov	fp, r3
 8002c84:	4643      	mov	r3, r8
 8002c86:	eb1a 0303 	adds.w	r3, sl, r3
 8002c8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c8e:	464b      	mov	r3, r9
 8002c90:	eb4b 0303 	adc.w	r3, fp, r3
 8002c94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002ca4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002ca8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002cac:	460b      	mov	r3, r1
 8002cae:	18db      	adds	r3, r3, r3
 8002cb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	eb42 0303 	adc.w	r3, r2, r3
 8002cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002cbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002cc2:	f7fd fa9f 	bl	8000204 <__aeabi_uldivmod>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8002dbc <UART_SetConfig+0x2d4>)
 8002cce:	fba3 2301 	umull	r2, r3, r3, r1
 8002cd2:	095b      	lsrs	r3, r3, #5
 8002cd4:	2264      	movs	r2, #100	@ 0x64
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	1acb      	subs	r3, r1, r3
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002ce2:	4b36      	ldr	r3, [pc, #216]	@ (8002dbc <UART_SetConfig+0x2d4>)
 8002ce4:	fba3 2302 	umull	r2, r3, r3, r2
 8002ce8:	095b      	lsrs	r3, r3, #5
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002cf0:	441c      	add	r4, r3
 8002cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002cfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002d00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002d04:	4642      	mov	r2, r8
 8002d06:	464b      	mov	r3, r9
 8002d08:	1891      	adds	r1, r2, r2
 8002d0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d0c:	415b      	adcs	r3, r3
 8002d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d14:	4641      	mov	r1, r8
 8002d16:	1851      	adds	r1, r2, r1
 8002d18:	6339      	str	r1, [r7, #48]	@ 0x30
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	414b      	adcs	r3, r1
 8002d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002d2c:	4659      	mov	r1, fp
 8002d2e:	00cb      	lsls	r3, r1, #3
 8002d30:	4651      	mov	r1, sl
 8002d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d36:	4651      	mov	r1, sl
 8002d38:	00ca      	lsls	r2, r1, #3
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4603      	mov	r3, r0
 8002d40:	4642      	mov	r2, r8
 8002d42:	189b      	adds	r3, r3, r2
 8002d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d48:	464b      	mov	r3, r9
 8002d4a:	460a      	mov	r2, r1
 8002d4c:	eb42 0303 	adc.w	r3, r2, r3
 8002d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002d68:	460b      	mov	r3, r1
 8002d6a:	18db      	adds	r3, r3, r3
 8002d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d6e:	4613      	mov	r3, r2
 8002d70:	eb42 0303 	adc.w	r3, r2, r3
 8002d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002d7e:	f7fd fa41 	bl	8000204 <__aeabi_uldivmod>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4b0d      	ldr	r3, [pc, #52]	@ (8002dbc <UART_SetConfig+0x2d4>)
 8002d88:	fba3 1302 	umull	r1, r3, r3, r2
 8002d8c:	095b      	lsrs	r3, r3, #5
 8002d8e:	2164      	movs	r1, #100	@ 0x64
 8002d90:	fb01 f303 	mul.w	r3, r1, r3
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	3332      	adds	r3, #50	@ 0x32
 8002d9a:	4a08      	ldr	r2, [pc, #32]	@ (8002dbc <UART_SetConfig+0x2d4>)
 8002d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002da0:	095b      	lsrs	r3, r3, #5
 8002da2:	f003 0207 	and.w	r2, r3, #7
 8002da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4422      	add	r2, r4
 8002dae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002db0:	e106      	b.n	8002fc0 <UART_SetConfig+0x4d8>
 8002db2:	bf00      	nop
 8002db4:	40011000 	.word	0x40011000
 8002db8:	40011400 	.word	0x40011400
 8002dbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002dc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002dca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002dce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002dd2:	4642      	mov	r2, r8
 8002dd4:	464b      	mov	r3, r9
 8002dd6:	1891      	adds	r1, r2, r2
 8002dd8:	6239      	str	r1, [r7, #32]
 8002dda:	415b      	adcs	r3, r3
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002de2:	4641      	mov	r1, r8
 8002de4:	1854      	adds	r4, r2, r1
 8002de6:	4649      	mov	r1, r9
 8002de8:	eb43 0501 	adc.w	r5, r3, r1
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	00eb      	lsls	r3, r5, #3
 8002df6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dfa:	00e2      	lsls	r2, r4, #3
 8002dfc:	4614      	mov	r4, r2
 8002dfe:	461d      	mov	r5, r3
 8002e00:	4643      	mov	r3, r8
 8002e02:	18e3      	adds	r3, r4, r3
 8002e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e08:	464b      	mov	r3, r9
 8002e0a:	eb45 0303 	adc.w	r3, r5, r3
 8002e0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e22:	f04f 0200 	mov.w	r2, #0
 8002e26:	f04f 0300 	mov.w	r3, #0
 8002e2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e2e:	4629      	mov	r1, r5
 8002e30:	008b      	lsls	r3, r1, #2
 8002e32:	4621      	mov	r1, r4
 8002e34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e38:	4621      	mov	r1, r4
 8002e3a:	008a      	lsls	r2, r1, #2
 8002e3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002e40:	f7fd f9e0 	bl	8000204 <__aeabi_uldivmod>
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	4b60      	ldr	r3, [pc, #384]	@ (8002fcc <UART_SetConfig+0x4e4>)
 8002e4a:	fba3 2302 	umull	r2, r3, r3, r2
 8002e4e:	095b      	lsrs	r3, r3, #5
 8002e50:	011c      	lsls	r4, r3, #4
 8002e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e56:	2200      	movs	r2, #0
 8002e58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002e60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002e64:	4642      	mov	r2, r8
 8002e66:	464b      	mov	r3, r9
 8002e68:	1891      	adds	r1, r2, r2
 8002e6a:	61b9      	str	r1, [r7, #24]
 8002e6c:	415b      	adcs	r3, r3
 8002e6e:	61fb      	str	r3, [r7, #28]
 8002e70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e74:	4641      	mov	r1, r8
 8002e76:	1851      	adds	r1, r2, r1
 8002e78:	6139      	str	r1, [r7, #16]
 8002e7a:	4649      	mov	r1, r9
 8002e7c:	414b      	adcs	r3, r1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e8c:	4659      	mov	r1, fp
 8002e8e:	00cb      	lsls	r3, r1, #3
 8002e90:	4651      	mov	r1, sl
 8002e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e96:	4651      	mov	r1, sl
 8002e98:	00ca      	lsls	r2, r1, #3
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	4642      	mov	r2, r8
 8002ea2:	189b      	adds	r3, r3, r2
 8002ea4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ea8:	464b      	mov	r3, r9
 8002eaa:	460a      	mov	r2, r1
 8002eac:	eb42 0303 	adc.w	r3, r2, r3
 8002eb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ebe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	f04f 0300 	mov.w	r3, #0
 8002ec8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002ecc:	4649      	mov	r1, r9
 8002ece:	008b      	lsls	r3, r1, #2
 8002ed0:	4641      	mov	r1, r8
 8002ed2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ed6:	4641      	mov	r1, r8
 8002ed8:	008a      	lsls	r2, r1, #2
 8002eda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002ede:	f7fd f991 	bl	8000204 <__aeabi_uldivmod>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4b38      	ldr	r3, [pc, #224]	@ (8002fcc <UART_SetConfig+0x4e4>)
 8002eea:	fba3 2301 	umull	r2, r3, r3, r1
 8002eee:	095b      	lsrs	r3, r3, #5
 8002ef0:	2264      	movs	r2, #100	@ 0x64
 8002ef2:	fb02 f303 	mul.w	r3, r2, r3
 8002ef6:	1acb      	subs	r3, r1, r3
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	3332      	adds	r3, #50	@ 0x32
 8002efc:	4a33      	ldr	r2, [pc, #204]	@ (8002fcc <UART_SetConfig+0x4e4>)
 8002efe:	fba2 2303 	umull	r2, r3, r2, r3
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f08:	441c      	add	r4, r3
 8002f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f0e:	2200      	movs	r2, #0
 8002f10:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f12:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002f18:	4642      	mov	r2, r8
 8002f1a:	464b      	mov	r3, r9
 8002f1c:	1891      	adds	r1, r2, r2
 8002f1e:	60b9      	str	r1, [r7, #8]
 8002f20:	415b      	adcs	r3, r3
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f28:	4641      	mov	r1, r8
 8002f2a:	1851      	adds	r1, r2, r1
 8002f2c:	6039      	str	r1, [r7, #0]
 8002f2e:	4649      	mov	r1, r9
 8002f30:	414b      	adcs	r3, r1
 8002f32:	607b      	str	r3, [r7, #4]
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	f04f 0300 	mov.w	r3, #0
 8002f3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f40:	4659      	mov	r1, fp
 8002f42:	00cb      	lsls	r3, r1, #3
 8002f44:	4651      	mov	r1, sl
 8002f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f4a:	4651      	mov	r1, sl
 8002f4c:	00ca      	lsls	r2, r1, #3
 8002f4e:	4610      	mov	r0, r2
 8002f50:	4619      	mov	r1, r3
 8002f52:	4603      	mov	r3, r0
 8002f54:	4642      	mov	r2, r8
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f5a:	464b      	mov	r3, r9
 8002f5c:	460a      	mov	r2, r1
 8002f5e:	eb42 0303 	adc.w	r3, r2, r3
 8002f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002f7c:	4649      	mov	r1, r9
 8002f7e:	008b      	lsls	r3, r1, #2
 8002f80:	4641      	mov	r1, r8
 8002f82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f86:	4641      	mov	r1, r8
 8002f88:	008a      	lsls	r2, r1, #2
 8002f8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002f8e:	f7fd f939 	bl	8000204 <__aeabi_uldivmod>
 8002f92:	4602      	mov	r2, r0
 8002f94:	460b      	mov	r3, r1
 8002f96:	4b0d      	ldr	r3, [pc, #52]	@ (8002fcc <UART_SetConfig+0x4e4>)
 8002f98:	fba3 1302 	umull	r1, r3, r3, r2
 8002f9c:	095b      	lsrs	r3, r3, #5
 8002f9e:	2164      	movs	r1, #100	@ 0x64
 8002fa0:	fb01 f303 	mul.w	r3, r1, r3
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	3332      	adds	r3, #50	@ 0x32
 8002faa:	4a08      	ldr	r2, [pc, #32]	@ (8002fcc <UART_SetConfig+0x4e4>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	095b      	lsrs	r3, r3, #5
 8002fb2:	f003 020f 	and.w	r2, r3, #15
 8002fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4422      	add	r2, r4
 8002fbe:	609a      	str	r2, [r3, #8]
}
 8002fc0:	bf00      	nop
 8002fc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fcc:	51eb851f 	.word	0x51eb851f

08002fd0 <memset>:
 8002fd0:	4402      	add	r2, r0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d100      	bne.n	8002fda <memset+0xa>
 8002fd8:	4770      	bx	lr
 8002fda:	f803 1b01 	strb.w	r1, [r3], #1
 8002fde:	e7f9      	b.n	8002fd4 <memset+0x4>

08002fe0 <__libc_init_array>:
 8002fe0:	b570      	push	{r4, r5, r6, lr}
 8002fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8003018 <__libc_init_array+0x38>)
 8002fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800301c <__libc_init_array+0x3c>)
 8002fe6:	1b64      	subs	r4, r4, r5
 8002fe8:	10a4      	asrs	r4, r4, #2
 8002fea:	2600      	movs	r6, #0
 8002fec:	42a6      	cmp	r6, r4
 8002fee:	d109      	bne.n	8003004 <__libc_init_array+0x24>
 8002ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8003020 <__libc_init_array+0x40>)
 8002ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8003024 <__libc_init_array+0x44>)
 8002ff4:	f000 f818 	bl	8003028 <_init>
 8002ff8:	1b64      	subs	r4, r4, r5
 8002ffa:	10a4      	asrs	r4, r4, #2
 8002ffc:	2600      	movs	r6, #0
 8002ffe:	42a6      	cmp	r6, r4
 8003000:	d105      	bne.n	800300e <__libc_init_array+0x2e>
 8003002:	bd70      	pop	{r4, r5, r6, pc}
 8003004:	f855 3b04 	ldr.w	r3, [r5], #4
 8003008:	4798      	blx	r3
 800300a:	3601      	adds	r6, #1
 800300c:	e7ee      	b.n	8002fec <__libc_init_array+0xc>
 800300e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003012:	4798      	blx	r3
 8003014:	3601      	adds	r6, #1
 8003016:	e7f2      	b.n	8002ffe <__libc_init_array+0x1e>
 8003018:	080032a8 	.word	0x080032a8
 800301c:	080032a8 	.word	0x080032a8
 8003020:	080032a8 	.word	0x080032a8
 8003024:	080032ac 	.word	0x080032ac

08003028 <_init>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	bf00      	nop
 800302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800302e:	bc08      	pop	{r3}
 8003030:	469e      	mov	lr, r3
 8003032:	4770      	bx	lr

08003034 <_fini>:
 8003034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003036:	bf00      	nop
 8003038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800303a:	bc08      	pop	{r3}
 800303c:	469e      	mov	lr, r3
 800303e:	4770      	bx	lr
