
BLDC_MOTOR_CONTROL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000083c  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800096c  08000974  00001974  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800096c  0800096c  00001974  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800096c  0800096c  00001974  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800096c  08000974  00001974  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800096c  0800096c  0000196c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000970  08000970  00001970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001974  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000974  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000974  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00001974  2**0
                  CONTENTS, READONLY
 12 .debug_info   000010c8  00000000  00000000  0000199d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000054a  00000000  00000000  00002a65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000128  00000000  00000000  00002fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000c5  00000000  00000000  000030d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000102db  00000000  00000000  0000319d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001be7  00000000  00000000  00013478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054ae3  00000000  00000000  0001505f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00069b42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002a4  00000000  00000000  00069b88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00069e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000954 	.word	0x08000954

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000954 	.word	0x08000954

08000170 <low_sides_off>:

void commutation(uint8_t hall);

/* Turn OFF all low-side MOSFETs */
static inline void low_sides_off(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
    GPIOB->BRR = LS_OFF_A | LS_OFF_B | LS_OFF_C;
 8000174:	4b03      	ldr	r3, [pc, #12]	@ (8000184 <low_sides_off+0x14>)
 8000176:	2238      	movs	r2, #56	@ 0x38
 8000178:	615a      	str	r2, [r3, #20]
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	bc80      	pop	{r7}
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	40010c00 	.word	0x40010c00

08000188 <high_sides_off>:


/* Disable all high-side PWM outputs */
static inline void high_sides_off(void)
{
 8000188:	b480      	push	{r7}
 800018a:	af00      	add	r7, sp, #0
    TIM1->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E);
 800018c:	4b05      	ldr	r3, [pc, #20]	@ (80001a4 <high_sides_off+0x1c>)
 800018e:	6a1b      	ldr	r3, [r3, #32]
 8000190:	4a04      	ldr	r2, [pc, #16]	@ (80001a4 <high_sides_off+0x1c>)
 8000192:	f423 7388 	bic.w	r3, r3, #272	@ 0x110
 8000196:	f023 0301 	bic.w	r3, r3, #1
 800019a:	6213      	str	r3, [r2, #32]
}
 800019c:	bf00      	nop
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	40012c00 	.word	0x40012c00

080001a8 <commutation>:
 *      Author: Admin
 */
#include "main.h"
//commutation acroding to the sectors
void commutation(uint8_t hall)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b084      	sub	sp, #16
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	4603      	mov	r3, r0
 80001b0:	71fb      	strb	r3, [r7, #7]
	uint16_t duty=pwm_mapping();
 80001b2:	f000 f899 	bl	80002e8 <pwm_mapping>
 80001b6:	4603      	mov	r3, r0
 80001b8:	81fb      	strh	r3, [r7, #14]

	// Turn everything off first
	high_sides_off();
 80001ba:	f7ff ffe5 	bl	8000188 <high_sides_off>
	low_sides_off();
 80001be:	f7ff ffd7 	bl	8000170 <low_sides_off>

	// Clear CCR registers to avoid glitches
	TIM1->CCR1 = 0;
 80001c2:	4b38      	ldr	r3, [pc, #224]	@ (80002a4 <commutation+0xfc>)
 80001c4:	2200      	movs	r2, #0
 80001c6:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = 0;
 80001c8:	4b36      	ldr	r3, [pc, #216]	@ (80002a4 <commutation+0xfc>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = 0;
 80001ce:	4b35      	ldr	r3, [pc, #212]	@ (80002a4 <commutation+0xfc>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	63da      	str	r2, [r3, #60]	@ 0x3c

	//ignore if very low duty
	if(duty<50)
 80001d4:	89fb      	ldrh	r3, [r7, #14]
 80001d6:	2b31      	cmp	r3, #49	@ 0x31
 80001d8:	d960      	bls.n	800029c <commutation+0xf4>
		return ;
	}


	//commutation according state of hall sensors
	switch (hall)
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	3b01      	subs	r3, #1
 80001de:	2b05      	cmp	r3, #5
 80001e0:	d85d      	bhi.n	800029e <commutation+0xf6>
 80001e2:	a201      	add	r2, pc, #4	@ (adr r2, 80001e8 <commutation+0x40>)
 80001e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001e8:	0800024f 	.word	0x0800024f
 80001ec:	08000283 	.word	0x08000283
 80001f0:	08000269 	.word	0x08000269
 80001f4:	0800021b 	.word	0x0800021b
 80001f8:	08000235 	.word	0x08000235
 80001fc:	08000201 	.word	0x08000201
	{

	case SECTOR1:   // Sector 1 → A+, B-

		TIM1->CCR1=duty;
 8000200:	4a28      	ldr	r2, [pc, #160]	@ (80002a4 <commutation+0xfc>)
 8000202:	89fb      	ldrh	r3, [r7, #14]
 8000204:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM1->CCER |= TIM_CCER_CC1E;
 8000206:	4b27      	ldr	r3, [pc, #156]	@ (80002a4 <commutation+0xfc>)
 8000208:	6a1b      	ldr	r3, [r3, #32]
 800020a:	4a26      	ldr	r2, [pc, #152]	@ (80002a4 <commutation+0xfc>)
 800020c:	f043 0301 	orr.w	r3, r3, #1
 8000210:	6213      	str	r3, [r2, #32]
		GPIOB->BSRR = LS_B;
 8000212:	4b25      	ldr	r3, [pc, #148]	@ (80002a8 <commutation+0x100>)
 8000214:	2210      	movs	r2, #16
 8000216:	611a      	str	r2, [r3, #16]
		break;
 8000218:	e041      	b.n	800029e <commutation+0xf6>

	case SECTOR2:   // Sector 2 → A+, C-

		 TIM1->CCR1 = duty;
 800021a:	4a22      	ldr	r2, [pc, #136]	@ (80002a4 <commutation+0xfc>)
 800021c:	89fb      	ldrh	r3, [r7, #14]
 800021e:	6353      	str	r3, [r2, #52]	@ 0x34
		 TIM1->CCER |= TIM_CCER_CC1E;
 8000220:	4b20      	ldr	r3, [pc, #128]	@ (80002a4 <commutation+0xfc>)
 8000222:	6a1b      	ldr	r3, [r3, #32]
 8000224:	4a1f      	ldr	r2, [pc, #124]	@ (80002a4 <commutation+0xfc>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_C;
 800022c:	4b1e      	ldr	r3, [pc, #120]	@ (80002a8 <commutation+0x100>)
 800022e:	2220      	movs	r2, #32
 8000230:	611a      	str	r2, [r3, #16]
		 break;
 8000232:	e034      	b.n	800029e <commutation+0xf6>

	case SECTOR3:  // Sector 3 → B+, C-

		 TIM1->CCR2 = duty;
 8000234:	4a1b      	ldr	r2, [pc, #108]	@ (80002a4 <commutation+0xfc>)
 8000236:	89fb      	ldrh	r3, [r7, #14]
 8000238:	6393      	str	r3, [r2, #56]	@ 0x38
		 TIM1->CCER |= TIM_CCER_CC2E;
 800023a:	4b1a      	ldr	r3, [pc, #104]	@ (80002a4 <commutation+0xfc>)
 800023c:	6a1b      	ldr	r3, [r3, #32]
 800023e:	4a19      	ldr	r2, [pc, #100]	@ (80002a4 <commutation+0xfc>)
 8000240:	f043 0310 	orr.w	r3, r3, #16
 8000244:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_C;
 8000246:	4b18      	ldr	r3, [pc, #96]	@ (80002a8 <commutation+0x100>)
 8000248:	2220      	movs	r2, #32
 800024a:	611a      	str	r2, [r3, #16]
		 break;
 800024c:	e027      	b.n	800029e <commutation+0xf6>

	case SECTOR4:  // Sector 4 → B+, A-

		 TIM1->CCR2 = duty;
 800024e:	4a15      	ldr	r2, [pc, #84]	@ (80002a4 <commutation+0xfc>)
 8000250:	89fb      	ldrh	r3, [r7, #14]
 8000252:	6393      	str	r3, [r2, #56]	@ 0x38
		 TIM1->CCER |= TIM_CCER_CC2E;
 8000254:	4b13      	ldr	r3, [pc, #76]	@ (80002a4 <commutation+0xfc>)
 8000256:	6a1b      	ldr	r3, [r3, #32]
 8000258:	4a12      	ldr	r2, [pc, #72]	@ (80002a4 <commutation+0xfc>)
 800025a:	f043 0310 	orr.w	r3, r3, #16
 800025e:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_A;
 8000260:	4b11      	ldr	r3, [pc, #68]	@ (80002a8 <commutation+0x100>)
 8000262:	2208      	movs	r2, #8
 8000264:	611a      	str	r2, [r3, #16]
		 break;
 8000266:	e01a      	b.n	800029e <commutation+0xf6>

	case SECTOR5:   // Sector 5 → C+, A

		 TIM1->CCR3 = duty;
 8000268:	4a0e      	ldr	r2, [pc, #56]	@ (80002a4 <commutation+0xfc>)
 800026a:	89fb      	ldrh	r3, [r7, #14]
 800026c:	63d3      	str	r3, [r2, #60]	@ 0x3c
		 TIM1->CCER |= TIM_CCER_CC3E;
 800026e:	4b0d      	ldr	r3, [pc, #52]	@ (80002a4 <commutation+0xfc>)
 8000270:	6a1b      	ldr	r3, [r3, #32]
 8000272:	4a0c      	ldr	r2, [pc, #48]	@ (80002a4 <commutation+0xfc>)
 8000274:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000278:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_A;
 800027a:	4b0b      	ldr	r3, [pc, #44]	@ (80002a8 <commutation+0x100>)
 800027c:	2208      	movs	r2, #8
 800027e:	611a      	str	r2, [r3, #16]
		 break;
 8000280:	e00d      	b.n	800029e <commutation+0xf6>

	case SECTOR6:  // Sector 6 → C+, B-

		 TIM1->CCR3 = duty;
 8000282:	4a08      	ldr	r2, [pc, #32]	@ (80002a4 <commutation+0xfc>)
 8000284:	89fb      	ldrh	r3, [r7, #14]
 8000286:	63d3      	str	r3, [r2, #60]	@ 0x3c
		 TIM1->CCER |= TIM_CCER_CC3E;
 8000288:	4b06      	ldr	r3, [pc, #24]	@ (80002a4 <commutation+0xfc>)
 800028a:	6a1b      	ldr	r3, [r3, #32]
 800028c:	4a05      	ldr	r2, [pc, #20]	@ (80002a4 <commutation+0xfc>)
 800028e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000292:	6213      	str	r3, [r2, #32]
		 GPIOB->BSRR = LS_B;
 8000294:	4b04      	ldr	r3, [pc, #16]	@ (80002a8 <commutation+0x100>)
 8000296:	2210      	movs	r2, #16
 8000298:	611a      	str	r2, [r3, #16]
		 break;
 800029a:	e000      	b.n	800029e <commutation+0xf6>
		return ;
 800029c:	bf00      	nop

	}
}
 800029e:	3710      	adds	r7, #16
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	40012c00 	.word	0x40012c00
 80002a8:	40010c00 	.word	0x40010c00

080002ac <adc_read>:
 *      Author: Admin
 */
#include "main.h"

uint16_t adc_read(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
	//Start adc conversion
	ADC1->CR2|=ADC_CR2_ADON;
 80002b0:	4b0c      	ldr	r3, [pc, #48]	@ (80002e4 <adc_read+0x38>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	4a0b      	ldr	r2, [pc, #44]	@ (80002e4 <adc_read+0x38>)
 80002b6:	f043 0301 	orr.w	r3, r3, #1
 80002ba:	6093      	str	r3, [r2, #8]
	ADC1->CR2|=ADC_CR2_SWSTART;
 80002bc:	4b09      	ldr	r3, [pc, #36]	@ (80002e4 <adc_read+0x38>)
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	4a08      	ldr	r2, [pc, #32]	@ (80002e4 <adc_read+0x38>)
 80002c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002c6:	6093      	str	r3, [r2, #8]

	//wait till end of conversion
	while(!(ADC1->SR & ADC_SR_EOC));
 80002c8:	bf00      	nop
 80002ca:	4b06      	ldr	r3, [pc, #24]	@ (80002e4 <adc_read+0x38>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f003 0302 	and.w	r3, r3, #2
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d0f9      	beq.n	80002ca <adc_read+0x1e>
	return (uint16_t) ADC1->DR;        //readind Data register of adc it also clears eoc
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <adc_read+0x38>)
 80002d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002da:	b29b      	uxth	r3, r3
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	40012400 	.word	0x40012400

080002e8 <pwm_mapping>:

uint16_t pwm_mapping(void){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0

	uint16_t adc_value=adc_read();
 80002ee:	f7ff ffdd 	bl	80002ac <adc_read>
 80002f2:	4603      	mov	r3, r0
 80002f4:	80fb      	strh	r3, [r7, #6]
	if(adc_value>4095)
 80002f6:	88fb      	ldrh	r3, [r7, #6]
 80002f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80002fc:	d302      	bcc.n	8000304 <pwm_mapping+0x1c>
	{
		adc_value=4095;
 80002fe:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000302:	80fb      	strh	r3, [r7, #6]
	}

	//duty = (adc * PWM_MAX)/ADC_MAx
	uint16_t duty=(adc_value*(TIM1->ARR))/4095;
 8000304:	88fb      	ldrh	r3, [r7, #6]
 8000306:	4a08      	ldr	r2, [pc, #32]	@ (8000328 <pwm_mapping+0x40>)
 8000308:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800030a:	fb03 f202 	mul.w	r2, r3, r2
 800030e:	4b07      	ldr	r3, [pc, #28]	@ (800032c <pwm_mapping+0x44>)
 8000310:	fba3 1302 	umull	r1, r3, r3, r2
 8000314:	1ad2      	subs	r2, r2, r3
 8000316:	0852      	lsrs	r2, r2, #1
 8000318:	4413      	add	r3, r2
 800031a:	0adb      	lsrs	r3, r3, #11
 800031c:	80bb      	strh	r3, [r7, #4]

	return duty;
 800031e:	88bb      	ldrh	r3, [r7, #4]

}
 8000320:	4618      	mov	r0, r3
 8000322:	3708      	adds	r7, #8
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	40012c00 	.word	0x40012c00
 800032c:	00100101 	.word	0x00100101

08000330 <read_hall>:

// Read hall states: PA0=HA, PA1=HB, PA2=HC
uint8_t read_hall(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
    return (uint8_t)(GPIOA->IDR & 0x07);
 8000334:	4b04      	ldr	r3, [pc, #16]	@ (8000348 <read_hall+0x18>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	b2db      	uxtb	r3, r3
 800033a:	f003 0307 	and.w	r3, r3, #7
 800033e:	b2db      	uxtb	r3, r3
}
 8000340:	4618      	mov	r0, r3
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr
 8000348:	40010800 	.word	0x40010800

0800034c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	4603      	mov	r3, r0
 8000354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800035a:	2b00      	cmp	r3, #0
 800035c:	db0b      	blt.n	8000376 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800035e:	79fb      	ldrb	r3, [r7, #7]
 8000360:	f003 021f 	and.w	r2, r3, #31
 8000364:	4906      	ldr	r1, [pc, #24]	@ (8000380 <__NVIC_EnableIRQ+0x34>)
 8000366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800036a:	095b      	lsrs	r3, r3, #5
 800036c:	2001      	movs	r0, #1
 800036e:	fa00 f202 	lsl.w	r2, r0, r2
 8000372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000376:	bf00      	nop
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr
 8000380:	e000e100 	.word	0xe000e100

08000384 <clk_init>:
 *      Author: Admin
 */
#include "main.h"
//clock initalization
void clk_init(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
    //step 1 selecting clock source
	RCC->CR|=RCC_CR_HSEON;              //clock source
 8000388:	4b30      	ldr	r3, [pc, #192]	@ (800044c <clk_init+0xc8>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a2f      	ldr	r2, [pc, #188]	@ (800044c <clk_init+0xc8>)
 800038e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000392:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY));     //wait till clock source is ready
 8000394:	bf00      	nop
 8000396:	4b2d      	ldr	r3, [pc, #180]	@ (800044c <clk_init+0xc8>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0f9      	beq.n	8000396 <clk_init+0x12>

	// step 2 cofigure flash prefetch and latency
	FLASH->ACR|=FLASH_ACR_PRFTBE;        //enabling prefetch buffer
 80003a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000450 <clk_init+0xcc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000450 <clk_init+0xcc>)
 80003a8:	f043 0310 	orr.w	r3, r3, #16
 80003ac:	6013      	str	r3, [r2, #0]
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80003ae:	4b28      	ldr	r3, [pc, #160]	@ (8000450 <clk_init+0xcc>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a27      	ldr	r2, [pc, #156]	@ (8000450 <clk_init+0xcc>)
 80003b4:	f023 0307 	bic.w	r3, r3, #7
 80003b8:	6013      	str	r3, [r2, #0]
	FLASH->ACR|=FLASH_ACR_LATENCY_2;       //system clk 72mhz
 80003ba:	4b25      	ldr	r3, [pc, #148]	@ (8000450 <clk_init+0xcc>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4a24      	ldr	r2, [pc, #144]	@ (8000450 <clk_init+0xcc>)
 80003c0:	f043 0304 	orr.w	r3, r3, #4
 80003c4:	6013      	str	r3, [r2, #0]

	//step 3 configuring PLL
	RCC->CFGR|=RCC_CFGR_PLLSRC;            //HSE as source for PLL
 80003c6:	4b21      	ldr	r3, [pc, #132]	@ (800044c <clk_init+0xc8>)
 80003c8:	685b      	ldr	r3, [r3, #4]
 80003ca:	4a20      	ldr	r2, [pc, #128]	@ (800044c <clk_init+0xc8>)
 80003cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80003d0:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~RCC_CFGR_PLLXTPRE;          // HSE not divided
 80003d2:	4b1e      	ldr	r3, [pc, #120]	@ (800044c <clk_init+0xc8>)
 80003d4:	685b      	ldr	r3, [r3, #4]
 80003d6:	4a1d      	ldr	r2, [pc, #116]	@ (800044c <clk_init+0xc8>)
 80003d8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80003dc:	6053      	str	r3, [r2, #4]
	RCC->CFGR &= ~RCC_CFGR_PLLMULL;         //clearing the bits
 80003de:	4b1b      	ldr	r3, [pc, #108]	@ (800044c <clk_init+0xc8>)
 80003e0:	685b      	ldr	r3, [r3, #4]
 80003e2:	4a1a      	ldr	r2, [pc, #104]	@ (800044c <clk_init+0xc8>)
 80003e4:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 80003e8:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PLLMULL9;            //8*9=72 mhz
 80003ea:	4b18      	ldr	r3, [pc, #96]	@ (800044c <clk_init+0xc8>)
 80003ec:	685b      	ldr	r3, [r3, #4]
 80003ee:	4a17      	ldr	r2, [pc, #92]	@ (800044c <clk_init+0xc8>)
 80003f0:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 80003f4:	6053      	str	r3, [r2, #4]

	RCC->CFGR|=RCC_CFGR_HPRE_DIV1;          //APB2 not divided =>72mhz
 80003f6:	4b15      	ldr	r3, [pc, #84]	@ (800044c <clk_init+0xc8>)
 80003f8:	4a14      	ldr	r2, [pc, #80]	@ (800044c <clk_init+0xc8>)
 80003fa:	685b      	ldr	r3, [r3, #4]
 80003fc:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE1_DIV2;        //APB1 divided by 2 =>36mhz
 80003fe:	4b13      	ldr	r3, [pc, #76]	@ (800044c <clk_init+0xc8>)
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	4a12      	ldr	r2, [pc, #72]	@ (800044c <clk_init+0xc8>)
 8000404:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000408:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE2_DIV1;        //AHB not divided =>72mhz
 800040a:	4b10      	ldr	r3, [pc, #64]	@ (800044c <clk_init+0xc8>)
 800040c:	4a0f      	ldr	r2, [pc, #60]	@ (800044c <clk_init+0xc8>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	6053      	str	r3, [r2, #4]


	//step 4 enable  PLL and wait to get ready
	RCC->CR|=RCC_CR_PLLON;                  //PLL on
 8000412:	4b0e      	ldr	r3, [pc, #56]	@ (800044c <clk_init+0xc8>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4a0d      	ldr	r2, [pc, #52]	@ (800044c <clk_init+0xc8>)
 8000418:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800041c:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR& RCC_CR_PLLRDY));       //wait till PLL is ready
 800041e:	bf00      	nop
 8000420:	4b0a      	ldr	r3, [pc, #40]	@ (800044c <clk_init+0xc8>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000428:	2b00      	cmp	r3, #0
 800042a:	d0f9      	beq.n	8000420 <clk_init+0x9c>

	//step 5 enable clock source
	RCC->CFGR &= ~RCC_CFGR_SW;               // clear SW[1:0]
 800042c:	4b07      	ldr	r3, [pc, #28]	@ (800044c <clk_init+0xc8>)
 800042e:	685b      	ldr	r3, [r3, #4]
 8000430:	4a06      	ldr	r2, [pc, #24]	@ (800044c <clk_init+0xc8>)
 8000432:	f023 0303 	bic.w	r3, r3, #3
 8000436:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_SW_PLL;              //PLL as sytem clock
 8000438:	4b04      	ldr	r3, [pc, #16]	@ (800044c <clk_init+0xc8>)
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	4a03      	ldr	r2, [pc, #12]	@ (800044c <clk_init+0xc8>)
 800043e:	f043 0302 	orr.w	r3, r3, #2
 8000442:	6053      	str	r3, [r2, #4]
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	40021000 	.word	0x40021000
 8000450:	40022000 	.word	0x40022000

08000454 <hall_sensor_init>:

void hall_sensor_init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
	//step 1 enable clock for GPIO
	RCC->APB2ENR|=RCC_APB2ENR_IOPAEN;    //GPIOA clock
 8000458:	4b4e      	ldr	r3, [pc, #312]	@ (8000594 <hall_sensor_init+0x140>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	4a4d      	ldr	r2, [pc, #308]	@ (8000594 <hall_sensor_init+0x140>)
 800045e:	f043 0304 	orr.w	r3, r3, #4
 8000462:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_AFIOEN;   //alternate function clock
 8000464:	4b4b      	ldr	r3, [pc, #300]	@ (8000594 <hall_sensor_init+0x140>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	4a4a      	ldr	r2, [pc, #296]	@ (8000594 <hall_sensor_init+0x140>)
 800046a:	f043 0301 	orr.w	r3, r3, #1
 800046e:	6193      	str	r3, [r2, #24]

	//step 2 configuring PA0 PA1 PA2 in input mode wit pull up

	//PA0 setup
	GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0);  // input mode, clear CNF
 8000470:	4b49      	ldr	r3, [pc, #292]	@ (8000598 <hall_sensor_init+0x144>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a48      	ldr	r2, [pc, #288]	@ (8000598 <hall_sensor_init+0x144>)
 8000476:	f023 030f 	bic.w	r3, r3, #15
 800047a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL|=GPIO_CRL_CNF0_1;                      // input with pull up/ down
 800047c:	4b46      	ldr	r3, [pc, #280]	@ (8000598 <hall_sensor_init+0x144>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a45      	ldr	r2, [pc, #276]	@ (8000598 <hall_sensor_init+0x144>)
 8000482:	f043 0308 	orr.w	r3, r3, #8
 8000486:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |=  GPIO_ODR_ODR0;                     // enable pull-up
 8000488:	4b43      	ldr	r3, [pc, #268]	@ (8000598 <hall_sensor_init+0x144>)
 800048a:	68db      	ldr	r3, [r3, #12]
 800048c:	4a42      	ldr	r2, [pc, #264]	@ (8000598 <hall_sensor_init+0x144>)
 800048e:	f043 0301 	orr.w	r3, r3, #1
 8000492:	60d3      	str	r3, [r2, #12]

	//PA1 setup
	GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);  // input mode, clear CNF
 8000494:	4b40      	ldr	r3, [pc, #256]	@ (8000598 <hall_sensor_init+0x144>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a3f      	ldr	r2, [pc, #252]	@ (8000598 <hall_sensor_init+0x144>)
 800049a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800049e:	6013      	str	r3, [r2, #0]
	GPIOA->CRL|=GPIO_CRL_CNF1_1;                      // input with pull up/ down
 80004a0:	4b3d      	ldr	r3, [pc, #244]	@ (8000598 <hall_sensor_init+0x144>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a3c      	ldr	r2, [pc, #240]	@ (8000598 <hall_sensor_init+0x144>)
 80004a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004aa:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |=  GPIO_ODR_ODR1;                     // enable pull-up
 80004ac:	4b3a      	ldr	r3, [pc, #232]	@ (8000598 <hall_sensor_init+0x144>)
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	4a39      	ldr	r2, [pc, #228]	@ (8000598 <hall_sensor_init+0x144>)
 80004b2:	f043 0302 	orr.w	r3, r3, #2
 80004b6:	60d3      	str	r3, [r2, #12]

	//PA2 setup
	GPIOA->CRL &= ~(GPIO_CRL_MODE2 | GPIO_CRL_CNF2);  // input mode, clear CNF
 80004b8:	4b37      	ldr	r3, [pc, #220]	@ (8000598 <hall_sensor_init+0x144>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a36      	ldr	r2, [pc, #216]	@ (8000598 <hall_sensor_init+0x144>)
 80004be:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80004c2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL|=GPIO_CRL_CNF2_1;                      // input with pull up/ down
 80004c4:	4b34      	ldr	r3, [pc, #208]	@ (8000598 <hall_sensor_init+0x144>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a33      	ldr	r2, [pc, #204]	@ (8000598 <hall_sensor_init+0x144>)
 80004ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80004ce:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |=  GPIO_ODR_ODR2;                     // enable pull-up
 80004d0:	4b31      	ldr	r3, [pc, #196]	@ (8000598 <hall_sensor_init+0x144>)
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	4a30      	ldr	r2, [pc, #192]	@ (8000598 <hall_sensor_init+0x144>)
 80004d6:	f043 0304 	orr.w	r3, r3, #4
 80004da:	60d3      	str	r3, [r2, #12]

	//step 3 mapping PA0 PA1 PA2 to EXTI0,EXTI1,EXTI2

	// Clear bits for EXTI0, EXTI1, EXTI2
	AFIO->EXTICR[0] &= ~((0xF << 0) | (0xF << 4) | (0xF << 8));
 80004dc:	4b2f      	ldr	r3, [pc, #188]	@ (800059c <hall_sensor_init+0x148>)
 80004de:	689b      	ldr	r3, [r3, #8]
 80004e0:	4a2e      	ldr	r2, [pc, #184]	@ (800059c <hall_sensor_init+0x148>)
 80004e2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80004e6:	f023 030f 	bic.w	r3, r3, #15
 80004ea:	6093      	str	r3, [r2, #8]

	//step 4 Mapping
	AFIO->EXTICR[0]|=AFIO_EXTICR1_EXTI0_PA;   //EXTI0 → PA0
 80004ec:	4b2b      	ldr	r3, [pc, #172]	@ (800059c <hall_sensor_init+0x148>)
 80004ee:	4a2b      	ldr	r2, [pc, #172]	@ (800059c <hall_sensor_init+0x148>)
 80004f0:	689b      	ldr	r3, [r3, #8]
 80004f2:	6093      	str	r3, [r2, #8]
	AFIO->EXTICR[0]|=AFIO_EXTICR1_EXTI1_PA;   //EXTI1 → PA1
 80004f4:	4b29      	ldr	r3, [pc, #164]	@ (800059c <hall_sensor_init+0x148>)
 80004f6:	4a29      	ldr	r2, [pc, #164]	@ (800059c <hall_sensor_init+0x148>)
 80004f8:	689b      	ldr	r3, [r3, #8]
 80004fa:	6093      	str	r3, [r2, #8]
	AFIO->EXTICR[0]|=AFIO_EXTICR1_EXTI2_PA;   //EXTI2 → PA2
 80004fc:	4b27      	ldr	r3, [pc, #156]	@ (800059c <hall_sensor_init+0x148>)
 80004fe:	4a27      	ldr	r2, [pc, #156]	@ (800059c <hall_sensor_init+0x148>)
 8000500:	689b      	ldr	r3, [r3, #8]
 8000502:	6093      	str	r3, [r2, #8]

	//step 5 enabling interrupt on EXTI lines
	EXTI->IMR|=EXTI_IMR_MR0;    //PA0
 8000504:	4b26      	ldr	r3, [pc, #152]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a25      	ldr	r2, [pc, #148]	@ (80005a0 <hall_sensor_init+0x14c>)
 800050a:	f043 0301 	orr.w	r3, r3, #1
 800050e:	6013      	str	r3, [r2, #0]
	EXTI->IMR|=EXTI_IMR_MR1;    //PA1
 8000510:	4b23      	ldr	r3, [pc, #140]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a22      	ldr	r2, [pc, #136]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000516:	f043 0302 	orr.w	r3, r3, #2
 800051a:	6013      	str	r3, [r2, #0]
	EXTI->IMR|=EXTI_IMR_MR2;    //PA2
 800051c:	4b20      	ldr	r3, [pc, #128]	@ (80005a0 <hall_sensor_init+0x14c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a1f      	ldr	r2, [pc, #124]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000522:	f043 0304 	orr.w	r3, r3, #4
 8000526:	6013      	str	r3, [r2, #0]

	//step 6 enabling interrupt to trigger on falling edge and rising edge

	//rising edge
	EXTI->RTSR|=EXTI_RTSR_TR0;
 8000528:	4b1d      	ldr	r3, [pc, #116]	@ (80005a0 <hall_sensor_init+0x14c>)
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	4a1c      	ldr	r2, [pc, #112]	@ (80005a0 <hall_sensor_init+0x14c>)
 800052e:	f043 0301 	orr.w	r3, r3, #1
 8000532:	6093      	str	r3, [r2, #8]
	EXTI->RTSR|=EXTI_RTSR_TR1;
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000536:	689b      	ldr	r3, [r3, #8]
 8000538:	4a19      	ldr	r2, [pc, #100]	@ (80005a0 <hall_sensor_init+0x14c>)
 800053a:	f043 0302 	orr.w	r3, r3, #2
 800053e:	6093      	str	r3, [r2, #8]
	EXTI->RTSR|=EXTI_RTSR_TR2;
 8000540:	4b17      	ldr	r3, [pc, #92]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000542:	689b      	ldr	r3, [r3, #8]
 8000544:	4a16      	ldr	r2, [pc, #88]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000546:	f043 0304 	orr.w	r3, r3, #4
 800054a:	6093      	str	r3, [r2, #8]

	//falling edge
	EXTI->FTSR|=EXTI_FTSR_TR0;
 800054c:	4b14      	ldr	r3, [pc, #80]	@ (80005a0 <hall_sensor_init+0x14c>)
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	4a13      	ldr	r2, [pc, #76]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000552:	f043 0301 	orr.w	r3, r3, #1
 8000556:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR|=EXTI_FTSR_TR1;
 8000558:	4b11      	ldr	r3, [pc, #68]	@ (80005a0 <hall_sensor_init+0x14c>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	4a10      	ldr	r2, [pc, #64]	@ (80005a0 <hall_sensor_init+0x14c>)
 800055e:	f043 0302 	orr.w	r3, r3, #2
 8000562:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR|=EXTI_FTSR_TR2;
 8000564:	4b0e      	ldr	r3, [pc, #56]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	4a0d      	ldr	r2, [pc, #52]	@ (80005a0 <hall_sensor_init+0x14c>)
 800056a:	f043 0304 	orr.w	r3, r3, #4
 800056e:	60d3      	str	r3, [r2, #12]

	 // step 7. Enable NVIC for EXTI0, EXTI1, EXTI2
	 NVIC_EnableIRQ(EXTI0_IRQn);
 8000570:	2006      	movs	r0, #6
 8000572:	f7ff feeb 	bl	800034c <__NVIC_EnableIRQ>
	 NVIC_EnableIRQ(EXTI1_IRQn);
 8000576:	2007      	movs	r0, #7
 8000578:	f7ff fee8 	bl	800034c <__NVIC_EnableIRQ>
	 NVIC_EnableIRQ(EXTI2_IRQn);
 800057c:	2008      	movs	r0, #8
 800057e:	f7ff fee5 	bl	800034c <__NVIC_EnableIRQ>


	 EXTI->PR |= (1 << 0) | (1 << 1) | (1 << 2); // clear pending bits
 8000582:	4b07      	ldr	r3, [pc, #28]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000584:	695b      	ldr	r3, [r3, #20]
 8000586:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <hall_sensor_init+0x14c>)
 8000588:	f043 0307 	orr.w	r3, r3, #7
 800058c:	6153      	str	r3, [r2, #20]

}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	40021000 	.word	0x40021000
 8000598:	40010800 	.word	0x40010800
 800059c:	40010000 	.word	0x40010000
 80005a0:	40010400 	.word	0x40010400

080005a4 <low_side>:

//setting PB3 PB4 PB5 as gpio output to drive the low side of the bridge
void low_side(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
	//step 1 enable clock for GPIO
	RCC->APB2ENR|=RCC_APB2ENR_IOPBEN;    //GPIOA clock
 80005a8:	4b19      	ldr	r3, [pc, #100]	@ (8000610 <low_side+0x6c>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a18      	ldr	r2, [pc, #96]	@ (8000610 <low_side+0x6c>)
 80005ae:	f043 0308 	orr.w	r3, r3, #8
 80005b2:	6193      	str	r3, [r2, #24]

	//step 2 GPIO output mode configuration 50 mhz
	GPIOB->CRL|=(GPIO_CRL_MODE3_0|GPIO_CRL_MODE3_1);
 80005b4:	4b17      	ldr	r3, [pc, #92]	@ (8000614 <low_side+0x70>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a16      	ldr	r2, [pc, #88]	@ (8000614 <low_side+0x70>)
 80005ba:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 80005be:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=(GPIO_CRL_MODE4_0|GPIO_CRL_MODE4_1);
 80005c0:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <low_side+0x70>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a13      	ldr	r2, [pc, #76]	@ (8000614 <low_side+0x70>)
 80005c6:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80005ca:	6013      	str	r3, [r2, #0]
	GPIOB->CRL|=(GPIO_CRL_MODE5_0|GPIO_CRL_MODE5_1);
 80005cc:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <low_side+0x70>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a10      	ldr	r2, [pc, #64]	@ (8000614 <low_side+0x70>)
 80005d2:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80005d6:	6013      	str	r3, [r2, #0]

	//step 3 configuring in push pull configuration
	GPIOB->CRL&=~(GPIO_CRL_CNF3_0 |GPIO_CRL_CNF3_1);
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <low_side+0x70>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000614 <low_side+0x70>)
 80005de:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005e2:	6013      	str	r3, [r2, #0]
	GPIOB->CRL&=~(GPIO_CRL_CNF4_0 |GPIO_CRL_CNF4_1);
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <low_side+0x70>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <low_side+0x70>)
 80005ea:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80005ee:	6013      	str	r3, [r2, #0]
	GPIOB->CRL&=~(GPIO_CRL_CNF5_0 |GPIO_CRL_CNF5_1);
 80005f0:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <low_side+0x70>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <low_side+0x70>)
 80005f6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80005fa:	6013      	str	r3, [r2, #0]

	//to initially keep all pins low
	GPIOB->BRR|=(GPIO_BRR_BR3|GPIO_BRR_BR4|GPIO_BRR_BR5);  // initially PB3,PB4,PB5 low
 80005fc:	4b05      	ldr	r3, [pc, #20]	@ (8000614 <low_side+0x70>)
 80005fe:	695b      	ldr	r3, [r3, #20]
 8000600:	4a04      	ldr	r2, [pc, #16]	@ (8000614 <low_side+0x70>)
 8000602:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8000606:	6153      	str	r3, [r2, #20]


}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	40021000 	.word	0x40021000
 8000614:	40010c00 	.word	0x40010c00

08000618 <pwm_init>:

void pwm_init(void)   //TIM1 CH1 PA8 CH2 PA9 CH3 PA10
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
	//step 1 enable the clock
	RCC->APB2ENR|=RCC_APB2ENR_IOPAEN;   //GPIOA Clock
 800061c:	4b51      	ldr	r3, [pc, #324]	@ (8000764 <pwm_init+0x14c>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	4a50      	ldr	r2, [pc, #320]	@ (8000764 <pwm_init+0x14c>)
 8000622:	f043 0304 	orr.w	r3, r3, #4
 8000626:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_AFIOEN;    // AFIO clock
 8000628:	4b4e      	ldr	r3, [pc, #312]	@ (8000764 <pwm_init+0x14c>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a4d      	ldr	r2, [pc, #308]	@ (8000764 <pwm_init+0x14c>)
 800062e:	f043 0301 	orr.w	r3, r3, #1
 8000632:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_TIM1EN;    //TIM1 clock
 8000634:	4b4b      	ldr	r3, [pc, #300]	@ (8000764 <pwm_init+0x14c>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	4a4a      	ldr	r2, [pc, #296]	@ (8000764 <pwm_init+0x14c>)
 800063a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800063e:	6193      	str	r3, [r2, #24]

	//step 2  Configure PA8, PA9, PA10 as AF push-pull, 50 MHz

	  //PA8 TIM1->CH1
	  GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_CNF8);
 8000640:	4b49      	ldr	r3, [pc, #292]	@ (8000768 <pwm_init+0x150>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	4a48      	ldr	r2, [pc, #288]	@ (8000768 <pwm_init+0x150>)
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE8_1 | GPIO_CRH_MODE8_0);    // Output 50 MHz
 800064c:	4b46      	ldr	r3, [pc, #280]	@ (8000768 <pwm_init+0x150>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	4a45      	ldr	r2, [pc, #276]	@ (8000768 <pwm_init+0x150>)
 8000652:	f043 0303 	orr.w	r3, r3, #3
 8000656:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_CNF8_1);
 8000658:	4b43      	ldr	r3, [pc, #268]	@ (8000768 <pwm_init+0x150>)
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	4a42      	ldr	r2, [pc, #264]	@ (8000768 <pwm_init+0x150>)
 800065e:	f043 0308 	orr.w	r3, r3, #8
 8000662:	6053      	str	r3, [r2, #4]

	  //PA9 TIM1->CH2
	  GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_CNF9);
 8000664:	4b40      	ldr	r3, [pc, #256]	@ (8000768 <pwm_init+0x150>)
 8000666:	685b      	ldr	r3, [r3, #4]
 8000668:	4a3f      	ldr	r2, [pc, #252]	@ (8000768 <pwm_init+0x150>)
 800066a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800066e:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0);    // Output 50 MHz
 8000670:	4b3d      	ldr	r3, [pc, #244]	@ (8000768 <pwm_init+0x150>)
 8000672:	685b      	ldr	r3, [r3, #4]
 8000674:	4a3c      	ldr	r2, [pc, #240]	@ (8000768 <pwm_init+0x150>)
 8000676:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800067a:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_CNF9_1);
 800067c:	4b3a      	ldr	r3, [pc, #232]	@ (8000768 <pwm_init+0x150>)
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	4a39      	ldr	r2, [pc, #228]	@ (8000768 <pwm_init+0x150>)
 8000682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000686:	6053      	str	r3, [r2, #4]

	 //PA10 TIM1->CH3
	  GPIOA->CRH &= ~(GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 8000688:	4b37      	ldr	r3, [pc, #220]	@ (8000768 <pwm_init+0x150>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	4a36      	ldr	r2, [pc, #216]	@ (8000768 <pwm_init+0x150>)
 800068e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000692:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_MODE10_1 | GPIO_CRH_MODE10_0);  // Output 50 MHz
 8000694:	4b34      	ldr	r3, [pc, #208]	@ (8000768 <pwm_init+0x150>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	4a33      	ldr	r2, [pc, #204]	@ (8000768 <pwm_init+0x150>)
 800069a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800069e:	6053      	str	r3, [r2, #4]
	  GPIOA->CRH |=  (GPIO_CRH_CNF10_1);
 80006a0:	4b31      	ldr	r3, [pc, #196]	@ (8000768 <pwm_init+0x150>)
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	4a30      	ldr	r2, [pc, #192]	@ (8000768 <pwm_init+0x150>)
 80006a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80006aa:	6053      	str	r3, [r2, #4]


	  // step 3 configrung the timer base for 20khz PWM
	  // F_pwm=F_clk/(arr+1)*(psc+1)

	  TIM1->PSC=0; 	        // Prescaler = 0
 80006ac:	4b2f      	ldr	r3, [pc, #188]	@ (800076c <pwm_init+0x154>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	629a      	str	r2, [r3, #40]	@ 0x28
	  TIM1->ARR=3599;       // Auto-reload = 3599 → 20 kHz
 80006b2:	4b2e      	ldr	r3, [pc, #184]	@ (800076c <pwm_init+0x154>)
 80006b4:	f640 620f 	movw	r2, #3599	@ 0xe0f
 80006b8:	62da      	str	r2, [r3, #44]	@ 0x2c


	  //step 4 PWM mode for ch1 , ch2 ch3
	  TIM1->CCMR1 &= ~(TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC2M_Msk | TIM_CCMR2_OC3M_Msk);
 80006ba:	4b2c      	ldr	r3, [pc, #176]	@ (800076c <pwm_init+0x154>)
 80006bc:	699b      	ldr	r3, [r3, #24]
 80006be:	4a2b      	ldr	r2, [pc, #172]	@ (800076c <pwm_init+0x154>)
 80006c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80006c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80006c8:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR1|=(TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2);    //PWM mode1 ch1
 80006ca:	4b28      	ldr	r3, [pc, #160]	@ (800076c <pwm_init+0x154>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	4a27      	ldr	r2, [pc, #156]	@ (800076c <pwm_init+0x154>)
 80006d0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80006d4:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR1|=(TIM_CCMR1_OC2M_1 |TIM_CCMR1_OC2M_2);    //PWM mode1 ch2
 80006d6:	4b25      	ldr	r3, [pc, #148]	@ (800076c <pwm_init+0x154>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	4a24      	ldr	r2, [pc, #144]	@ (800076c <pwm_init+0x154>)
 80006dc:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80006e0:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR2|=(TIM_CCMR2_OC3M_1 |TIM_CCMR2_OC3M_2);    //PWM mode1 ch3
 80006e2:	4b22      	ldr	r3, [pc, #136]	@ (800076c <pwm_init+0x154>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	4a21      	ldr	r2, [pc, #132]	@ (800076c <pwm_init+0x154>)
 80006e8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80006ec:	61d3      	str	r3, [r2, #28]

	  //step 5 enble preload for each channel and ARR
	  TIM1->CCMR1|=TIM_CCMR1_OC1PE;
 80006ee:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <pwm_init+0x154>)
 80006f0:	699b      	ldr	r3, [r3, #24]
 80006f2:	4a1e      	ldr	r2, [pc, #120]	@ (800076c <pwm_init+0x154>)
 80006f4:	f043 0308 	orr.w	r3, r3, #8
 80006f8:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR1|=TIM_CCMR1_OC2PE;
 80006fa:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <pwm_init+0x154>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	4a1b      	ldr	r2, [pc, #108]	@ (800076c <pwm_init+0x154>)
 8000700:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000704:	6193      	str	r3, [r2, #24]
	  TIM1->CCMR2|=TIM_CCMR2_OC3PE;
 8000706:	4b19      	ldr	r3, [pc, #100]	@ (800076c <pwm_init+0x154>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	4a18      	ldr	r2, [pc, #96]	@ (800076c <pwm_init+0x154>)
 800070c:	f043 0308 	orr.w	r3, r3, #8
 8000710:	61d3      	str	r3, [r2, #28]
	  TIM1->CR1|=TIM_CR1_ARPE;     // autoreload preload enable
 8000712:	4b16      	ldr	r3, [pc, #88]	@ (800076c <pwm_init+0x154>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a15      	ldr	r2, [pc, #84]	@ (800076c <pwm_init+0x154>)
 8000718:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800071c:	6013      	str	r3, [r2, #0]

	  //step 6 enabling the channel's
	  TIM1->CCER|=TIM_CCER_CC1E;      //ch1
 800071e:	4b13      	ldr	r3, [pc, #76]	@ (800076c <pwm_init+0x154>)
 8000720:	6a1b      	ldr	r3, [r3, #32]
 8000722:	4a12      	ldr	r2, [pc, #72]	@ (800076c <pwm_init+0x154>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	6213      	str	r3, [r2, #32]
	  TIM1->CCER|=TIM_CCER_CC2E;	  //ch2
 800072a:	4b10      	ldr	r3, [pc, #64]	@ (800076c <pwm_init+0x154>)
 800072c:	6a1b      	ldr	r3, [r3, #32]
 800072e:	4a0f      	ldr	r2, [pc, #60]	@ (800076c <pwm_init+0x154>)
 8000730:	f043 0310 	orr.w	r3, r3, #16
 8000734:	6213      	str	r3, [r2, #32]
	  TIM1->CCER|=TIM_CCER_CC3E;	  //ch3
 8000736:	4b0d      	ldr	r3, [pc, #52]	@ (800076c <pwm_init+0x154>)
 8000738:	6a1b      	ldr	r3, [r3, #32]
 800073a:	4a0c      	ldr	r2, [pc, #48]	@ (800076c <pwm_init+0x154>)
 800073c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000740:	6213      	str	r3, [r2, #32]

	  //step 7 enabling the timer
	  TIM1->BDTR|=TIM_BDTR_MOE;        //it should be done for advance timers
 8000742:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <pwm_init+0x154>)
 8000744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000746:	4a09      	ldr	r2, [pc, #36]	@ (800076c <pwm_init+0x154>)
 8000748:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800074c:	6453      	str	r3, [r2, #68]	@ 0x44
	  TIM1->CR1|=TIM_CR1_CEN;          //timer enabled
 800074e:	4b07      	ldr	r3, [pc, #28]	@ (800076c <pwm_init+0x154>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a06      	ldr	r2, [pc, #24]	@ (800076c <pwm_init+0x154>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	6013      	str	r3, [r2, #0]

}
 800075a:	bf00      	nop
 800075c:	46bd      	mov	sp, r7
 800075e:	bc80      	pop	{r7}
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	40021000 	.word	0x40021000
 8000768:	40010800 	.word	0x40010800
 800076c:	40012c00 	.word	0x40012c00

08000770 <adc_init>:

//channel 3 PA3
void adc_init(void)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
	// step1 Enable clock
	 RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;   // GPIOA
 8000776:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <adc_init+0xb0>)
 8000778:	699b      	ldr	r3, [r3, #24]
 800077a:	4a29      	ldr	r2, [pc, #164]	@ (8000820 <adc_init+0xb0>)
 800077c:	f043 0304 	orr.w	r3, r3, #4
 8000780:	6193      	str	r3, [r2, #24]
	 RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;   // ADC1
 8000782:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <adc_init+0xb0>)
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	4a26      	ldr	r2, [pc, #152]	@ (8000820 <adc_init+0xb0>)
 8000788:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800078c:	6193      	str	r3, [r2, #24]

	 //step 2 configure PA3 as analog
	 GPIOA->CRL &= ~(GPIO_CRL_MODE3 | GPIO_CRL_CNF3);
 800078e:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <adc_init+0xb4>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4a24      	ldr	r2, [pc, #144]	@ (8000824 <adc_init+0xb4>)
 8000794:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000798:	6013      	str	r3, [r2, #0]


	 //step 3 ADC prescaler  ADC max 14mhz , here 12Mhz
	 RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 800079a:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <adc_init+0xb0>)
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	4a20      	ldr	r2, [pc, #128]	@ (8000820 <adc_init+0xb0>)
 80007a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007a4:	6053      	str	r3, [r2, #4]
	 RCC->CFGR |= RCC_CFGR_ADCPRE_DIV6;
 80007a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000820 <adc_init+0xb0>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	4a1d      	ldr	r2, [pc, #116]	@ (8000820 <adc_init+0xb0>)
 80007ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007b0:	6053      	str	r3, [r2, #4]

	 //step 4 set sampling time ch3-> 55.5 cycles (note total sample time =12.5 cycles +sampling cycles)
	 ADC1->SMPR2 &= ~ADC_SMPR2_SMP3;
 80007b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000828 <adc_init+0xb8>)
 80007b4:	691b      	ldr	r3, [r3, #16]
 80007b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000828 <adc_init+0xb8>)
 80007b8:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 80007bc:	6113      	str	r3, [r2, #16]
	 ADC1->SMPR2 |= (ADC_SMPR2_SMP3_1 | ADC_SMPR2_SMP3_0);
 80007be:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <adc_init+0xb8>)
 80007c0:	691b      	ldr	r3, [r3, #16]
 80007c2:	4a19      	ldr	r2, [pc, #100]	@ (8000828 <adc_init+0xb8>)
 80007c4:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80007c8:	6113      	str	r3, [r2, #16]

	 //step 5 configure number of conversion , and channel
	 ADC1->SQR1 = 0;        // L=0 → 1 conversion, SQR1 describes number of conversion
 80007ca:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <adc_init+0xb8>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	 ADC1->SQR3 = 3;        // First conversion ch3 SQ1[4:0]=3
 80007d0:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <adc_init+0xb8>)
 80007d2:	2203      	movs	r2, #3
 80007d4:	635a      	str	r2, [r3, #52]	@ 0x34

	 //step 6 power on  and calibrate
	 ADC1->CR2 = ADC_CR2_ADON;
 80007d6:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <adc_init+0xb8>)
 80007d8:	2201      	movs	r2, #1
 80007da:	609a      	str	r2, [r3, #8]
	 for (volatile short i = 0; i < 1000; i++);
 80007dc:	2300      	movs	r3, #0
 80007de:	80fb      	strh	r3, [r7, #6]
 80007e0:	e006      	b.n	80007f0 <adc_init+0x80>
 80007e2:	88fb      	ldrh	r3, [r7, #6]
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	3301      	adds	r3, #1
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	b21b      	sxth	r3, r3
 80007ee:	80fb      	strh	r3, [r7, #6]
 80007f0:	88fb      	ldrh	r3, [r7, #6]
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80007f8:	dbf3      	blt.n	80007e2 <adc_init+0x72>

	 //calibration
	 ADC1->CR2 |= ADC_CR2_CAL;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <adc_init+0xb8>)
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000828 <adc_init+0xb8>)
 8000800:	f043 0304 	orr.w	r3, r3, #4
 8000804:	6093      	str	r3, [r2, #8]
	 while (ADC1->CR2 & ADC_CR2_CAL);
 8000806:	bf00      	nop
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <adc_init+0xb8>)
 800080a:	689b      	ldr	r3, [r3, #8]
 800080c:	f003 0304 	and.w	r3, r3, #4
 8000810:	2b00      	cmp	r3, #0
 8000812:	d1f9      	bne.n	8000808 <adc_init+0x98>



}
 8000814:	bf00      	nop
 8000816:	bf00      	nop
 8000818:	370c      	adds	r7, #12
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr
 8000820:	40021000 	.word	0x40021000
 8000824:	40010800 	.word	0x40010800
 8000828:	40012400 	.word	0x40012400

0800082c <hall_exti_handler>:
#include"main.h"
volatile uint8_t hall_state;

/* Common handler to avoid code duplication */
static inline void hall_exti_handler(uint32_t pr_bit)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
    if (EXTI->PR & pr_bit)
 8000834:	4b0c      	ldr	r3, [pc, #48]	@ (8000868 <hall_exti_handler+0x3c>)
 8000836:	695a      	ldr	r2, [r3, #20]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4013      	ands	r3, r2
 800083c:	2b00      	cmp	r3, #0
 800083e:	d00e      	beq.n	800085e <hall_exti_handler+0x32>
    {
        EXTI->PR = pr_bit;              // clear pending bit
 8000840:	4a09      	ldr	r2, [pc, #36]	@ (8000868 <hall_exti_handler+0x3c>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	6153      	str	r3, [r2, #20]
        hall_state = read_hall();       // read all 3 hall pins
 8000846:	f7ff fd73 	bl	8000330 <read_hall>
 800084a:	4603      	mov	r3, r0
 800084c:	461a      	mov	r2, r3
 800084e:	4b07      	ldr	r3, [pc, #28]	@ (800086c <hall_exti_handler+0x40>)
 8000850:	701a      	strb	r2, [r3, #0]
        commutation(hall_state);        // do commutation
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <hall_exti_handler+0x40>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff fca5 	bl	80001a8 <commutation>
    }
}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40010400 	.word	0x40010400
 800086c:	2000001c 	.word	0x2000001c

08000870 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
    hall_exti_handler(EXTI_PR_PR0);
 8000874:	2001      	movs	r0, #1
 8000876:	f7ff ffd9 	bl	800082c <hall_exti_handler>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}

0800087e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800087e:	b580      	push	{r7, lr}
 8000880:	af00      	add	r7, sp, #0
    hall_exti_handler(EXTI_PR_PR1);
 8000882:	2002      	movs	r0, #2
 8000884:	f7ff ffd2 	bl	800082c <hall_exti_handler>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}

0800088c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
    hall_exti_handler(EXTI_PR_PR2);
 8000890:	2004      	movs	r0, #4
 8000892:	f7ff ffcb 	bl	800082c <hall_exti_handler>
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}

0800089a <main>:
//#if !defined(__SOFT_FP__) && defined(__ARM_FP)
//  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
//#endif

int main(void)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	af00      	add	r7, sp, #0
    //initialize system clock
	clk_init();
 800089e:	f7ff fd71 	bl	8000384 <clk_init>
	//initialize of peripherals
	low_side();						// Low-side GPIO
 80008a2:	f7ff fe7f 	bl	80005a4 <low_side>
	hall_sensor_init();				// EXTI for hall sensors
 80008a6:	f7ff fdd5 	bl	8000454 <hall_sensor_init>
	pwm_init();						// Timer 1 PWM initialize
 80008aa:	f7ff feb5 	bl	8000618 <pwm_init>
	adc_init();						// ADC for speed control
 80008ae:	f7ff ff5f 	bl	8000770 <adc_init>

	while(1)
 80008b2:	bf00      	nop
 80008b4:	e7fd      	b.n	80008b2 <main+0x18>
	...

080008b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008b8:	480d      	ldr	r0, [pc, #52]	@ (80008f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c0:	480c      	ldr	r0, [pc, #48]	@ (80008f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008c2:	490d      	ldr	r1, [pc, #52]	@ (80008f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c4:	4a0d      	ldr	r2, [pc, #52]	@ (80008fc <LoopForever+0xe>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000900 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000904 <LoopForever+0x16>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80008e6:	f000 f811 	bl	800090c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80008ea:	f7ff ffd6 	bl	800089a <main>

080008ee <LoopForever>:

LoopForever:
  b LoopForever
 80008ee:	e7fe      	b.n	80008ee <LoopForever>
  ldr   r0, =_estack
 80008f0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80008f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80008fc:	08000974 	.word	0x08000974
  ldr r2, =_sbss
 8000900:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000904:	20000020 	.word	0x20000020

08000908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <ADC1_2_IRQHandler>
	...

0800090c <__libc_init_array>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	2600      	movs	r6, #0
 8000910:	4d0c      	ldr	r5, [pc, #48]	@ (8000944 <__libc_init_array+0x38>)
 8000912:	4c0d      	ldr	r4, [pc, #52]	@ (8000948 <__libc_init_array+0x3c>)
 8000914:	1b64      	subs	r4, r4, r5
 8000916:	10a4      	asrs	r4, r4, #2
 8000918:	42a6      	cmp	r6, r4
 800091a:	d109      	bne.n	8000930 <__libc_init_array+0x24>
 800091c:	f000 f81a 	bl	8000954 <_init>
 8000920:	2600      	movs	r6, #0
 8000922:	4d0a      	ldr	r5, [pc, #40]	@ (800094c <__libc_init_array+0x40>)
 8000924:	4c0a      	ldr	r4, [pc, #40]	@ (8000950 <__libc_init_array+0x44>)
 8000926:	1b64      	subs	r4, r4, r5
 8000928:	10a4      	asrs	r4, r4, #2
 800092a:	42a6      	cmp	r6, r4
 800092c:	d105      	bne.n	800093a <__libc_init_array+0x2e>
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f855 3b04 	ldr.w	r3, [r5], #4
 8000934:	4798      	blx	r3
 8000936:	3601      	adds	r6, #1
 8000938:	e7ee      	b.n	8000918 <__libc_init_array+0xc>
 800093a:	f855 3b04 	ldr.w	r3, [r5], #4
 800093e:	4798      	blx	r3
 8000940:	3601      	adds	r6, #1
 8000942:	e7f2      	b.n	800092a <__libc_init_array+0x1e>
 8000944:	0800096c 	.word	0x0800096c
 8000948:	0800096c 	.word	0x0800096c
 800094c:	0800096c 	.word	0x0800096c
 8000950:	08000970 	.word	0x08000970

08000954 <_init>:
 8000954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000956:	bf00      	nop
 8000958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800095a:	bc08      	pop	{r3}
 800095c:	469e      	mov	lr, r3
 800095e:	4770      	bx	lr

08000960 <_fini>:
 8000960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000962:	bf00      	nop
 8000964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000966:	bc08      	pop	{r3}
 8000968:	469e      	mov	lr, r3
 800096a:	4770      	bx	lr
