\doxysection{common/performance\+\_\+model/performance\+\_\+models/core\+\_\+model/core\+\_\+model\+\_\+boom\+\_\+v1.cc File Reference}
\label{core__model__boom__v1_8cc}\index{common/performance\_model/performance\_models/core\_model/core\_model\_boom\_v1.cc@{common/performance\_model/performance\_models/core\_model/core\_model\_boom\_v1.cc}}
{\ttfamily \#include "{}core\+\_\+model\+\_\+boom\+\_\+v1.\+h"{}}\newline
{\ttfamily \#include "{}interval\+\_\+contention\+\_\+boom\+\_\+v1.\+h"{}}\newline
{\ttfamily \#include "{}rob\+\_\+contention\+\_\+boom\+\_\+v1.\+h"{}}\newline
{\ttfamily \#include "{}dynamic\+\_\+micro\+\_\+op\+\_\+boom\+\_\+v1.\+h"{}}\newline
{\ttfamily \#include "{}log.\+h"{}}\newline
{\ttfamily \#include "{}config.\+hpp"{}}\newline
{\ttfamily \#include "{}simulator.\+h"{}}\newline
{\ttfamily \#include $<$decoder.\+h$>$}\newline
{\ttfamily \#include $<$riscv\+\_\+meta.\+h$>$}\newline
Include dependency graph for core\+\_\+model\+\_\+boom\+\_\+v1.\+cc\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{core__model__boom__v1_8cc__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static unsigned int \textbf{ instruction\+Latencies} [\textbf{ rv\+\_\+op\+\_\+last}]
\item 
static unsigned int \textbf{ bypass\+Latencies} [\textbf{ Dynamic\+Micro\+Op\+Boom\+V1\+::\+UOP\+\_\+\+BYPASS\+\_\+\+SIZE}]
\end{DoxyCompactItemize}


\doxysubsection{Variable Documentation}
\index{core\_model\_boom\_v1.cc@{core\_model\_boom\_v1.cc}!bypassLatencies@{bypassLatencies}}
\index{bypassLatencies@{bypassLatencies}!core\_model\_boom\_v1.cc@{core\_model\_boom\_v1.cc}}
\doxysubsubsection{bypassLatencies}
{\footnotesize\ttfamily \label{core__model__boom__v1_8cc_accc4df883aa3b31d697ddb0cb4dc3378} 
unsigned int bypass\+Latencies[\textbf{ Dynamic\+Micro\+Op\+Boom\+V1\+::\+UOP\+\_\+\+BYPASS\+\_\+\+SIZE}]\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 24} of file \textbf{ core\+\_\+model\+\_\+boom\+\_\+v1.\+cc}.



Referenced by \textbf{ Core\+Model\+Nehalem\+::\+Core\+Model\+Nehalem()}, \textbf{ Core\+Model\+Boom\+V1\+::get\+Bypass\+Latency()}, and \textbf{ Core\+Model\+Nehalem\+::get\+Bypass\+Latency()}.

\index{core\_model\_boom\_v1.cc@{core\_model\_boom\_v1.cc}!instructionLatencies@{instructionLatencies}}
\index{instructionLatencies@{instructionLatencies}!core\_model\_boom\_v1.cc@{core\_model\_boom\_v1.cc}}
\doxysubsubsection{instructionLatencies}
{\footnotesize\ttfamily \label{core__model__boom__v1_8cc_af69579943d7186d3d5c9e91f6941dcf8} 
unsigned int instruction\+Latencies[\textbf{ rv\+\_\+op\+\_\+last}]\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 23} of file \textbf{ core\+\_\+model\+\_\+boom\+\_\+v1.\+cc}.



Referenced by \textbf{ Core\+Model\+Boom\+V1\+::\+Core\+Model\+Boom\+V1()}, \textbf{ Core\+Model\+Nehalem\+::\+Core\+Model\+Nehalem()}, \textbf{ Core\+Model\+Boom\+V1\+::get\+Instruction\+Latency()}, and \textbf{ Core\+Model\+Nehalem\+::get\+Instruction\+Latency()}.

