[General]
ARRAY_DISPLAY_LIMIT=512
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=2147483647
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=123
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=75
OBJECT_NAME_COLUMN_WIDTH=289
OBJECT_VALUE_COLUMN_WIDTH=128
OBJECT_DATA_TYPE_COLUMN_WIDTH=75
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=289
LOCAL_NAME_COLUMN_WIDTH=128
LOCAL_VALUE_COLUMN_WIDTH=75
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[14];
RADIX_1=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[15];
RADIX_2=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[8];
RADIX_3=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[5];
RADIX_4=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[2];
RADIX_5=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[12];
RADIX_6=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[13];
RADIX_7=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[11];
RADIX_8=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[4];
RADIX_9=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[6];
RADIX_10=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[10];
RADIX_11=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[3];
RADIX_12=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[9];
RADIX_13=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[1];
RADIX_14=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[0];
RADIX_15=unsigned /design_top_temp_tb/uut/top_sub1/dbuff/dbuff/ram_sp[7];
