# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.001024 4096 4.58084e-41 920 18112 4.04326 69.0223 131.039 204.155 204.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.001024 4096 4.58981e-41 920 18072 4.04022 77.6126 130.829 212.535 212.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.001024 4096 4.55856e-41 920 18080 4.0473 81.7497 130.796 216.645 216.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.001024 4096 4.56641e-41 920 18048 4.04301 75.6424 130.836 210.574 210.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.001024 4096 4.55828e-41 920 18100 4.0407 76.4987 131.132 211.725 211.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.001024 4096 4.55786e-41 920 18032 4.04426 76.5932 130.833 211.523 211.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.001024 4096 4.57902e-41 920 18000 4.02842 78.9832 130.731 213.796 213.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.001024 4096 4.55954e-41 920 18048 4.04326 76.6388 131.021 211.754 211.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.001024 4096 4.56571e-41 920 17856 4.01818 75.0088 130.241 209.318 209.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.001024 4096 4.56711e-41 920 18000 4.04182 80.3697 131.051 215.515 215.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.001024 4096 4.56571e-41 920 17920 4.0448 92.6865 130.885 227.666 227.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.001024 4096 4.558e-41 915 18208 4.05638 116.951 131.335 252.395 252.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.001024 4096 4.58183e-41 915 18200 4.05456 65.3164 131.09 200.511 200.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.001024 4096 4.58533e-41 915 18192 4.05853 65.2677 131.32 200.698 200.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.001024 4096 4.5793e-41 915 18144 4.04877 69.0572 130.86 204.016 204.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.001024 4096 4.55786e-41 915 18176 4.05914 70.2684 131.166 205.544 205.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.001024 4096 4.55786e-41 915 18144 4.0505 78.3455 131.034 213.48 213.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.001024 4096 4.57538e-41 915 18160 4.05648 77.1588 131.067 212.335 212.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.001024 4096 4.57118e-41 915 18144 4.05114 79.9404 131.161 215.206 215.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.001024 4096 4.58463e-41 915 18100 4.05453 80.5488 130.855 215.51 215.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.001024 4096 4.58533e-41 915 18032 4.03046 81.1403 130.555 215.777 215.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.001024 4096 4.57958e-41 915 18120 4.05757 80.5048 131.066 215.683 215.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.001024 4096 4.5737e-41 915 18048 4.04685 76.7481 130.75 211.599 211.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.001024 4096 4.56389e-41 915 18048 4.05328 86.4348 131.157 221.699 221.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.001024 4096 4.57846e-41 915 18000 4.05072 87.7824 130.984 222.87 222.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.001024 4096 4.56249e-41 915 17920 4.04237 80.8325 130.883 215.808 215.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.001024 4096 4.58098e-41 920 18176 4.04704 115.802 131.077 250.977 251.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.001024 4096 4.58575e-41 920 18160 4.04298 70.6497 131.038 205.783 205.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.001024 4096 4.55688e-41 920 18144 4.04819 60.1185 131.008 195.225 195.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.001024 4096 4.57342e-41 920 18144 4.04032 67.0736 131.156 202.322 202.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.001024 4096 4.57019e-41 920 18112 4.04301 66.7812 130.924 201.798 201.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.001024 4096 4.57636e-41 920 18072 4.04317 81.7932 130.832 216.719 216.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.001024 4096 4.57636e-41 920 18000 4.0407 59.5067 130.857 194.461 194.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.001024 4096 4.57874e-41 920 18080 4.05094 80.0457 130.829 214.977 215.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.001024 4096 4.57272e-41 920 17920 4.02461 58.5803 130.384 193.043 193.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.001024 4096 4.57286e-41 920 18048 4.04461 74.3936 130.847 209.337 209.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.001024 4096 4.5807e-41 920 17856 4.02058 56.3187 130.33 190.719 190.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.001024 4096 4.57986e-41 920 18100 4.03674 78.6599 131.028 213.778 213.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.001024 4096 4.57832e-41 920 18000 4.03971 56.4695 131.056 191.617 191.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.001024 4096 4.55786e-41 920 18032 4.03965 95.5445 130.867 230.501 230.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.001024 4096 4.5723e-41 920 17920 4.0432 65.3004 130.846 200.241 200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.001024 4096 4.57132e-41 920 18000 4.02384 0 130.604 134.641 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.001024 4096 4.57104e-41 920 17760 4.01462 64.5325 130.083 198.686 198.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.001024 4096 4.56935e-41 920 18048 4.04442 90.5994 130.926 225.623 225.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.001024 4096 4.56809e-41 920 17920 4.0448 63.3078 131.014 198.42 198.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.001024 4096 4.56431e-41 920 17856 4.0217 80.5458 130.332 214.953 215.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.001024 4096 4.5723e-41 920 17664 4.02227 58.3003 130.323 192.696 192.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.001024 4096 4.57972e-41 920 18000 4.04336 81.8101 131.051 216.96 217.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.001024 4096 4.56333e-41 920 17600 4.01603 60.3405 130.086 194.494 194.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.001024 4096 4.58533e-41 936 18048 4.05674 63.0863 131.082 198.276 198.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.001024 4096 4.58729e-41 936 18040 4.05709 66.4003 131.095 201.603 201.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.001024 4096 4.55758e-41 936 18048 4.05107 66.2564 131.055 201.415 201.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.001024 4096 4.57454e-41 936 17952 4.05331 46.2574 130.912 181.275 181.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.001024 4096 4.57986e-41 936 18032 4.04637 70.1737 131.008 205.28 205.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.001024 4096 4.57636e-41 936 17920 4.04275 50.8068 130.807 185.707 185.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.001024 4096 4.55716e-41 936 17984 4.0543 73.3527 130.926 208.385 208.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.001024 4096 4.56557e-41 936 17920 4.05706 52.0065 130.922 187.037 187.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.001024 4096 4.58e-41 936 18000 4.04928 78.7232 131.025 213.848 213.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.001024 4096 4.55926e-41 936 17856 4.03267 57.8458 130.636 192.566 192.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.001024 4096 4.56151e-41 936 18000 4.05254 76.3891 130.937 211.429 211.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.001024 4096 4.58365e-41 936 17920 4.05501 55.6029 130.971 190.677 190.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.001024 4096 4.58589e-41 936 17952 4.05328 93.7518 130.799 228.655 228.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.001024 4096 4.57636e-41 936 17856 4.05187 62.3002 130.901 197.304 197.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.001024 4096 4.55576e-41 936 18000 4.04618 93.7169 131.188 229.002 229.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.001024 4096 4.55912e-41 936 17800 4.03168 64.974 130.536 199.591 199.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.001024 4096 4.55814e-41 936 17920 4.0448 91.3777 130.838 226.313 226.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.001024 4096 4.58505e-41 936 17696 4.02608 62.7098 130.112 196.901 196.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.001024 4096 4.56235e-41 936 17880 4.03046 87.2778 130.654 222.011 222.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.001024 4096 4.5807e-41 936 17760 4.03066 60.1572 130.636 194.874 194.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.001024 4096 4.58295e-41 936 17920 4.05459 84.7448 130.776 219.628 219.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.001024 4096 4.56613e-41 936 17664 4.02624 59.4818 130.098 193.655 193.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.001024 4096 4.59023e-41 925 18144 4.05094 69.8651 131.111 205.078 205.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.001024 4096 4.57636e-41 925 18120 4.06029 62.1091 130.994 197.213 197.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.001024 4096 4.56781e-41 925 18080 4.05709 43.96 131.129 179.198 179.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.001024 4096 4.57104e-41 925 18096 4.05075 66.5367 131.016 201.655 201.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.001024 4096 4.57776e-41 925 18048 4.05274 46.2876 131.009 181.4 181.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.001024 4096 4.57062e-41 925 18088 4.04944 72.0351 130.918 207.053 207.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.001024 4096 4.57482e-41 925 18032 4.05574 48.8653 131.013 183.989 184.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.001024 4096 4.57734e-41 925 18112 4.05709 75.0999 131.197 210.408 210.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.001024 4096 4.57874e-41 925 18048 4.05699 53.3504 131.211 188.668 188.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.001024 4096 4.57272e-41 925 18072 4.05504 79.2287 130.917 214.253 214.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.001024 4096 4.55534e-41 925 18000 4.05312 58.0129 130.903 193.022 193.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.001024 4096 4.56697e-41 925 18080 4.05498 77.5086 131.009 212.625 212.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.001024 4096 4.57888e-41 925 17920 4.03216 56.2606 130.59 190.932 190.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.001024 4096 4.58533e-41 925 18048 4.0489 91.6316 131.028 226.759 226.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.001024 4096 4.56739e-41 925 17856 4.02957 62.9432 130.51 197.533 197.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.001024 4096 4.55534e-41 925 18000 4.04502 91.9441 130.681 226.722 226.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.001024 4096 4.55814e-41 925 17800 4.02851 64.598 130.253 198.933 198.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.001024 4096 4.5566e-41 925 18032 4.05299 88.7439 131.025 223.875 223.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.001024 4096 4.56893e-41 925 17920 4.05114 60.4521 131.024 195.583 195.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.001024 4096 4.55744e-41 925 18000 4.0512 85.5222 130.907 220.533 220.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.001024 4096 4.58323e-41 925 17760 4.02432 60.2385 130.155 194.469 194.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.001024 4096 4.58435e-41 925 18048 4.05514 82.6982 131.191 217.996 218.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.001024 4096 4.57734e-41 925 17920 4.05344 59.7419 131.213 195.062 195.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.001024 4096 4.56375e-41 928 18112 4.05667 62.7917 131.031 197.929 197.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.001024 4096 4.56823e-41 928 18048 4.05443 105.425 130.972 240.505 240.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.001024 4096 4.59107e-41 928 18120 4.05299 64.5386 131.103 199.743 199.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.001024 4096 4.57692e-41 928 18080 4.05686 43.2189 131.109 178.435 178.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.001024 4096 4.57566e-41 928 18096 4.05728 67.8893 131.12 203.12 203.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.001024 4096 4.55786e-41 928 18048 4.05632 46.026 131.149 181.283 181.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.001024 4096 4.57019e-41 928 18088 4.05555 68.2652 131.135 203.509 203.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.001024 4096 4.56333e-41 928 18032 4.0489 46.8808 131.147 182.13 182.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.001024 4096 4.57272e-41 928 17976 4.05504 39.9259 131.151 175.182 175.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.001024 4096 4.56333e-41 928 18048 4.0553 69.3061 130.857 204.272 204.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.001024 4096 4.58379e-41 928 17920 4.03456 48.3779 130.509 182.974 183.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.001024 4096 4.58631e-41 928 17856 4.03395 42.8319 130.632 177.551 177.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.001024 4096 4.56543e-41 928 18072 4.05709 93.9192 131.118 229.146 229.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.001024 4096 4.57496e-41 928 18000 4.05709 61.4646 130.996 196.569 196.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.001024 4096 4.58028e-41 928 17928 4.05696 52.5253 130.996 187.631 187.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.001024 4096 4.55758e-41 928 18080 4.05037 88.5725 131.221 223.896 223.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.001024 4096 4.58407e-41 928 17920 4.04499 63.898 130.8 198.797 198.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.001024 4096 4.57062e-41 928 17760 4.02819 52.1399 130.366 186.587 186.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.001024 4096 4.56445e-41 928 18048 4.0552 83.6666 131.132 218.906 218.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.001024 4096 4.58407e-41 928 17856 4.02803 57.7208 130.606 192.406 192.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.001024 4096 4.57342e-41 928 17856 4.05389 52.686 131.114 187.908 187.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.001024 4096 4.58995e-41 928 18000 4.05299 83.3456 130.873 218.321 218.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.001024 4096 4.58365e-41 928 17800 4.02816 59.7438 130.253 194.076 194.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.001024 4096 4.56095e-41 928 17700 4.02813 52.0911 130.271 186.444 186.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.001024 4096 4.56487e-41 928 18032 4.05459 80.3021 131.146 215.555 215.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.001024 4096 4.58169e-41 928 17920 4.05872 52.6899 131.122 187.921 187.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.001024 4096 4.58393e-41 928 17808 4.05565 49.3227 131.026 184.459 184.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.001024 4096 4.58435e-41 928 18000 4.0448 79.6437 130.873 214.611 214.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.001024 4096 4.55716e-41 928 17760 4.02483 59.6338 130.255 193.966 194.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.001024 4096 4.56193e-41 928 17640 4.02637 50.7792 130.378 185.234 185.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.001024 4096 4.56431e-41 928 17920 4.03498 79.6646 130.51 214.262 214.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.001024 4096 4.55744e-41 928 17664 4.01968 58.454 129.913 192.438 192.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.001024 4096 4.58743e-41 928 17664 4.03568 51.0507 130.615 185.753 185.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.001024 4096 4.56011e-41 920 18176 4.04672 64.3523 131.096 199.549 199.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.001024 4096 4.58673e-41 920 18112 4.04211 107.596 130.883 242.572 242.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.001024 4096 4.5751e-41 920 18160 4.04298 70.6136 131.156 205.866 205.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.001024 4096 4.57033e-41 920 18080 4.04832 48.5924 130.818 183.512 183.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.001024 4096 4.57678e-41 920 18000 4.0312 40.9538 130.73 175.767 175.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.001024 4096 4.58197e-41 920 18144 4.04736 66.2477 131.01 201.358 201.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.001024 4096 4.56613e-41 920 18048 4.04083 45.8158 130.737 180.647 180.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.001024 4096 4.57496e-41 920 18000 4.0407 39.381 130.741 174.213 174.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.001024 4096 4.58645e-41 920 18144 4.03917 90.148 131.033 225.274 225.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.001024 4096 4.57076e-41 920 18032 4.04074 59.5345 130.857 194.485 194.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.001024 4096 4.57678e-41 920 17976 4.03901 50.432 130.751 185.275 185.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.001024 4096 4.56641e-41 920 18112 4.04445 85.2376 131.016 220.35 220.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.001024 4096 4.5744e-41 920 18048 4.04678 57.2678 130.903 192.269 192.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.001024 4096 4.57118e-41 920 17856 4.0207 48.0833 130.2 182.355 182.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.001024 4096 4.57202e-41 920 18072 4.04352 86.5665 130.839 221.499 221.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.001024 4096 4.57566e-41 920 18000 4.04522 60.3412 130.76 195.199 195.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.001024 4096 4.59051e-41 920 17928 4.0407 54.4891 130.854 189.435 189.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.001024 4096 4.57664e-41 920 17856 4.0409 48.6331 130.844 183.574 183.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.001024 4096 4.57314e-41 920 18080 4.04733 82.2495 130.933 217.283 217.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.001024 4096 4.57132e-41 920 17920 4.02445 57.8483 130.381 192.306 192.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.001024 4096 4.59051e-41 920 17760 4.01408 52.0843 130.075 186.225 186.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.001024 4096 4.57454e-41 920 17600 4.00589 48.9429 129.644 182.642 182.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.001024 4096 4.55969e-41 920 18048 4.04451 78.0841 130.739 212.919 212.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.001024 4096 4.57566e-41 920 17856 4.0216 56.9488 130.19 191.211 191.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.001024 4096 4.56963e-41 920 17856 4.04211 48.0316 130.738 182.862 182.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.001024 4096 4.55814e-41 920 17664 4.01712 47.2351 130.239 181.543 181.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.001024 4096 4.58547e-41 920 18100 4.03728 81.0467 131.145 216.281 216.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.001024 4096 4.5594e-41 920 18000 4.03866 59.3976 131.058 194.548 194.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.001024 4096 4.57776e-41 920 17700 4.01645 50.7535 130.083 184.904 184.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.001024 4096 4.58561e-41 920 17600 4.01622 47.372 130.087 181.527 181.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.001024 4096 4.58589e-41 960 17888 4.05949 69.7103 131.073 204.896 204.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.001024 4096 4.58883e-41 960 17856 4.06134 48.2694 130.98 183.362 183.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.001024 4096 4.58491e-41 960 17760 4.04163 126.662 130.726 261.481 261.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.001024 4096 4.5573e-41 960 17880 4.05709 67.3055 130.997 202.411 202.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.001024 4096 4.58883e-41 960 17840 4.06733 46.3865 130.981 181.484 181.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.001024 4096 4.55772e-41 960 17760 4.04624 39.4141 130.764 174.277 174.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.001024 4096 4.56081e-41 960 17856 4.0537 88.9245 130.894 223.923 223.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.001024 4096 4.5594e-41 960 17760 4.04026 58.3307 130.633 193.053 193.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.001024 4096 4.56445e-41 960 17712 4.04042 49.596 130.622 184.309 184.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.001024 4096 4.5559e-41 960 17664 4.04186 43.0933 130.635 177.821 177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.001024 4096 4.55997e-41 960 17864 4.05504 83.6048 131.097 218.804 218.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.001024 4096 4.5772e-41 960 17808 4.05834 56.1042 130.976 191.19 191.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.001024 4096 4.57664e-41 960 17640 4.0311 47.3989 130.484 181.965 182.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.001024 4096 4.59023e-41 960 17696 4.0552 44.7793 131.072 179.956 180.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.001024 4096 4.55856e-41 960 17856 4.06083 82.7167 131.003 217.832 217.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.001024 4096 4.57608e-41 960 17792 4.06118 56.4841 131.082 191.678 191.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.001024 4096 4.59009e-41 960 17664 4.03866 49.3462 130.74 184.175 184.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.001024 4096 4.55604e-41 960 17664 4.05952 44.6996 131.073 179.886 179.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.001024 4096 4.56011e-41 960 17856 4.05683 81.794 131.125 217.029 217.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.001024 4096 4.56305e-41 960 17712 4.04125 59.6392 130.719 194.451 194.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.001024 4096 4.55926e-41 960 17712 4.0592 51.8512 131.024 186.984 187.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.001024 4096 4.55856e-41 960 17568 4.04221 49.3633 130.65 184.107 184.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.001024 4096 4.5793e-41 960 17840 4.0575 80.8342 131.089 216.031 216.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.001024 4096 4.55898e-41 960 17760 4.06733 59.279 130.999 194.398 194.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.001024 4096 4.58155e-41 960 17520 4.03091 52.0852 130.12 186.288 186.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.001024 4096 4.57986e-41 960 17600 4.05974 49.4346 130.996 184.543 184.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.001024 4096 4.57426e-41 950 17952 4.05824 71.7599 131.07 206.941 206.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.001024 4096 4.5786e-41 950 17920 4.05638 50.1454 130.96 185.213 185.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.001024 4096 4.56837e-41 950 17856 4.0529 126.632 130.791 261.528 261.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.001024 4096 4.55969e-41 950 17960 4.05834 67.8501 131.046 203.005 203.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.001024 4096 4.56151e-41 950 17920 4.05504 46.1394 131.066 181.311 181.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.001024 4096 4.56389e-41 950 17880 4.04822 39.5349 131.068 174.704 174.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.001024 4096 4.56627e-41 950 17760 4.03802 36.5281 130.741 171.357 171.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.001024 4096 4.58211e-41 950 17952 4.05258 87.2415 131.172 222.515 222.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.001024 4096 4.55997e-41 950 17856 4.05709 56.8204 130.793 191.721 191.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.001024 4096 4.56851e-41 950 17856 4.05552 49.0747 131.144 184.328 184.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.001024 4096 4.56725e-41 950 17664 4.0305 42.8505 130.261 177.195 177.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.001024 4096 4.56263e-41 950 17920 4.04822 81.1469 131.029 216.275 216.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.001024 4096 4.58659e-41 950 17808 4.03616 55.3881 130.587 190.063 190.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.001024 4096 4.55548e-41 950 17808 4.04858 45.8889 131.044 181.032 181.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.001024 4096 4.56473e-41 950 17696 4.03661 42.9572 130.614 177.66 177.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.001024 4096 4.56277e-41 950 17920 4.05462 80.9236 131.09 216.121 216.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.001024 4096 4.58491e-41 950 17792 4.03789 54.1143 130.636 188.843 188.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.001024 4096 4.56753e-41 950 17664 4.03104 48.093 130.372 182.546 182.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.001024 4096 4.55618e-41 950 17664 4.03779 44.544 130.639 179.273 179.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.001024 4096 4.56165e-41 950 17928 4.05382 82.9031 131.172 218.181 218.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.001024 4096 4.57804e-41 950 17856 4.05574 61.3765 131.044 196.53 196.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.001024 4096 4.56851e-41 950 17712 4.0407 51.9208 130.785 186.798 186.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.001024 4096 4.55548e-41 950 17568 4.03386 49.8983 130.294 184.281 184.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.001024 4096 4.57944e-41 950 17640 4.05475 46.889 131.158 182.153 182.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.001024 4096 4.56809e-41 950 17920 4.05318 81.7866 131.156 217.048 217.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.001024 4096 4.58169e-41 950 17760 4.04054 60.4243 130.745 195.26 195.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.001024 4096 4.56543e-41 950 17760 4.04912 51.8574 131.175 187.132 187.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.001024 4096 4.58659e-41 950 17600 4.0375 48.585 130.638 183.312 183.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.001024 4096 4.58225e-41 950 17600 4.04851 48.0502 131.156 183.305 183.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.001024 4096 4.55716e-41 960 17888 4.05738 67.3669 131.085 202.561 202.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.001024 4096 4.58225e-41 960 17856 4.05802 47.4899 130.962 182.561 182.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.001024 4096 4.57454e-41 960 17760 4.03834 110.094 130.616 244.8 244.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.001024 4096 4.56473e-41 960 17792 4.05914 111.614 130.962 246.691 246.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.001024 4096 4.57314e-41 960 17880 4.05174 88.1943 130.947 223.246 223.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.001024 4096 4.55842e-41 960 17840 4.05699 57.9276 131.102 193.14 193.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.001024 4096 4.58659e-41 960 17760 4.04611 49.143 130.786 184.026 184.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.001024 4096 4.56949e-41 960 17760 4.05299 43.3088 130.995 178.408 178.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.001024 4096 4.56879e-41 960 17856 4.05299 82.0617 130.867 217.031 217.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.001024 4096 4.58477e-41 960 17760 4.03814 54.8222 130.634 189.547 189.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.001024 4096 4.55534e-41 960 17712 4.03664 45.7482 130.755 180.596 180.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.001024 4096 4.58855e-41 960 17664 4.03872 42.1765 130.634 176.902 176.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.001024 4096 4.58491e-41 960 17520 4.02842 39.0787 130.233 173.391 173.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.001024 4096 4.56837e-41 960 17864 4.05894 79.4397 131.078 214.628 214.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.001024 4096 4.57076e-41 960 17808 4.05462 54.4085 131.098 189.613 189.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.001024 4096 4.56179e-41 960 17640 4.03238 46.2459 130.38 180.71 180.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.001024 4096 4.57664e-41 960 17696 4.05709 42.324 130.978 177.415 177.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.001024 4096 4.56949e-41 960 17640 4.05859 37.5746 130.976 172.662 172.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.001024 4096 4.56893e-41 960 17856 4.05859 76.3261 130.996 211.432 211.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.001024 4096 4.56949e-41 960 17792 4.05578 54.4727 131.09 189.671 189.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.001024 4096 4.56389e-41 960 17664 4.03866 47.2267 130.748 182.066 182.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.001024 4096 4.56767e-41 960 17664 4.06314 44.1994 131.087 179.402 179.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.001024 4096 4.58687e-41 960 17600 4.05638 39.2508 131.085 174.447 174.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.001024 4096 4.58575e-41 960 17888 4.06029 66.3788 131.086 201.576 201.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.001024 4096 4.56529e-41 960 17856 4.06304 46.2258 131.102 181.444 181.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.001024 4096 4.56977e-41 960 17760 4.04288 108.214 130.612 242.923 242.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.001024 4096 4.56501e-41 960 17792 4.05616 108.344 131.097 243.551 243.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.001024 4096 4.58421e-41 960 17880 4.05786 85.6371 131.098 220.844 220.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.001024 4096 4.56053e-41 960 17840 4.05965 55.6182 131.1 190.831 190.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.001024 4096 4.57412e-41 960 17760 4.04861 45.868 131.079 181.048 181.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.001024 4096 4.58995e-41 960 17760 4.06118 42.0066 131.09 177.207 177.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.001024 4096 4.57524e-41 960 17600 4.03344 38.0232 130.442 172.55 172.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.001024 4096 4.55842e-41 960 17856 4.05504 75.4838 130.983 210.571 210.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.001024 4096 4.58617e-41 960 17760 4.0367 52.281 130.608 186.98 187.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.001024 4096 4.57664e-41 960 17712 4.03974 44.6464 130.755 179.496 179.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.001024 4096 4.58393e-41 960 17664 4.04224 41.5396 130.651 176.283 176.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.001024 4096 4.57846e-41 960 17520 4.03005 37.9965 130.12 172.199 172.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.001024 4096 4.5594e-41 960 17864 4.05299 76.0394 130.973 211.118 211.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.001024 4096 4.558e-41 960 17808 4.05811 51.2289 131.096 186.436 186.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.001024 4096 4.56207e-41 960 17640 4.03661 44.2225 130.378 178.69 178.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.001024 4096 4.56949e-41 960 17696 4.05866 40.5473 130.984 175.639 175.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.001024 4096 4.57272e-41 960 17640 4.05946 35.67 131.072 170.856 170.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.001024 4096 4.59065e-41 960 17856 4.0585 74.9807 131.077 210.169 210.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.001024 4096 4.58659e-41 960 17792 4.05965 54.1393 130.982 189.232 189.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.001024 4096 4.58183e-41 960 17664 4.03885 46.5367 130.747 181.376 181.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.001024 4096 4.56935e-41 960 17664 4.05981 43.5732 131.107 178.791 178.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.001024 4096 4.58155e-41 960 17600 4.0632 41.6783 131.102 176.894 176.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.001024 4096 4.57902e-41 960 17280 4.0192 38.5454 129.727 172.341 172.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.001024 4096 4.57104e-41 1024 17488 4.05811 118.901 131.159 254.169 254.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.001024 4096 4.58771e-41 1024 17472 4.06118 76.1139 131.034 211.259 211.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.001024 4096 4.5751e-41 1024 17408 4.05443 52.2506 131.002 187.359 187.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.001024 4096 4.5594e-41 1024 17376 4.05507 45.6294 131.001 180.736 180.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.001024 4096 4.57776e-41 1024 17280 4.03478 40.4931 130.671 175.251 175.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.001024 4096 4.58042e-41 1024 17280 4.0489 38.3713 130.818 173.292 173.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.001024 4096 4.56977e-41 1024 17280 4.05504 117.135 131.015 252.257 252.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.001024 4096 4.58771e-41 1024 17248 4.0528 116.568 130.891 251.563 251.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.001024 4096 4.57972e-41 1024 17152 4.03462 115.624 130.623 250.335 250.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.001024 4096 4.56347e-41 960 17696 4.05728 109.662 130.971 244.744 244.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.001024 4096 4.55674e-41 960 17696 4.05693 107.931 131.101 243.139 243.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.001024 4096 4.57314e-41 950 17640 4.03555 109.353 130.631 244.072 244.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.001024 4096 4.59051e-41 960 17640 4.0592 110.45 130.948 245.51 245.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.001024 4096 4.59051e-41 928 17920 4.03194 103.156 130.505 237.746 237.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.001024 4096 4.56347e-41 928 17280 3.9977 144.639 129.081 277.77 277.83
