# ******************************************************************************
 # *  Design:
 # *        NF_BRAM
 # *  
 # *  File:
 # *        README
 # *
 # *  Pcore:
 # *        flow_cache
 # *
 # *  Authors:
 # *        Marco Forconesi, Gustavo Sutter, Sergio Lopez-Buedo
 # *
 # *  Description:
 # *          Pcore with AXI4-Stream interfaces. To be integrated in the Xilinx
 # *          EDK NetFPGA Project.
# ******************************************************************************