Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_Simulator_behav xil_defaultlib.Processor_Simulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 5 into 'Inst' is out of bounds [C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ALU_Control.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RCA(N=32)
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_default
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.register(n=96)
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.register(n=193)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.StoreLoadControl
Compiling module xil_defaultlib.register(n=186)
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.register(n=172)
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_Simulator
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_Simulator_behav
