Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar 31 21:26:07 2025
| Host         : VLSI-HPC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file pynq_z2_top_control_sets_placed.rpt
| Design       : pynq_z2_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   |                                       |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | hsv_cycler/pwm_counter[7]_i_1_n_0 | rst_IBUF                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | hsv_cycler/hue_counter[7]_i_1_n_0 | rst_IBUF                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                   | hsv_cycler/pwm_clk_div[9]_i_1_n_0     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                   | hsv_cycler/clk_div_counter[0]_i_1_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                   | rst_IBUF                              |                9 |             42 |         4.67 |
+----------------+-----------------------------------+---------------------------------------+------------------+----------------+--------------+


