Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  6 21:26:42 2022
| Host         : YR-20220613JURZ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LEDW_BEEP_control_sets_placed.rpt
| Design       : LEDW_BEEP
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |              42 |           12 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                            |                2 |              4 |
|  clk_IBUF_BUFG | p_0_in        |                            |                3 |             16 |
|  clk_IBUF_BUFG |               | clear                      |                5 |             17 |
|  clk_IBUF_BUFG |               | beep_time_count[0]_i_1_n_0 |                7 |             25 |
|  clk_IBUF_BUFG |               | led_state[1]_i_2_n_0       |                8 |             28 |
+----------------+---------------+----------------------------+------------------+----------------+


