$date
	Fri Nov 15 17:23:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! pc [31:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 32 $ pcNext [31:0] $end
$var integer 32 % i [31:0] $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 32 & pc [31:0] $end
$var wire 32 ' pcNext [31:0] $end
$var reg 32 ( aux_pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 (
bx '
b0 &
b0 %
bx $
0#
b0 !
$end
#50000
bx !
bx &
bx (
1#
#100000
0#
b1 %
b0 $
b0 '
#150000
b0 !
b0 &
b0 (
1#
#200000
0#
b10 %
b1 $
b1 '
#250000
b1 !
b1 &
b1 (
1#
#300000
0#
b11 %
b10 $
b10 '
#350000
b10 !
b10 &
b10 (
1#
#400000
0#
b100 %
b11 $
b11 '
#450000
b11 !
b11 &
b11 (
1#
#500000
0#
b101 %
b100 $
b100 '
#550000
b100 !
b100 &
b100 (
1#
#600000
0#
b110 %
b101 $
b101 '
#650000
b101 !
b101 &
b101 (
1#
#700000
0#
b111 %
b110 $
b110 '
#750000
b110 !
b110 &
b110 (
1#
#800000
0#
b1000 %
b111 $
b111 '
#850000
b111 !
b111 &
b111 (
1#
#900000
0#
b1001 %
b1000 $
b1000 '
#950000
b1000 !
b1000 &
b1000 (
1#
#1000000
0#
b1010 %
b1001 $
b1001 '
#1050000
b1001 !
b1001 &
b1001 (
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
#1850000
1#
#1900000
0#
#1950000
1#
#2000000
0#
