Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d708e5a3ca5d48b1bed2df81a7fb00b0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Mircea/prjASC/prjASC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Mircea/prjASC/prjASC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcLogic
Compiling module xil_defaultlib.iMem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
