-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  generic (
        g_width : integer := 0
       );
  port (
        clk : in std_logic;
        reset_n : in std_logic
       );
end test;
