// Seed: 1605537811
module module_0;
  bit id_1;
  assign id_1 = id_2;
  assign id_1 = id_2 || 1'b0 + -1'b0;
  initial id_1 <= id_2;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output logic id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    output tri1 id_7
);
  id_9(
      id_9, id_3, id_1
  );
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  integer id_11, id_12;
  always id_2 <= -1'd0;
endmodule
