INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'atoler' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.14.0-427.22.1.el9_4.x86_64) on Wed Mar 26 05:46:38 CDT 2025
INFO: [HLS 200-10] In directory '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment3/problem2'
Sourcing Tcl script '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment3/problem2/problem2/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment3/problem2/problem2'.
INFO: [HLS 200-10] Adding design file 'problem2.c' to the project
INFO: [HLS 200-10] Adding design file 'problem2.h' to the project
INFO: [HLS 200-10] Adding test bench file 'problem2_test.c' to the project
INFO: [HLS 200-10] Opening solution '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment3/problem2/problem2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'problem2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106402 ; free virtual = 221503
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106402 ; free virtual = 221503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106379 ; free virtual = 221480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106379 ; free virtual = 221480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106366 ; free virtual = 221467
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106366 ; free virtual = 221467
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'foo' ...
WARNING: [SYN 201-107] Renaming port name 'foo/in' to 'foo/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'foo/out' to 'foo/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.3 seconds; current allocated memory: 138.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 138.461 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.80 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 106414 ; free virtual = 221527
INFO: [VHDL 208-304] Generating VHDL RTL for foo.
INFO: [VLOG 209-307] Generating Verilog RTL for foo.
INFO: [HLS 200-112] Total elapsed time: 20.6 seconds; peak allocated memory: 138.461 MB.
