{
  "Top": "userdma",
  "RtlTop": "userdma",
  "RtlPrefix": "",
  "RtlSubPrefix": "userdma_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inStreamTop": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 7, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "inStreamTop",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s2m_buf_sts": {
      "index": "1",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_buf_sts",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_buf_sts_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "s2m_sts_clear": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_sts_clear",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s2m_len": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_len",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s2m_enb_clrsts": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_enb_clrsts",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s2mbuf": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2mbuf_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2mbuf_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "s2m_err": {
      "index": "6",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_err",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "s2m_err_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "Img_width": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Img_width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m2sbuf": {
      "index": "8",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "m2sbuf_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "m2sbuf_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "m2s_buf_sts": {
      "index": "9",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "m2s_buf_sts",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "m2s_buf_sts_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "m2s_sts_clear": {
      "index": "10",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "m2s_sts_clear",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m2s_len": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "m2s_enb_clrsts": {
      "index": "12",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "m2s_enb_clrsts",
          "usage": "data",
          "direction": "in"
        }]
    },
    "outStreamTop": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 7, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "outStreamTop",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top -name userdma \"userdma\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "userdma"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "userdma",
    "Version": "1.0",
    "DisplayName": "Userdma",
    "Revision": "2113338507",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_userdma_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/userdma.cpp"],
    "Vhdl": [
      "impl\/vhdl\/userdma_control_s_axi.vhd",
      "impl\/vhdl\/userdma_entry_proc.vhd",
      "impl\/vhdl\/userdma_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/userdma_fifo_w1_d3_S.vhd",
      "impl\/vhdl\/userdma_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/userdma_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/userdma_fifo_w33_d128_A.vhd",
      "impl\/vhdl\/userdma_fifo_w40_d128_A.vhd",
      "impl\/vhdl\/userdma_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/userdma_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/userdma_getinstream.vhd",
      "impl\/vhdl\/userdma_getinstream_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/userdma_gmem0_m_axi.vhd",
      "impl\/vhdl\/userdma_gmem1_m_axi.vhd",
      "impl\/vhdl\/userdma_paralleltostreamwithburst.vhd",
      "impl\/vhdl\/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2.vhd",
      "impl\/vhdl\/userdma_regslice_both.vhd",
      "impl\/vhdl\/userdma_sendoutstream.vhd",
      "impl\/vhdl\/userdma_sendoutstream_Pipeline_VITIS_LOOP_151_2.vhd",
      "impl\/vhdl\/userdma_start_for_sendoutstream_U0.vhd",
      "impl\/vhdl\/userdma_start_for_streamtoparallelwithburst_U0.vhd",
      "impl\/vhdl\/userdma_streamtoparallelwithburst.vhd",
      "impl\/vhdl\/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.vhd",
      "impl\/vhdl\/userdma.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/userdma_control_s_axi.v",
      "impl\/verilog\/userdma_entry_proc.v",
      "impl\/verilog\/userdma_fifo_w1_d2_S.v",
      "impl\/verilog\/userdma_fifo_w1_d3_S.v",
      "impl\/verilog\/userdma_fifo_w32_d2_S.v",
      "impl\/verilog\/userdma_fifo_w32_d8_S.v",
      "impl\/verilog\/userdma_fifo_w33_d128_A.v",
      "impl\/verilog\/userdma_fifo_w40_d128_A.v",
      "impl\/verilog\/userdma_fifo_w64_d3_S.v",
      "impl\/verilog\/userdma_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/userdma_getinstream.v",
      "impl\/verilog\/userdma_getinstream_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/userdma_gmem0_m_axi.v",
      "impl\/verilog\/userdma_gmem1_m_axi.v",
      "impl\/verilog\/userdma_hls_deadlock_detection_unit.v",
      "impl\/verilog\/userdma_hls_deadlock_detector.vh",
      "impl\/verilog\/userdma_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/userdma_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/userdma_hls_deadlock_report_unit.vh",
      "impl\/verilog\/userdma_paralleltostreamwithburst.v",
      "impl\/verilog\/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2.v",
      "impl\/verilog\/userdma_regslice_both.v",
      "impl\/verilog\/userdma_sendoutstream.v",
      "impl\/verilog\/userdma_sendoutstream_Pipeline_VITIS_LOOP_151_2.v",
      "impl\/verilog\/userdma_start_for_sendoutstream_U0.v",
      "impl\/verilog\/userdma_start_for_streamtoparallelwithburst_U0.v",
      "impl\/verilog\/userdma_streamtoparallelwithburst.v",
      "impl\/verilog\/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.v",
      "impl\/verilog\/userdma.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/userdma_v1_0\/data\/userdma.mdd",
      "impl\/misc\/drivers\/userdma_v1_0\/data\/userdma.tcl",
      "impl\/misc\/drivers\/userdma_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/userdma_v1_0\/src\/xuserdma.c",
      "impl\/misc\/drivers\/userdma_v1_0\/src\/xuserdma.h",
      "impl\/misc\/drivers\/userdma_v1_0\/src\/xuserdma_hw.h",
      "impl\/misc\/drivers\/userdma_v1_0\/src\/xuserdma_linux.c",
      "impl\/misc\/drivers\/userdma_v1_0\/src\/xuserdma_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/userdma.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "s2m_buf_sts",
          "access": "R",
          "description": "Data signal of s2m_buf_sts",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "s2m_buf_sts",
              "access": "R",
              "description": "Bit 0 to 0 of s2m_buf_sts"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "s2m_buf_sts_ctrl",
          "access": "R",
          "description": "Control signal of s2m_buf_sts",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "s2m_buf_sts_ap_vld",
              "access": "R",
              "description": "Control signal s2m_buf_sts_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "s2m_sts_clear",
          "access": "W",
          "description": "Data signal of s2m_sts_clear",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "s2m_sts_clear",
              "access": "W",
              "description": "Bit 0 to 0 of s2m_sts_clear"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "s2m_len",
          "access": "W",
          "description": "Data signal of s2m_len",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "s2m_len",
              "access": "W",
              "description": "Bit 31 to 0 of s2m_len"
            }]
        },
        {
          "offset": "0x30",
          "name": "s2m_enb_clrsts",
          "access": "W",
          "description": "Data signal of s2m_enb_clrsts",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "s2m_enb_clrsts",
              "access": "W",
              "description": "Bit 0 to 0 of s2m_enb_clrsts"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "s2mbuf_1",
          "access": "W",
          "description": "Data signal of s2mbuf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "s2mbuf",
              "access": "W",
              "description": "Bit 31 to 0 of s2mbuf"
            }]
        },
        {
          "offset": "0x3c",
          "name": "s2mbuf_2",
          "access": "W",
          "description": "Data signal of s2mbuf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "s2mbuf",
              "access": "W",
              "description": "Bit 63 to 32 of s2mbuf"
            }]
        },
        {
          "offset": "0x44",
          "name": "s2m_err",
          "access": "R",
          "description": "Data signal of s2m_err",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "s2m_err",
              "access": "R",
              "description": "Bit 0 to 0 of s2m_err"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "s2m_err_ctrl",
          "access": "R",
          "description": "Control signal of s2m_err",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "s2m_err_ap_vld",
              "access": "R",
              "description": "Control signal s2m_err_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x54",
          "name": "Img_width",
          "access": "W",
          "description": "Data signal of Img_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Img_width",
              "access": "W",
              "description": "Bit 31 to 0 of Img_width"
            }]
        },
        {
          "offset": "0x5c",
          "name": "m2sbuf_1",
          "access": "W",
          "description": "Data signal of m2sbuf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m2sbuf",
              "access": "W",
              "description": "Bit 31 to 0 of m2sbuf"
            }]
        },
        {
          "offset": "0x60",
          "name": "m2sbuf_2",
          "access": "W",
          "description": "Data signal of m2sbuf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m2sbuf",
              "access": "W",
              "description": "Bit 63 to 32 of m2sbuf"
            }]
        },
        {
          "offset": "0x68",
          "name": "m2s_buf_sts",
          "access": "R",
          "description": "Data signal of m2s_buf_sts",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "m2s_buf_sts",
              "access": "R",
              "description": "Bit 0 to 0 of m2s_buf_sts"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x6c",
          "name": "m2s_buf_sts_ctrl",
          "access": "R",
          "description": "Control signal of m2s_buf_sts",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "m2s_buf_sts_ap_vld",
              "access": "R",
              "description": "Control signal m2s_buf_sts_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x78",
          "name": "m2s_sts_clear",
          "access": "W",
          "description": "Data signal of m2s_sts_clear",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "m2s_sts_clear",
              "access": "W",
              "description": "Bit 0 to 0 of m2s_sts_clear"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "m2s_len",
          "access": "W",
          "description": "Data signal of m2s_len",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m2s_len",
              "access": "W",
              "description": "Bit 31 to 0 of m2s_len"
            }]
        },
        {
          "offset": "0x88",
          "name": "m2s_enb_clrsts",
          "access": "W",
          "description": "Data signal of m2s_enb_clrsts",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "m2s_enb_clrsts",
              "access": "W",
              "description": "Bit 0 to 0 of m2s_enb_clrsts"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "s2m_buf_sts"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "s2m_sts_clear"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "s2m_len"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "s2m_enb_clrsts"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "s2mbuf"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "s2m_err"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "Img_width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "92",
          "argName": "m2sbuf"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "m2s_buf_sts"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "m2s_sts_clear"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "m2s_len"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "m2s_enb_clrsts"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:inStreamTop:outStreamTop",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "10",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "s2mbuf"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "s2mbuf"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "10",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "m2sbuf"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "m2sbuf"
        }
      ]
    },
    "inStreamTop": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "inStreamTop_",
      "ports": [
        "inStreamTop_TDATA",
        "inStreamTop_TKEEP",
        "inStreamTop_TLAST",
        "inStreamTop_TREADY",
        "inStreamTop_TSTRB",
        "inStreamTop_TUSER",
        "inStreamTop_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "inStreamTop"
        }]
    },
    "outStreamTop": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "outStreamTop_",
      "ports": [
        "outStreamTop_TDATA",
        "outStreamTop_TKEEP",
        "outStreamTop_TLAST",
        "outStreamTop_TREADY",
        "outStreamTop_TSTRB",
        "outStreamTop_TUSER",
        "outStreamTop_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "outStreamTop"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStreamTop_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "inStreamTop_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "inStreamTop_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "inStreamTop_TUSER": {
      "dir": "in",
      "width": "7"
    },
    "inStreamTop_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStreamTop_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStreamTop_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "outStreamTop_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "outStreamTop_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "outStreamTop_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "outStreamTop_TUSER": {
      "dir": "out",
      "width": "7"
    },
    "outStreamTop_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStreamTop_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStreamTop_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "userdma",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "getinstream",
          "InstanceName": "getinstream_U0",
          "Instances": [{
              "ModuleName": "getinstream_Pipeline_VITIS_LOOP_48_1",
              "InstanceName": "grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_132"
            }]
        },
        {
          "ModuleName": "paralleltostreamwithburst",
          "InstanceName": "paralleltostreamwithburst_U0",
          "Instances": [{
              "ModuleName": "paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2",
              "InstanceName": "grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2_fu_173"
            }]
        },
        {
          "ModuleName": "streamtoparallelwithburst",
          "InstanceName": "streamtoparallelwithburst_U0",
          "Instances": [{
              "ModuleName": "streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2",
              "InstanceName": "grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_148"
            }]
        },
        {
          "ModuleName": "sendoutstream",
          "InstanceName": "sendoutstream_U0",
          "Instances": [{
              "ModuleName": "sendoutstream_Pipeline_VITIS_LOOP_151_2",
              "InstanceName": "grp_sendoutstream_Pipeline_VITIS_LOOP_151_2_fu_101"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "getinstream_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "getinstream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "streamtoparallelwithburst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "paralleltostreamwithburst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sendoutstream_Pipeline_VITIS_LOOP_151_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sendoutstream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "userdma": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "getinstream_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.613"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "140",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "281",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "getinstream": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.613"
        },
        "Area": {
          "FF": "244",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "544",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "streamtoparallelwithburst": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "?",
            "PipelineDepth": "2 ~ ?"
          }],
        "Area": {
          "FF": "415",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "764",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_107_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "139",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "321",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "paralleltostreamwithburst": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "?",
            "PipelineDepth": "3 ~ ?"
          }],
        "Area": {
          "FF": "514",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "984",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sendoutstream_Pipeline_VITIS_LOOP_151_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.110"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_151_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "143",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sendoutstream": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_149_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "FF": "82",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "237",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "userdma": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "4192",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "8119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-14 14:27:07 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
