Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 21 15:58:20 2024
| Host         : DESKTOP-QVN4KUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bin2led7_timing_summary_routed.rpt -pb bin2led7_timing_summary_routed.pb -rpx bin2led7_timing_summary_routed.rpx -warn_on_violation
| Design       : bin2led7
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.817ns  (logic 5.326ns (35.948%)  route 9.490ns (64.052%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.831     8.295    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I3_O)        0.146     8.441 r  led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.660    11.100    led_out_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.717    14.817 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.817    led_out[0]
    U5                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.751ns  (logic 5.398ns (36.590%)  route 9.354ns (63.410%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.840     8.304    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I1_O)        0.153     8.457 r  led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.514    10.971    led_out_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.781    14.751 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.751    led_out[5]
    U8                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.373ns  (logic 5.210ns (36.246%)  route 9.164ns (63.754%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.859     8.323    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.447 r  led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.305    10.752    led_out_OBUF[6]
    V8                   OBUF (Prop_obuf_I_O)         3.622    14.373 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.373    led_out[6]
    V8                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.306ns  (logic 5.108ns (35.707%)  route 9.198ns (64.293%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.456     7.920    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.044 r  led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.742    10.785    led_out_OBUF[2]
    V6                   OBUF (Prop_obuf_I_O)         3.520    14.306 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.306    led_out[2]
    V6                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.967ns  (logic 5.209ns (37.293%)  route 8.758ns (62.707%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.840     8.304    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.919    10.346    led_out_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         3.621    13.967 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.967    led_out[4]
    V7                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.962ns  (logic 5.433ns (38.913%)  route 8.529ns (61.087%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.456     7.920    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I1_O)        0.117     8.037 r  led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.074    10.110    led_out_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.852    13.962 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.962    led_out[3]
    U7                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_in[1]
                            (input port)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 5.127ns (38.015%)  route 8.360ns (61.985%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  bin_in[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_in[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  bin_in_IBUF[1]_inst/O
                         net (fo=7, routed)           6.831     8.295    bin_in_IBUF[1]
    SLICE_X0Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.419 r  led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.530     9.948    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.539    13.488 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.488    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.345ns  (logic 1.595ns (36.706%)  route 2.750ns (63.294%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.467     2.777    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.822 r  led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.283     3.104    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.240     4.345 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.345    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.658ns  (logic 1.754ns (37.650%)  route 2.904ns (62.350%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.407     2.716    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.043     2.759 r  led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.498     3.257    led_out_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         1.401     4.658 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.658    led_out[3]
    U7                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.664ns  (logic 1.675ns (35.919%)  route 2.989ns (64.081%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.548     2.858    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.903 r  led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.441     3.343    led_out_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.321     4.664 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.664    led_out[4]
    V7                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.680ns  (logic 1.676ns (35.815%)  route 3.004ns (64.185%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.379     2.689    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.734 r  led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.625     3.359    led_out_OBUF[6]
    V8                   OBUF (Prop_obuf_I_O)         1.322     4.680 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.680    led_out[6]
    V8                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.783ns  (logic 1.576ns (32.943%)  route 3.208ns (67.057%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.407     2.716    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.761 r  led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.801     3.562    led_out_OBUF[2]
    V6                   OBUF (Prop_obuf_I_O)         1.221     4.783 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.783    led_out[2]
    V6                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.873ns  (logic 1.635ns (33.554%)  route 3.238ns (66.446%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.467     2.777    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.046     2.823 r  led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.771     3.593    led_out_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.280     4.873 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.873    led_out[0]
    U5                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.942ns  (logic 1.697ns (34.331%)  route 3.245ns (65.669%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  enable_IBUF_inst/O
                         net (fo=7, routed)           2.548     2.858    enable_IBUF
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.045     2.903 r  led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.697     3.600    led_out_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.342     4.942 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.942    led_out[5]
    U8                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





