// Seed: 874560298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5
);
  assign id_2 = 1;
  assign module_3.type_4 = 0;
endmodule
module module_3 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    id_18,
    output logic id_8,
    output tri id_9,
    id_19,
    output wor id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    output wor id_14,
    output supply1 id_15,
    input wire id_16
);
  wire id_20;
  event id_21 = id_18, id_22 = id_21;
  always id_8 <= id_22;
  wire id_23;
  module_2 modCall_1 (
      id_14,
      id_11,
      id_9,
      id_10,
      id_11,
      id_0
  );
endmodule
