Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Mar 28 18:17:59 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggsD_timing_summary_routed.rpt -rpx EggsD_timing_summary_routed.rpx
| Design       : EggsD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk1HZ/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[0]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[1]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[2]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[2]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[3]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[4]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[5]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/sec_reg[4]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: incrementTime/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q2_bar_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[3]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[5]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[5]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[5]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 98 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.338        0.000                      0                  176        0.115        0.000                      0                  176        3.000        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        192.338        0.000                      0                  176        0.433        0.000                      0                  176       13.360        0.000                       0                   100  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      192.367        0.000                      0                  176        0.433        0.000                      0                  176       13.360        0.000                       0                   100  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        192.338        0.000                      0                  176        0.115        0.000                      0                  176  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      192.338        0.000                      0                  176        0.115        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.338ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.520ns (34.170%)  route 4.855ns (65.830%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.555 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.555    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                192.338    

Slack (MET) :             192.359ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.499ns (33.982%)  route 4.855ns (66.018%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.534 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.534    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                192.359    

Slack (MET) :             192.433ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 2.425ns (33.311%)  route 4.855ns (66.689%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.460 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.460    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                192.433    

Slack (MET) :             192.449ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.409ns (33.164%)  route 4.855ns (66.836%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.444 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.444    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                192.449    

Slack (MET) :             192.453ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.406ns (33.136%)  route 4.855ns (66.864%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.441 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.441    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                192.453    

Slack (MET) :             192.474ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.385ns (32.942%)  route 4.855ns (67.058%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.420 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.420    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                192.474    

Slack (MET) :             192.548ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.311ns (32.250%)  route 4.855ns (67.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.346 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.346    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                192.548    

Slack (MET) :             192.564ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.295ns (32.098%)  route 4.855ns (67.902%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.330 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.330    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                192.564    

Slack (MET) :             192.569ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.292ns (32.070%)  route 4.855ns (67.930%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.327 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.327    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.897    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.897    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                192.569    

Slack (MET) :             192.590ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.271ns (31.870%)  route 4.855ns (68.130%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.306    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.897    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.897    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                192.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.601    -0.563    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.344    -0.055    incrementTime/SLOW_CLK/slow_clk
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045    -0.010 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.010    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.563    
    SLICE_X6Y61          FDCE (Hold_fdce_C_D)         0.120    -0.443    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.007%)  route 0.319ns (57.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  clk1HZ/counter_reg[17]/Q
                         net (fo=4, routed)           0.149    -0.275    clk1HZ/counter_reg[17]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.045    -0.230 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.170    -0.060    clk1HZ/clk_out_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045    -0.015 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    clk1HZ/clk_out_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.552    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.091    -0.461    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.294ns (50.795%)  route 0.285ns (49.205%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.186    -0.093    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.045    -0.048 r  clk1HZ/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    clk1HZ/counter[16]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  clk1HZ/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.015    clk1HZ/counter_reg[16]_i_1_n_4
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.446    clk1HZ/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.297ns (51.150%)  route 0.284ns (48.850%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.185    -0.095    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  clk1HZ/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.050    clk1HZ/counter[16]_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.016 r  clk1HZ/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.016    clk1HZ/counter_reg[16]_i_1_n_5
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.446    clk1HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.111%)  route 0.349ns (57.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[1]/Q
                         net (fo=14, routed)          0.197    -0.201    segMGMT/set_min_reg[5][1]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.156 f  segMGMT/seg[4]_i_3/O
                         net (fo=3, routed)           0.152    -0.004    segMGMT/seg[4]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.041 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.041    segMGMT/seg[1]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120    -0.426    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.296ns (49.760%)  route 0.299ns (50.240%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.201    -0.081    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.036 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.036    clk1HZ/counter[16]_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.029 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.446    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.296ns (49.574%)  route 0.301ns (50.426%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.301    clk1HZ/counter_reg[13]
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          0.179    -0.077    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.045    -0.032 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.032    clk1HZ/counter[8]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.033 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.033    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    clk1HZ/clk_out1
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.105    -0.444    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.472%)  route 0.385ns (62.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    CLK5MHZ
    SLICE_X3Y64          FDRE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  set_sec_reg[2]/Q
                         net (fo=21, routed)          0.251    -0.172    segMGMT/Q[2]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045    -0.127 r  segMGMT/seg[5]_i_2/O
                         net (fo=1, routed)           0.134     0.007    segMGMT/seg[5]_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.052 r  segMGMT/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.052    segMGMT/seg[5]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121    -0.425    segMGMT/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.296ns (50.687%)  route 0.288ns (49.313%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.190    -0.092    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.047 r  clk1HZ/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.047    clk1HZ/counter[20]_i_4_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.018 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105    -0.461    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 set_min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.219%)  route 0.334ns (56.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[0]/Q
                         net (fo=9, routed)           0.118    -0.281    segMGMT/set_min_reg[5][0]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 f  segMGMT/seg[0]_i_2/O
                         net (fo=1, routed)           0.216    -0.020    segMGMT/seg[0]_i_2_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  segMGMT/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.025    segMGMT/seg[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091    -0.458    segMGMT/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y70      TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y66      clk1HZ/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y64      clk1HZ/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y64      clk1HZ/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y63      clk1HZ/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y63      clk1HZ/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y63      clk1HZ/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y60      incrementTime/SLOW_CLK/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y60      incrementTime/SLOW_CLK/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y60      incrementTime/SLOW_CLK/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      TimerOn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y66      clk1HZ/clk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.367ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.520ns (34.170%)  route 4.855ns (65.830%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.555 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.555    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.289   198.860    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.922    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                192.367    

Slack (MET) :             192.388ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.499ns (33.982%)  route 4.855ns (66.018%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.534 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.534    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.289   198.860    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.922    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                192.388    

Slack (MET) :             192.462ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 2.425ns (33.311%)  route 4.855ns (66.689%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.460 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.460    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.289   198.860    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.922    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                192.462    

Slack (MET) :             192.478ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.409ns (33.164%)  route 4.855ns (66.836%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.444 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.444    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.289   198.860    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.922    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.922    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                192.478    

Slack (MET) :             192.482ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.406ns (33.136%)  route 4.855ns (66.864%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.441 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.441    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.289   198.861    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.923    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.923    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                192.482    

Slack (MET) :             192.503ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.385ns (32.942%)  route 4.855ns (67.058%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.420 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.420    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.289   198.861    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.923    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.923    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                192.503    

Slack (MET) :             192.577ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.311ns (32.250%)  route 4.855ns (67.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.346 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.346    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.289   198.861    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.923    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.923    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                192.577    

Slack (MET) :             192.593ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.295ns (32.098%)  route 4.855ns (67.902%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.330 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.330    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.289   198.861    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.923    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.923    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                192.593    

Slack (MET) :             192.598ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.292ns (32.070%)  route 4.855ns (67.930%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.327 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.327    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.289   198.863    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.925    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.925    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                192.598    

Slack (MET) :             192.619ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.271ns (31.870%)  route 4.855ns (68.130%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.306    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.289   198.863    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.925    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.925    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                192.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.601    -0.563    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.344    -0.055    incrementTime/SLOW_CLK/slow_clk
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045    -0.010 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.010    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.563    
    SLICE_X6Y61          FDCE (Hold_fdce_C_D)         0.120    -0.443    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.007%)  route 0.319ns (57.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  clk1HZ/counter_reg[17]/Q
                         net (fo=4, routed)           0.149    -0.275    clk1HZ/counter_reg[17]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.045    -0.230 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.170    -0.060    clk1HZ/clk_out_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045    -0.015 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    clk1HZ/clk_out_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.552    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.091    -0.461    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.294ns (50.795%)  route 0.285ns (49.205%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.186    -0.093    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.045    -0.048 r  clk1HZ/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    clk1HZ/counter[16]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  clk1HZ/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.015    clk1HZ/counter_reg[16]_i_1_n_4
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.446    clk1HZ/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.297ns (51.150%)  route 0.284ns (48.850%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.185    -0.095    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  clk1HZ/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.050    clk1HZ/counter[16]_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.016 r  clk1HZ/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.016    clk1HZ/counter_reg[16]_i_1_n_5
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.446    clk1HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.111%)  route 0.349ns (57.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[1]/Q
                         net (fo=14, routed)          0.197    -0.201    segMGMT/set_min_reg[5][1]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.156 f  segMGMT/seg[4]_i_3/O
                         net (fo=3, routed)           0.152    -0.004    segMGMT/seg[4]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.041 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.041    segMGMT/seg[1]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120    -0.426    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.296ns (49.760%)  route 0.299ns (50.240%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.201    -0.081    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.036 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.036    clk1HZ/counter[16]_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.029 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.446    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.296ns (49.574%)  route 0.301ns (50.426%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.301    clk1HZ/counter_reg[13]
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          0.179    -0.077    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.045    -0.032 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.032    clk1HZ/counter[8]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.033 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.033    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    clk1HZ/clk_out1
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.105    -0.444    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.472%)  route 0.385ns (62.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    CLK5MHZ
    SLICE_X3Y64          FDRE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  set_sec_reg[2]/Q
                         net (fo=21, routed)          0.251    -0.172    segMGMT/Q[2]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045    -0.127 r  segMGMT/seg[5]_i_2/O
                         net (fo=1, routed)           0.134     0.007    segMGMT/seg[5]_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.052 r  segMGMT/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.052    segMGMT/seg[5]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121    -0.425    segMGMT/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.296ns (50.687%)  route 0.288ns (49.313%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.190    -0.092    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.047 r  clk1HZ/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.047    clk1HZ/counter[20]_i_4_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.018 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105    -0.461    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 set_min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.219%)  route 0.334ns (56.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[0]/Q
                         net (fo=9, routed)           0.118    -0.281    segMGMT/set_min_reg[5][0]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 f  segMGMT/seg[0]_i_2/O
                         net (fo=1, routed)           0.216    -0.020    segMGMT/seg[0]_i_2_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  segMGMT/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.025    segMGMT/seg[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091    -0.458    segMGMT/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y70      TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y66      clk1HZ/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y64      clk1HZ/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y64      clk1HZ/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y65      clk1HZ/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y63      clk1HZ/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y63      clk1HZ/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y63      clk1HZ/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y64      clk1HZ/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y60      incrementTime/SLOW_CLK/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y60      incrementTime/SLOW_CLK/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y60      incrementTime/SLOW_CLK/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y70      TimerOn_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y66      clk1HZ/clk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y65      clk1HZ/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.338ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.520ns (34.170%)  route 4.855ns (65.830%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.555 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.555    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                192.338    

Slack (MET) :             192.359ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.499ns (33.982%)  route 4.855ns (66.018%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.534 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.534    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                192.359    

Slack (MET) :             192.433ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 2.425ns (33.311%)  route 4.855ns (66.689%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.460 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.460    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                192.433    

Slack (MET) :             192.449ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.409ns (33.164%)  route 4.855ns (66.836%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.444 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.444    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                192.449    

Slack (MET) :             192.453ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.406ns (33.136%)  route 4.855ns (66.864%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.441 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.441    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                192.453    

Slack (MET) :             192.474ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.385ns (32.942%)  route 4.855ns (67.058%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.420 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.420    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                192.474    

Slack (MET) :             192.548ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.311ns (32.250%)  route 4.855ns (67.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.346 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.346    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                192.548    

Slack (MET) :             192.564ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.295ns (32.098%)  route 4.855ns (67.902%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.330 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.330    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                192.564    

Slack (MET) :             192.569ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.292ns (32.070%)  route 4.855ns (67.930%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.327 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.327    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.897    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.897    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                192.569    

Slack (MET) :             192.590ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.271ns (31.870%)  route 4.855ns (68.130%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.306    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.897    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.897    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                192.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.601    -0.563    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.344    -0.055    incrementTime/SLOW_CLK/slow_clk
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045    -0.010 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.010    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X6Y61          FDCE (Hold_fdce_C_D)         0.120    -0.126    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.007%)  route 0.319ns (57.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  clk1HZ/counter_reg[17]/Q
                         net (fo=4, routed)           0.149    -0.275    clk1HZ/counter_reg[17]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.045    -0.230 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.170    -0.060    clk1HZ/clk_out_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045    -0.015 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    clk1HZ/clk_out_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.318    -0.235    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.091    -0.144    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.294ns (50.795%)  route 0.285ns (49.205%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.186    -0.093    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.045    -0.048 r  clk1HZ/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    clk1HZ/counter[16]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  clk1HZ/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.015    clk1HZ/counter_reg[16]_i_1_n_4
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.129    clk1HZ/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.297ns (51.150%)  route 0.284ns (48.850%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.185    -0.095    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  clk1HZ/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.050    clk1HZ/counter[16]_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.016 r  clk1HZ/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.016    clk1HZ/counter_reg[16]_i_1_n_5
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.129    clk1HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.111%)  route 0.349ns (57.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[1]/Q
                         net (fo=14, routed)          0.197    -0.201    segMGMT/set_min_reg[5][1]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.156 f  segMGMT/seg[4]_i_3/O
                         net (fo=3, routed)           0.152    -0.004    segMGMT/seg[4]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.041 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.041    segMGMT/seg[1]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120    -0.109    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.296ns (49.760%)  route 0.299ns (50.240%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.201    -0.081    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.036 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.036    clk1HZ/counter[16]_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.029 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.129    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.296ns (49.574%)  route 0.301ns (50.426%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.301    clk1HZ/counter_reg[13]
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          0.179    -0.077    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.045    -0.032 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.032    clk1HZ/counter[8]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.033 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.033    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    clk1HZ/clk_out1
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.105    -0.127    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.472%)  route 0.385ns (62.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    CLK5MHZ
    SLICE_X3Y64          FDRE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  set_sec_reg[2]/Q
                         net (fo=21, routed)          0.251    -0.172    segMGMT/Q[2]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045    -0.127 r  segMGMT/seg[5]_i_2/O
                         net (fo=1, routed)           0.134     0.007    segMGMT/seg[5]_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.052 r  segMGMT/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.052    segMGMT/seg[5]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121    -0.108    segMGMT/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.296ns (50.687%)  route 0.288ns (49.313%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.190    -0.092    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.047 r  clk1HZ/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.047    clk1HZ/counter[20]_i_4_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.018 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105    -0.144    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 set_min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.219%)  route 0.334ns (56.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[0]/Q
                         net (fo=9, routed)           0.118    -0.281    segMGMT/set_min_reg[5][0]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 f  segMGMT/seg[0]_i_2/O
                         net (fo=1, routed)           0.216    -0.020    segMGMT/seg[0]_i_2_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  segMGMT/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.025    segMGMT/seg[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.318    -0.232    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091    -0.141    segMGMT/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.338ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.520ns (34.170%)  route 4.855ns (65.830%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.555 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.555    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                192.338    

Slack (MET) :             192.359ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.499ns (33.982%)  route 4.855ns (66.018%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.534 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.534    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                192.359    

Slack (MET) :             192.433ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 2.425ns (33.311%)  route 4.855ns (66.689%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.460 r  clk1HZ/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.460    clk1HZ/counter_reg[28]_i_1_n_5
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[30]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                192.433    

Slack (MET) :             192.449ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.409ns (33.164%)  route 4.855ns (66.836%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.444 r  clk1HZ/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.444    clk1HZ/counter_reg[28]_i_1_n_7
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.594   198.574    clk1HZ/clk_out1
    SLICE_X0Y69          FDCE                                         r  clk1HZ/counter_reg[28]/C
                         clock pessimism              0.575   199.149    
                         clock uncertainty           -0.318   198.832    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.062   198.894    clk1HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.894    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                192.449    

Slack (MET) :             192.453ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.406ns (33.136%)  route 4.855ns (66.864%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.441 r  clk1HZ/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.441    clk1HZ/counter_reg[24]_i_1_n_6
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[25]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                192.453    

Slack (MET) :             192.474ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.385ns (32.942%)  route 4.855ns (67.058%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.420 r  clk1HZ/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.420    clk1HZ/counter_reg[24]_i_1_n_4
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[27]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                192.474    

Slack (MET) :             192.548ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.311ns (32.250%)  route 4.855ns (67.750%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.346 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.346    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                192.548    

Slack (MET) :             192.564ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 2.295ns (32.098%)  route 4.855ns (67.902%))
  Logic Levels:           11  (CARRY4=7 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.107    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.330 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.330    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.595   198.575    clk1HZ/clk_out1
    SLICE_X0Y68          FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.575   199.150    
                         clock uncertainty           -0.318   198.833    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062   198.895    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                192.564    

Slack (MET) :             192.569ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.292ns (32.070%)  route 4.855ns (67.930%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.327 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.327    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.897    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.897    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                192.569    

Slack (MET) :             192.590ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.271ns (31.870%)  route 4.855ns (68.130%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.720    -0.820    clk1HZ/clk_out1
    SLICE_X0Y63          FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.387     1.024    clk1HZ/counter_reg[5]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.148 r  clk1HZ/clk_out_i_9/O
                         net (fo=1, routed)           0.950     2.098    clk1HZ/clk_out_i_9_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I0_O)        0.124     2.222 r  clk1HZ/clk_out_i_6/O
                         net (fo=1, routed)           0.682     2.904    clk1HZ/clk_out_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          1.835     4.863    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y62          LUT5 (Prop_lut5_I2_O)        0.124     4.987 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.987    clk1HZ/counter[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.879    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.993    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.306 r  clk1HZ/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.306    clk1HZ/counter_reg[20]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          1.597   198.577    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[23]/C
                         clock pessimism              0.575   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062   198.897    clk1HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.897    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                192.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 incrementTime/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.785%)  route 0.344ns (62.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.601    -0.563    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  incrementTime/SLOW_CLK/slow_clk_reg/Q
                         net (fo=25, routed)          0.344    -0.055    incrementTime/SLOW_CLK/slow_clk
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045    -0.010 r  incrementTime/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.010    incrementTime/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    incrementTime/SLOW_CLK/CLK
    SLICE_X6Y61          FDCE                                         r  incrementTime/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X6Y61          FDCE (Hold_fdce_C_D)         0.120    -0.126    incrementTime/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.007%)  route 0.319ns (57.993%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.599    -0.565    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  clk1HZ/counter_reg[17]/Q
                         net (fo=4, routed)           0.149    -0.275    clk1HZ/counter_reg[17]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.045    -0.230 r  clk1HZ/clk_out_i_2/O
                         net (fo=21, routed)          0.170    -0.060    clk1HZ/clk_out_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045    -0.015 r  clk1HZ/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.015    clk1HZ/clk_out_i_1_n_0
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X1Y66          FDCE                                         r  clk1HZ/clk_out_reg/C
                         clock pessimism              0.251    -0.552    
                         clock uncertainty            0.318    -0.235    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.091    -0.144    clk1HZ/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.294ns (50.795%)  route 0.285ns (49.205%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.186    -0.093    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.045    -0.048 r  clk1HZ/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.048    clk1HZ/counter[16]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  clk1HZ/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.015    clk1HZ/counter_reg[16]_i_1_n_4
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[19]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.129    clk1HZ/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.297ns (51.150%)  route 0.284ns (48.850%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.325    clk1HZ/counter_reg[15]
    SLICE_X1Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  clk1HZ/clk_out_i_3/O
                         net (fo=21, routed)          0.185    -0.095    clk1HZ/clk_out_i_3_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  clk1HZ/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.050    clk1HZ/counter[16]_i_3_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.016 r  clk1HZ/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.016    clk1HZ/counter_reg[16]_i_1_n_5
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[18]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.129    clk1HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 set_min_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.111%)  route 0.349ns (57.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[1]/Q
                         net (fo=14, routed)          0.197    -0.201    segMGMT/set_min_reg[5][1]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.156 f  segMGMT/seg[4]_i_3/O
                         net (fo=3, routed)           0.152    -0.004    segMGMT/seg[4]_i_3_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.041 r  segMGMT/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.041    segMGMT/seg[1]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[1]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120    -0.109    segMGMT/seg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.296ns (49.760%)  route 0.299ns (50.240%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.201    -0.081    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.036 r  clk1HZ/counter[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.036    clk1HZ/counter[16]_i_4_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.029 r  clk1HZ/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.029    clk1HZ/counter_reg[16]_i_1_n_6
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.870    -0.803    clk1HZ/clk_out1
    SLICE_X0Y66          FDCE                                         r  clk1HZ/counter_reg[17]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105    -0.129    clk1HZ/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.296ns (49.574%)  route 0.301ns (50.426%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    clk1HZ/clk_out1
    SLICE_X0Y65          FDCE                                         r  clk1HZ/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  clk1HZ/counter_reg[13]/Q
                         net (fo=2, routed)           0.122    -0.301    clk1HZ/counter_reg[13]
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  clk1HZ/clk_out_i_4/O
                         net (fo=21, routed)          0.179    -0.077    clk1HZ/clk_out_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.045    -0.032 r  clk1HZ/counter[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.032    clk1HZ/counter[8]_i_4_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.033 r  clk1HZ/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.033    clk1HZ/counter_reg[8]_i_1_n_6
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.872    -0.801    clk1HZ/clk_out1
    SLICE_X0Y64          FDCE                                         r  clk1HZ/counter_reg[9]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.318    -0.232    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.105    -0.127    clk1HZ/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 set_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.472%)  route 0.385ns (62.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.600    -0.564    CLK5MHZ
    SLICE_X3Y64          FDRE                                         r  set_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  set_sec_reg[2]/Q
                         net (fo=21, routed)          0.251    -0.172    segMGMT/Q[2]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.045    -0.127 r  segMGMT/seg[5]_i_2/O
                         net (fo=1, routed)           0.134     0.007    segMGMT/seg[5]_i_2_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.052 r  segMGMT/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.052    segMGMT/seg[5]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X2Y61          FDRE                                         r  segMGMT/seg_reg[5]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121    -0.108    segMGMT/seg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.296ns (50.687%)  route 0.288ns (49.313%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.598    -0.566    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  clk1HZ/counter_reg[20]/Q
                         net (fo=2, routed)           0.098    -0.327    clk1HZ/counter_reg[20]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.282 r  clk1HZ/clk_out_i_5/O
                         net (fo=24, routed)          0.190    -0.092    clk1HZ/clk_out_i_5_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.045    -0.047 r  clk1HZ/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.047    clk1HZ/counter[20]_i_4_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.018 r  clk1HZ/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    clk1HZ/counter_reg[20]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.869    -0.804    clk1HZ/clk_out1
    SLICE_X0Y67          FDCE                                         r  clk1HZ/counter_reg[21]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105    -0.144    clk1HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 set_min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.219%)  route 0.334ns (56.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.602    -0.562    CLK5MHZ
    SLICE_X2Y60          FDRE                                         r  set_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  set_min_reg[0]/Q
                         net (fo=9, routed)           0.118    -0.281    segMGMT/set_min_reg[5][0]
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 f  segMGMT/seg[0]_i_2/O
                         net (fo=1, routed)           0.216    -0.020    segMGMT/seg[0]_i_2_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  segMGMT/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.025    segMGMT/seg[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=98, routed)          0.875    -0.798    segMGMT/clk_out1
    SLICE_X3Y60          FDRE                                         r  segMGMT/seg_reg[0]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.318    -0.232    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091    -0.141    segMGMT/seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.166    





