Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 13 21:22:42 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_TX_timing_summary_routed.rpt -pb my_TX_timing_summary_routed.pb -rpx my_TX_timing_summary_routed.rpx -warn_on_violation
| Design       : my_TX
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: bit_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.049ns (62.271%)  route 2.453ns (37.729%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  Dout_reg/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Dout_reg/Q
                         net (fo=1, routed)           2.453     2.971    Dout_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531     6.502 r  Dout_OBUF_inst/O
                         net (fo=0)                   0.000     6.502    Dout
    W16                                                               r  Dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Busy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 4.002ns (62.547%)  route 2.396ns (37.453%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  Busy_reg/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Busy_reg/Q
                         net (fo=1, routed)           2.396     2.852    Busy_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.546     6.398 r  Busy_OBUF_inst/O
                         net (fo=0)                   0.000     6.398    Busy
    L15                                                               r  Busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 1.475ns (33.523%)  route 2.925ns (66.477%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.925     4.400    rst_IBUF
    SLICE_X42Y35         FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.400ns  (logic 1.475ns (33.523%)  route 2.925ns (66.477%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.925     4.400    rst_IBUF
    SLICE_X42Y35         FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.256ns  (logic 1.475ns (34.658%)  route 2.781ns (65.342%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.781     4.256    rst_IBUF
    SLICE_X43Y37         FDRE                                         r  FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.256ns  (logic 1.475ns (34.658%)  route 2.781ns (65.342%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.781     4.256    rst_IBUF
    SLICE_X43Y37         FDRE                                         r  FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            tx_shift_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 1.736ns (43.470%)  route 2.257ns (56.530%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[1]_inst/O
                         net (fo=2, routed)           1.994     3.485    SW_IBUF[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     3.609 r  tx_shift[8]_i_3/O
                         net (fo=1, routed)           0.263     3.872    tx_shift[8]_i_3_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.120     3.992 r  tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000     3.992    tx_shift[8]
    SLICE_X43Y34         FDRE                                         r  tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 1.072ns (29.533%)  route 2.558ns (70.467%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.022     1.441    shift_count0
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.325     1.766 r  CLK_cnt[0]_i_3/O
                         net (fo=2, routed)           0.813     2.579    CLK_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.328     2.907 r  CLK_cnt[0]_i_1/O
                         net (fo=11, routed)          0.723     3.630    CLK_cnt[0]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  CLK_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_cnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 1.072ns (29.533%)  route 2.558ns (70.467%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.022     1.441    shift_count0
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.325     1.766 r  CLK_cnt[0]_i_3/O
                         net (fo=2, routed)           0.813     2.579    CLK_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.328     2.907 r  CLK_cnt[0]_i_1/O
                         net (fo=11, routed)          0.723     3.630    CLK_cnt[0]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  CLK_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_cnt_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 1.072ns (29.533%)  route 2.558ns (70.467%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           1.022     1.441    shift_count0
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.325     1.766 r  CLK_cnt[0]_i_3/O
                         net (fo=2, routed)           0.813     2.579    CLK_cnt[0]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.328     2.907 r  CLK_cnt[0]_i_1/O
                         net (fo=11, routed)          0.723     3.630    CLK_cnt[0]_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  CLK_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  CLK_cnt_reg[0]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLK_cnt_reg[0]/Q
                         net (fo=3, routed)           0.108     0.249    CLK_cnt_reg[0]
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.294 r  bit_clk_i_1/O
                         net (fo=1, routed)           0.000     0.294    bit_clk_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  bit_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=16, routed)          0.110     0.251    shift_done
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.296 r  shift_done_i_1/O
                         net (fo=1, routed)           0.000     0.296    shift_done_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  shift_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_shift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  tx_shift_reg[1]/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_shift_reg[1]/Q
                         net (fo=1, routed)           0.136     0.277    in7[0]
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.045     0.322 r  tx_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.322    tx_shift[0]
    SLICE_X43Y33         FDRE                                         r  tx_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_shift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.272%)  route 0.144ns (40.728%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          0.144     0.308    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.353 r  tx_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    tx_shift[2]
    SLICE_X43Y34         FDRE                                         r  tx_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.128ns (36.188%)  route 0.226ns (63.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           0.226     0.354    shift_count0
    SLICE_X42Y36         FDRE                                         r  shift_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.128ns (36.188%)  route 0.226ns (63.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           0.226     0.354    shift_count0
    SLICE_X42Y36         FDRE                                         r  shift_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.128ns (36.188%)  route 0.226ns (63.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           0.226     0.354    shift_count0
    SLICE_X42Y36         FDRE                                         r  shift_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.128ns (36.188%)  route 0.226ns (63.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[3]/Q
                         net (fo=9, routed)           0.226     0.354    shift_count0
    SLICE_X42Y36         FDRE                                         r  shift_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=16, routed)          0.179     0.320    shift_done
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.042     0.362 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.362    FSM_onehot_state[3]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=16, routed)          0.179     0.320    shift_done
    SLICE_X43Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.365 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    FSM_onehot_state[2]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





