[{"DBLP title": "Security-aware Routing and Scheduling for Control Applications on Ethernet TSN Networks.", "DBLP authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Petru Eles", "Zebo Peng"], "year": 2020, "MAG papers": [{"PaperId": 2990700142, "PaperTitle": "security aware routing and scheduling for control applications on ethernet tsn networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"linkoping university": 4.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Stage-form Circuit Reduction for Multistage Opamp Design Equation Generation.", "DBLP authors": ["Guoyong Shi"], "year": 2020, "MAG papers": [{"PaperId": 2986016996, "PaperTitle": "automatic stage form circuit reduction for multistage opamp design equation generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "An Implication-based Test Scheme for Both Diagnosis and Concurrent Error Detection Applications.", "DBLP authors": ["Chih-Hao Wang", "Tong-Yu Hsieh"], "year": 2020, "MAG papers": [{"PaperId": 2991096953, "PaperTitle": "an implication based test scheme for both diagnosis and concurrent error detection applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "Hidden in Plaintext: An Obfuscation-based Countermeasure against FPGA Bitstream Tampering Attacks.", "DBLP authors": ["Tamzidul Hoque", "Kai Yang", "Robert Karam", "Shahin Tajik", "Domenic Forte", "Mark Mohammad Tehranipoor", "Swarup Bhunia"], "year": 2020, "MAG papers": [{"PaperId": 2990238172, "PaperTitle": "hidden in plaintext an obfuscation based countermeasure against fpga bitstream tampering attacks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 7.0}}], "source": "ES"}, {"DBLP title": "Bio-chemical Assay Locking to Thwart Bio-IP Theft.", "DBLP authors": ["Sukanta Bhattacharjee", "Jack Tang", "Sudip Poddar", "Mohamed Ibrahim", "Ramesh Karri", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 2991276929, "PaperTitle": "bio chemical assay locking to thwart bio ip theft", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university": 2.0, "new york university abu dhabi": 1.0, "intel": 1.0, "duke university": 1.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan Mitigation in Pipelined MPSoCs.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Tuo Li", "Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2020, "MAG papers": [{"PaperId": 2999348527, "PaperTitle": "hardware trojan mitigation in pipelined mpsocs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of new south wales": 4.0, "university of peradeniya": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Analog/RF Post-silicon Tuning via Bayesian Optimization.", "DBLP authors": ["Renjian Pan", "Jun Tao", "Yangfeng Su", "Dian Zhou", "Xuan Zeng", "Xin Li"], "year": 2020, "MAG papers": [{"PaperId": 2989830252, "PaperTitle": "analog rf post silicon tuning via bayesian optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 1.0, "fudan university": 4.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "Memristive Crossbar Mapping for Neuromorphic Computing Systems on 3D IC.", "DBLP authors": ["Qi Xu", "Hao Geng", "Song Chen", "Bei Yu", "Feng Wu"], "year": 2020, "MAG papers": [{"PaperId": 2989960237, "PaperTitle": "memristive crossbar mapping for neuromorphic computing systems on 3d ic", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of science and technology of china": 2.0, "the chinese university of hong kong": 2.0, "hefei university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "LBNoC: Design of Low-latency Router Architecture with Lookahead Bypass for Network-on-Chip Using FPGA.", "DBLP authors": ["Khyamling Parane", "Prabhu B. M. Prasad", "Basavaraj Talawar"], "year": 2020, "MAG papers": [{"PaperId": 2999896544, "PaperTitle": "lbnoc design of low latency router architecture with lookahead bypass for network on chip using fpga", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Harnessing the Granularity of Micro-Electrode-Dot-Array Architectures for Optimizing Droplet Routing in Biochips.", "DBLP authors": ["Pushpita Roy", "Ansuman Banerjee", "Robert Wille", "Bhargab B. Bhattacharya"], "year": 2020, "MAG papers": [{"PaperId": 2993015351, "PaperTitle": "harnessing the granularity of micro electrode dot array architectures for optimizing droplet routing in biochips", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"johannes kepler university of linz": 1.0, "indian statistical institute": 2.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-aware Scheduling of Task Graphs with Imprecise Computations and End-to-end Deadlines.", "DBLP authors": ["Amirhossein Esmaili", "Mahdi Nazemi", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 2990377386, "PaperTitle": "energy aware scheduling of task graphs with imprecise computations and end to end deadlines", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Ensemble Reduction and Learning for Resource-constrained Computing.", "DBLP authors": ["Hongfei Wang", "Jianwen Li", "Kun He"], "year": 2020, "MAG papers": [{"PaperId": 3019567366, "PaperTitle": "hierarchical ensemble reduction and learning for resource constrained computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Making Aging Useful by Recycling Aging-induced Clock Skew.", "DBLP authors": ["Tien-Hung Tseng", "Chung-Han Chou", "Kai-Chiang Wu"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Search-space Decomposition for System-level Design Space Exploration of Embedded Systems.", "DBLP authors": ["Valentina Richthammer", "Fabian Fassnacht", "Michael Gla\u00df"], "year": 2020, "MAG papers": [{"PaperId": 2998789021, "PaperTitle": "search space decomposition for system level design space exploration of embedded systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of ulm": 3.0}}], "source": "ES"}, {"DBLP title": "Lithography Hotspot Detection with FFT-based Feature Extraction and Imbalanced Learning Rate.", "DBLP authors": ["Xu He", "Yu Deng", "Shizhe Zhou", "Rui Li", "Yao Wang", "Yang Guo"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "A Theoretical Foundation for Timing Synchronous Systems Using Asynchronous Structures.", "DBLP authors": ["Ramy N. Tadros", "Peter A. Beerel"], "year": 2020, "MAG papers": [{"PaperId": 3023678816, "PaperTitle": "a theoretical foundation for timing synchronous systems using asynchronous structures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Secure Assay Execution on MEDA Biochips to Thwart Attacks Using Real-Time Sensing.", "DBLP authors": ["Tung-Che Liang", "Mohammed Shayan", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2020, "MAG papers": [{"PaperId": 3000715896, "PaperTitle": "secure assay execution on meda biochips to thwart attacks using real time sensing", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 2.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Target Faults for Test Compaction Based on Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 3005913602, "PaperTitle": "target faults for test compaction based on multicycle tests", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Tunable FPGA Bitstream Obfuscation with Boolean Satisfiability Attack Countermeasure.", "DBLP authors": ["Brooks Olney", "Robert Karam"], "year": 2020, "MAG papers": [{"PaperId": 3025090175, "PaperTitle": "tunable fpga bitstream obfuscation with boolean satisfiability attack countermeasure", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "How Secure Is Split Manufacturing in Preventing Hardware Trojan?", "DBLP authors": ["Yajun Yang", "Zhang Chen", "Yuan Liu", "Tsung-Yi Ho", "Yier Jin", "Pingqiang Zhou"], "year": 2020, "MAG papers": [{"PaperId": 3010910933, "PaperTitle": "how secure is split manufacturing in preventing hardware trojan", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 1.0, "university of florida": 1.0, "shanghaitech university": 4.0}}], "source": "ES"}, {"DBLP title": "Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems.", "DBLP authors": ["Chak-Wa Pui", "Evangeline F. Y. Young"], "year": 2020, "MAG papers": [{"PaperId": 3034300466, "PaperTitle": "lagrangian relaxation based time division multiplexing optimization for multi fpga systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Single-Layer Obstacle-Aware Substrate Routing via Iterative Pin Reassignment and Wire Assignment.", "DBLP authors": ["Jin-Tai Yan"], "year": 2020, "MAG papers": [{"PaperId": 3015651936, "PaperTitle": "single layer obstacle aware substrate routing via iterative pin reassignment and wire assignment", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of the arts": 1.0}}], "source": "ES"}, {"DBLP title": "On Fundamental Principles for Thermal-Aware Design on Periodic Real-Time Multi-Core Systems.", "DBLP authors": ["Shi Sha", "Ajinkya S. Bankar", "Xiaokun Yang", "Wujie Wen", "Gang Quan"], "year": 2020, "MAG papers": [{"PaperId": 3023650607, "PaperTitle": "on fundamental principles for thermal aware design on periodic real time multi core systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of houston clear lake": 1.0, "florida international university": 2.0, "lehigh university": 1.0, "wilkes university": 1.0}}], "source": "ES"}, {"DBLP title": "Architectural Design of Flow-Based Microfluidic Biochips for Multi-Target Dilution of Biochemical Fluids.", "DBLP authors": ["Nishant Kamal", "Ankur Gupta", "Ananya Singla", "Shubham Tiwari", "Parth Kohli", "Sudip Roy", "Bhargab B. Bhattacharya"], "year": 2020, "MAG papers": [{"PaperId": 3028507340, "PaperTitle": "architectural design of flow based microfluidic biochips for multi target dilution of biochemical fluids", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology roorkee": 6.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "SCRIPT: A CAD Framework for Power Side-channel Vulnerability Assessment Using Information Flow Tracking and Pattern Generation.", "DBLP authors": ["Adib Nahiyan", "Jungmin Park", "Miao Tony He", "Yousef Iskander", "Farimah Farahmandi", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2020, "MAG papers": [{"PaperId": 3028559075, "PaperTitle": "script a cad framework for power side channel vulnerability assessment using information flow tracking and pattern generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 6.0, "cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "Security of Microfluidic Biochip: Practical Attacks and Countermeasures.", "DBLP authors": ["Huili Chen", "Seetal Potluri", "Farinaz Koushanfar"], "year": 2020, "MAG papers": [{"PaperId": 3022748741, "PaperTitle": "security of microfluidic biochip practical attacks and countermeasures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "An Energy-aware Online Learning Framework for Resource Management in Heterogeneous Platforms.", "DBLP authors": ["Sumit K. Mandal", "Ganapati Bhat", "Janardhan Rao Doppa", "Partha Pratim Pande", "\u00dcmit Y. Ogras"], "year": 2020, "MAG papers": [{"PaperId": 3026208461, "PaperTitle": "an energy aware online learning framework for resource management in heterogeneous platforms", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"washington state university": 2.0, "arizona state university": 3.0}}, {"PaperId": 3012698408, "PaperTitle": "an energy aware online learning framework for resource management in heterogeneous platforms", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"arizona state university": 3.0, "washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithmic Fault Detection for RRAM-based Matrix Operations.", "DBLP authors": ["Mengyun Liu", "Lixue Xia", "Yu Wang", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3026878482, "PaperTitle": "algorithmic fault detection for rram based matrix operations", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 2.0, "tsinghua university": 1.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "Generating Representative Test Sequences from Real Workload for Minimizing DRAM Verification Overhead.", "DBLP authors": ["Yoonah Paik", "Seon Wook Kim", "Dongha Jung", "Minseong Kim"], "year": 2020, "MAG papers": [{"PaperId": 3034298806, "PaperTitle": "generating representative test sequences from real workload for minimizing dram verification overhead", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 2.0, "sk hynix": 2.0}}], "source": "ES"}, {"DBLP title": "A Hierarchical HVAC Control Scheme for Energy-aware Smart Building Automation.", "DBLP authors": ["Rajib Lochan Jana", "Soumyajit Dey", "Pallab Dasgupta"], "year": 2020, "MAG papers": [{"PaperId": 3031841740, "PaperTitle": "a hierarchical hvac control scheme for energy aware smart building automation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Machine Learning Assisted PUF Calibration for Trustworthy Proof of Sensor Data in IoT.", "DBLP authors": ["Urbi Chatterjee", "Soumi Chatterjee", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "year": 2020, "MAG papers": [{"PaperId": 3034680951, "PaperTitle": "machine learning assisted puf calibration for trustworthy proof of sensor data in iot", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 3.0, "st thomas college of engineering and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Runtime Identification of Hardware Trojans by Feature Analysis on Gate-Level Unstructured Data and Anomaly Detection.", "DBLP authors": ["Arunkumar Vijayan", "Mehdi B. Tahoori", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3031089501, "PaperTitle": "runtime identification of hardware trojans by feature analysis on gate level unstructured data and anomaly detection", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Strong Logic Obfuscation with Low Overhead against IC Reverse Engineering Attacks.", "DBLP authors": ["Qutaiba Alasad", "Jiann-Shuin Yuan", "Pramod Subramanyan"], "year": 2020, "MAG papers": [{"PaperId": 3035438326, "PaperTitle": "strong logic obfuscation with low overhead against ic reverse engineering attacks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kanpur": 1.0, "university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "Soft-HaT: Software-Based Silicon Reprogramming for Hardware Trojan Implementation.", "DBLP authors": ["Md. Mahbub Alam", "Adib Nahiyan", "Mehdi Sadi", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2020, "MAG papers": [{"PaperId": 3038103856, "PaperTitle": "soft hat software based silicon reprogramming for hardware trojan implementation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 4.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning for Congestion Management and Routability Prediction within FPGA Placement.", "DBLP authors": ["Hannah Szentimrey", "Abeer Y. Al-Hyari", "J\u00e9r\u00e9my Foxcroft", "Timothy Martin", "David Noel", "Gary William Grewal", "Shawki Areibi"], "year": 2020, "MAG papers": [{"PaperId": 3041521987, "PaperTitle": "machine learning for congestion management and routability prediction within fpga placement", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of guelph": 7.0}}], "source": "ES"}, {"DBLP title": "Fine-grained Adaptive Testing Based on Quality Prediction.", "DBLP authors": ["Mengyun Liu", "Renjian Pan", "Fangming Ye", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2020, "MAG papers": [{"PaperId": 3041786383, "PaperTitle": "fine grained adaptive testing based on quality prediction", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 4.0}}], "source": "ES"}, {"DBLP title": "Predicting Memory Compiler Performance Outputs Using Feed-forward Neural Networks.", "DBLP authors": ["Felix Last", "Max Haeberlein", "Ulf Schlichtmann"], "year": 2020, "MAG papers": [{"PaperId": 3121856613, "PaperTitle": "predicting memory compiler performance outputs using feed forward neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 1.0, "intel": 1.0}}, {"PaperId": 3009879036, "PaperTitle": "predicting memory compiler performance outputs using feed forward neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "PREASC: Automatic Portion Resilience Evaluation for Approximating SystemC-based Designs Using Regression Analysis Techniques.", "DBLP authors": ["Mehran Goli", "Rolf Drechsler"], "year": 2020, "MAG papers": [{"PaperId": 3039997617, "PaperTitle": "preasc automatic portion resilience evaluation for approximating systemc based designs using regression analysis techniques", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "NeuPow: A CAD Methodology for High-level Power Estimation Based on Machine Learning.", "DBLP authors": ["Yehya Nasser", "Carlo Sau", "Jean-Christophe Pr\u00e9votet", "Tiziana Fanni", "Francesca Palumbo", "Maryline H\u00e9lard", "Luigi Raffo"], "year": 2020, "MAG papers": [{"PaperId": 3040943618, "PaperTitle": "neupow a cad methodology for high level power estimation based on machine learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rennes": 3.0, "university of cagliari": 3.0, "university of sassari": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning Approach for Fast Electromigration Aware Aging Prediction in Incremental Design of Large Scale On-chip Power Grid Network.", "DBLP authors": ["Sukanta Dey", "Sukumar Nandi", "Gaurav Trivedi"], "year": 2020, "MAG papers": [{"PaperId": 3040013232, "PaperTitle": "machine learning approach for fast electromigration aware aging prediction in incremental design of large scale on chip power grid network", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology guwahati": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Smarter Diagnosis: A Learning-based Diagnostic Outcome Previewer.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "Soumya Mittal", "R. D. (Shawn) Blanton"], "year": 2020, "MAG papers": [{"PaperId": 3042191246, "PaperTitle": "towards smarter diagnosis a learning based diagnostic outcome previewer", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Machine Learning Approaches for Efficient Design Space Exploration of Application-Specific NoCs.", "DBLP authors": ["Yong Hu", "Marcel Mettler", "Daniel Mueller-Gritschneder", "Thomas Wild", "Andreas Herkersdorf", "Ulf Schlichtmann"], "year": 2020, "MAG papers": [{"PaperId": 3081587429, "PaperTitle": "machine learning approaches for efficient design space exploration of application specific nocs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 6.0}}], "source": "ES"}, {"DBLP title": "Multi-Fidelity Surrogate-Based Optimization for Electromagnetic Simulation Acceleration.", "DBLP authors": ["Yi Wang", "Paul D. Franzon", "David Smart", "Brian Swahn"], "year": 2020, "MAG papers": [{"PaperId": 3040947815, "PaperTitle": "multi fidelity surrogate based optimization for electromagnetic simulation acceleration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 2.0, "analog devices": 2.0}}], "source": "ES"}, {"DBLP title": "Improving FPGA-Based Logic Emulation Systems through Machine Learning.", "DBLP authors": ["Anthony Agnesina", "Sung Kyu Lim", "Etienne Lepercq", "Jose Escobedo Del Cid"], "year": 2020, "MAG papers": [{"PaperId": 3040269983, "PaperTitle": "improving fpga based logic emulation systems through machine learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Machine Learning-based Defect Coverage Boosting of Analog Circuits under Measurement Variations.", "DBLP authors": ["Nektar Xama", "Martin Andraud", "Jhon Gomez", "Baris Esen", "Wim Dobbelaere", "Ronny Vanhooren", "Anthony Coyette", "Georges G. E. Gielen"], "year": 2020, "MAG papers": [{"PaperId": 3080588109, "PaperTitle": "machine learning based defect coverage boosting of analog circuits under measurement variations", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"on semiconductor": 3.0, "katholieke universiteit leuven": 4.0, "aalto university": 1.0}}], "source": "ES"}, {"DBLP title": "Adversarial Perturbation Attacks on ML-based CAD: A Case Study on CNN-based Lithographic Hotspot Detection.", "DBLP authors": ["Kang Liu", "Haoyu Yang", "Yuzhe Ma", "Benjamin Tan", "Bei Yu", "Evangeline F. Y. Young", "Ramesh Karri", "Siddharth Garg"], "year": 2020, "MAG papers": [{"PaperId": 3121891885, "PaperTitle": "adversarial perturbation attacks on ml based cad a case study on cnn based lithographic hotspot detection", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"the chinese university of hong kong": 4.0, "new york university": 4.0}}], "source": "ES"}, {"DBLP title": "LDE-aware Analog Layout Migration with OPC-inclusive Routing.", "DBLP authors": ["Mohammad Torabi", "Lihong Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3051664773, "PaperTitle": "lde aware analog layout migration with opc inclusive routing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory.", "DBLP authors": ["Chenlin Ma", "Yi Wang", "Zhaoyan Shen", "Renhai Chen", "Zhu Wang", "Zili Shao"], "year": 2020, "MAG papers": [{"PaperId": 3040698329, "PaperTitle": "mnftl an efficient flash translation layer for mlc nand flash memory", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong polytechnic university": 1.0, "tianjin university": 1.0, "the chinese university of hong kong": 1.0, "shenzhen university": 1.0, "shandong university": 1.0}}], "source": "ES"}, {"DBLP title": "A Locality Optimizer for Loop-dominated Applications Based on Reuse Distance Analysis.", "DBLP authors": ["Christakis Lezos", "Grigoris Dimitroulakos", "Ioannis Latifis", "Konstantinos Masselos"], "year": 2020, "MAG papers": [{"PaperId": 3041392772, "PaperTitle": "a locality optimizer for loop dominated applications based on reuse distance analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of peloponnese": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient GPU L2 Cache Design Using Instruction-Level Data Locality Similarity.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan", "Shuaiwen Leon Song", "Xin Fu"], "year": 2020, "MAG papers": [{"PaperId": 3054696703, "PaperTitle": "energy efficient gpu l2 cache design using instruction level data locality similarity", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pacific northwest national laboratory": 1.0, "jilin university": 2.0, "university of houston": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Network-on-Chip Security Architecture.", "DBLP authors": ["Subodha Charles", "Prabhat Mishra"], "year": 2020, "MAG papers": [{"PaperId": 3080484431, "PaperTitle": "reconfigurable network on chip security architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Interval Arithmetic and Self-Similarity Based RTL Input Vector Control for Datapath Leakage Minimization.", "DBLP authors": ["Shilpa Pendyala", "Sheikh Ariful Islam", "Srinivas Katkoori"], "year": 2020, "MAG papers": [{"PaperId": 3109175483, "PaperTitle": "interval arithmetic and self similarity based rtl input vector control for datapath leakage minimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3087107980, "PaperTitle": "interval arithmetic and self similarity based rtl input vector control for datapath leakage minimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Wire Load Oriented Analog Routing with Matching Constraints.", "DBLP authors": ["Hao-Yu Chi", "Chien-Nan Jimmy Liu", "Hung-Ming Chen"], "year": 2020, "MAG papers": [{"PaperId": 3080284064, "PaperTitle": "wire load oriented analog routing with matching constraints", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}]