# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:16:04 on Nov 13,2025
# vlog -reportprogress 300 uart.sv "+acc" 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 15:16:04 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim uart 
# Start time: 15:16:04 on Nov 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.uart(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dispaly' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /uart File: uart.sv Line: 10
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dispaly' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /uart File: uart.sv Line: 11
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dispaly' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /uart File: uart.sv Line: 12
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dispaly' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /uart File: uart.sv Line: 13
# =======================UART FRAME====================
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dispaly'
#    Time: 0 ns  Iteration: 0  Process: /uart/#INITIAL#8 File: uart.sv Line: 10
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dispaly'
#    Time: 0 ns  Iteration: 0  Process: /uart/#INITIAL#8 File: uart.sv Line: 11
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dispaly'
#    Time: 0 ns  Iteration: 0  Process: /uart/#INITIAL#8 File: uart.sv Line: 12
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dispaly'
#    Time: 0 ns  Iteration: 0  Process: /uart/#INITIAL#8 File: uart.sv Line: 13
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:16:48 on Nov 13,2025
# vlog -reportprogress 300 uart.sv "+acc" 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 15:16:48 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:16:49 on Nov 13,2025, Elapsed time: 0:00:45
# Errors: 4, Warnings: 4
# vsim uart 
# Start time: 15:16:49 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart(fast)
# =======================UART FRAME====================
# START  BIT         => VALUE=0 SIZE=1
# DATA   BYTE        => VALUE=0 SIZE=1000
# PARITY BIT         => VALUE=0 SIZE=1
# STOP   BIT         => VALUE=0 SIZE=1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:17:16 on Nov 13,2025
# vlog -reportprogress 300 uart.sv "+acc" 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 15:17:16 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:17:17 on Nov 13,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim uart 
# Start time: 15:17:17 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.uart(fast)
# =======================UART FRAME====================
# START  BIT         => VALUE=0 SIZE=1
# DATA   BYTE        => VALUE=0 SIZE=8
# PARITY BIT         => VALUE=0 SIZE=1
# STOP   BIT         => VALUE=0 SIZE=1
