<stg><name>window_fn_top</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %outdata) nounwind, !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %indata) nounwind, !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln129 = icmp eq i6 %i_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln129, label %apply.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln131 = zext i6 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %coeff_tab1_addr = getelementptr inbounds [32 x float]* @coeff_tab1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="coeff_tab1_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="5">
<![CDATA[
:3  %coeff_tab1_load = load float* %coeff_tab1_addr, align 4

]]></Node>
<StgValue><ssdm name="coeff_tab1_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %indata_addr = getelementptr [32 x float]* %indata, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="indata_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="5">
<![CDATA[
:5  %indata_load = load float* %indata_addr, align 4

]]></Node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
apply.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="5">
<![CDATA[
:3  %coeff_tab1_load = load float* %coeff_tab1_addr, align 4

]]></Node>
<StgValue><ssdm name="coeff_tab1_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="5">
<![CDATA[
:5  %indata_load = load float* %indata_addr, align 4

]]></Node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i = fmul float %coeff_tab1_load, %indata_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i = fmul float %coeff_tab1_load, %indata_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i = fmul float %coeff_tab1_load, %indata_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_i = fmul float %coeff_tab1_load, %indata_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %outdata_addr = getelementptr [32 x float]* %outdata, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="outdata_addr"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:8  store float %tmp_i, float* %outdata_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="outdata" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="indata" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="coeff_tab1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="coeff_tab1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="outdata" to="specbitsmap_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="46" from="indata" to="specbitsmap_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="window_fn_top_str" to="spectopmodule_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_51" to="i_0_i" fromId="51" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="53" from="br_ln129" to="i_0_i" fromId="10" toId="11">
</dataflow>
<dataflow id="54" from="i" to="i_0_i" fromId="14" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="br_ln129" to="i_0_i" fromId="31" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="56" from="i_0_i" to="icmp_ln129" fromId="11" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln129" fromId="57" toId="12">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="65" from="i_0_i" to="i" fromId="11" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_66" to="i" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="icmp_ln129" to="br_ln129" fromId="12" toId="15">
</dataflow>
<dataflow id="69" from="i_0_i" to="zext_ln131" fromId="11" toId="16">
</dataflow>
<dataflow id="70" from="coeff_tab1" to="coeff_tab1_addr" fromId="41" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="coeff_tab1_addr" fromId="71" toId="17">
</dataflow>
<dataflow id="73" from="zext_ln131" to="coeff_tab1_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="coeff_tab1_addr" to="coeff_tab1_load" fromId="17" toId="18">
</dataflow>
<dataflow id="75" from="indata" to="indata_addr" fromId="40" toId="19">
</dataflow>
<dataflow id="76" from="StgValue_71" to="indata_addr" fromId="71" toId="19">
</dataflow>
<dataflow id="77" from="zext_ln131" to="indata_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="78" from="indata_addr" to="indata_load" fromId="19" toId="20">
</dataflow>
<dataflow id="79" from="coeff_tab1_addr" to="coeff_tab1_load" fromId="17" toId="22">
</dataflow>
<dataflow id="80" from="indata_addr" to="indata_load" fromId="19" toId="23">
</dataflow>
<dataflow id="81" from="coeff_tab1_load" to="tmp_i" fromId="22" toId="24">
</dataflow>
<dataflow id="82" from="indata_load" to="tmp_i" fromId="23" toId="24">
</dataflow>
<dataflow id="83" from="coeff_tab1_load" to="tmp_i" fromId="22" toId="25">
</dataflow>
<dataflow id="84" from="indata_load" to="tmp_i" fromId="23" toId="25">
</dataflow>
<dataflow id="85" from="coeff_tab1_load" to="tmp_i" fromId="22" toId="26">
</dataflow>
<dataflow id="86" from="indata_load" to="tmp_i" fromId="23" toId="26">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopName" to="specloopname_ln129" fromId="87" toId="27">
</dataflow>
<dataflow id="90" from="p_str" to="specloopname_ln129" fromId="89" toId="27">
</dataflow>
<dataflow id="91" from="coeff_tab1_load" to="tmp_i" fromId="22" toId="28">
</dataflow>
<dataflow id="92" from="indata_load" to="tmp_i" fromId="23" toId="28">
</dataflow>
<dataflow id="93" from="outdata" to="outdata_addr" fromId="39" toId="29">
</dataflow>
<dataflow id="94" from="StgValue_71" to="outdata_addr" fromId="71" toId="29">
</dataflow>
<dataflow id="95" from="zext_ln131" to="outdata_addr" fromId="16" toId="29">
</dataflow>
<dataflow id="96" from="tmp_i" to="store_ln131" fromId="28" toId="30">
</dataflow>
<dataflow id="97" from="outdata_addr" to="store_ln131" fromId="29" toId="30">
</dataflow>
<dataflow id="98" from="icmp_ln129" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
