# Interleaver-DeInterleaver-IP-Core
Below is a complete, end-to-end worked example for Rectangular Block Interleaver (4Ã—4) using the Xilinx Interleaver/De-Interleaver v8.0 IP (PG049), exactly aligned with the Vivado AXI4-Stream interface
