#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 11 18:21:47 2022
# Process ID: 14952
# Current directory: E:/lab5_pipeline/final_fib
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14836 E:\lab5_pipeline\final_fib\pipeline_cpu.xpr
# Log file: E:/lab5_pipeline/final_fib/vivado.log
# Journal file: E:/lab5_pipeline/final_fib\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab5_pipeline/final_fib/pipeline_cpu.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
generate_target Simulation [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
export_ip_user_files -of_objects [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab5_pipeline/final_fib/pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab5_pipeline/final_fib/pipeline_cpu.ip_user_files -ipstatic_source_dir E:/lab5_pipeline/final_fib/pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab5_pipeline/final_fib/pipeline_cpu.cache/compile_simlib/modelsim} {questa=E:/lab5_pipeline/final_fib/pipeline_cpu.cache/compile_simlib/questa} {riviera=E:/lab5_pipeline/final_fib/pipeline_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab5_pipeline/final_fib/pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source pipeline_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/pc}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/pcin}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/ir}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/read1}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/read2}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/aluresult}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/dflush}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/eflush}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/dstall}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/fstall}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/regfile1/REG_FILE}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/forward1/afwd}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/forward1/bfwd}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/pduex/m_rf_addr}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/pduex/rf_data}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/pduex/out1_a}} 
relaunch_sim
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/if_id1/command}} 
relaunch_sim
relaunch_sim
