
Robot_Arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085a4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08008734  08008734  00009734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088d0  080088d0  0000a04c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080088d0  080088d0  000098d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088d8  080088d8  0000a04c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088d8  080088d8  000098d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088dc  080088dc  000098dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000004c  20000000  080088e0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bb0  2000004c  0800892c  0000a04c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bfc  0800892c  0000abfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a04c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a677  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035b7  00000000  00000000  000246f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001700  00000000  00000000  00027cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f2  00000000  00000000  000293b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003bed  00000000  00000000  0002a5a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001928f  00000000  00000000  0002e18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcf76  00000000  00000000  0004741e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00144394  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006184  00000000  00000000  001443d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  0014a55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000004c 	.word	0x2000004c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800871c 	.word	0x0800871c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000050 	.word	0x20000050
 80001cc:	0800871c 	.word	0x0800871c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000500:	f001 fc4a 	bl	8001d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000504:	f000 f86e 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000508:	f000 fb1c 	bl	8000b44 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800050c:	f000 faea 	bl	8000ae4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000510:	f000 f94a 	bl	80007a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000514:	f000 f9a2 	bl	800085c <MX_TIM3_Init>
  MX_TIM1_Init();
 8000518:	f000 f8b6 	bl	8000688 <MX_TIM1_Init>
  MX_TIM4_Init();
 800051c:	f000 f9f8 	bl	8000910 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000520:	f000 fa50 	bl	80009c4 <MX_TIM8_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000524:	f005 f9be 	bl	80058a4 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Index_Finger */
  Index_FingerHandle = osTimerNew(Index, osTimerOnce, NULL, &Index_Finger_attributes);
 8000528:	4b1c      	ldr	r3, [pc, #112]	@ (800059c <main+0xa0>)
 800052a:	2200      	movs	r2, #0
 800052c:	2100      	movs	r1, #0
 800052e:	481c      	ldr	r0, [pc, #112]	@ (80005a0 <main+0xa4>)
 8000530:	f005 fac4 	bl	8005abc <osTimerNew>
 8000534:	4603      	mov	r3, r0
 8000536:	4a1b      	ldr	r2, [pc, #108]	@ (80005a4 <main+0xa8>)
 8000538:	6013      	str	r3, [r2, #0]

  /* creation of Thumb_Finger */
  Thumb_FingerHandle = osTimerNew(Thumb, osTimerOnce, NULL, &Thumb_Finger_attributes);
 800053a:	4b1b      	ldr	r3, [pc, #108]	@ (80005a8 <main+0xac>)
 800053c:	2200      	movs	r2, #0
 800053e:	2100      	movs	r1, #0
 8000540:	481a      	ldr	r0, [pc, #104]	@ (80005ac <main+0xb0>)
 8000542:	f005 fabb 	bl	8005abc <osTimerNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a19      	ldr	r2, [pc, #100]	@ (80005b0 <main+0xb4>)
 800054a:	6013      	str	r3, [r2, #0]

  /* creation of Middle_Finger */
  Middle_FingerHandle = osTimerNew(Middle, osTimerOnce, NULL, &Middle_Finger_attributes);
 800054c:	4b19      	ldr	r3, [pc, #100]	@ (80005b4 <main+0xb8>)
 800054e:	2200      	movs	r2, #0
 8000550:	2100      	movs	r1, #0
 8000552:	4819      	ldr	r0, [pc, #100]	@ (80005b8 <main+0xbc>)
 8000554:	f005 fab2 	bl	8005abc <osTimerNew>
 8000558:	4603      	mov	r3, r0
 800055a:	4a18      	ldr	r2, [pc, #96]	@ (80005bc <main+0xc0>)
 800055c:	6013      	str	r3, [r2, #0]

  /* creation of Ring_Finger */
  Ring_FingerHandle = osTimerNew(Ring, osTimerOnce, NULL, &Ring_Finger_attributes);
 800055e:	4b18      	ldr	r3, [pc, #96]	@ (80005c0 <main+0xc4>)
 8000560:	2200      	movs	r2, #0
 8000562:	2100      	movs	r1, #0
 8000564:	4817      	ldr	r0, [pc, #92]	@ (80005c4 <main+0xc8>)
 8000566:	f005 faa9 	bl	8005abc <osTimerNew>
 800056a:	4603      	mov	r3, r0
 800056c:	4a16      	ldr	r2, [pc, #88]	@ (80005c8 <main+0xcc>)
 800056e:	6013      	str	r3, [r2, #0]

  /* creation of Pinky_Finger */
  Pinky_FingerHandle = osTimerNew(Pinky, osTimerOnce, NULL, &Pinky_Finger_attributes);
 8000570:	4b16      	ldr	r3, [pc, #88]	@ (80005cc <main+0xd0>)
 8000572:	2200      	movs	r2, #0
 8000574:	2100      	movs	r1, #0
 8000576:	4816      	ldr	r0, [pc, #88]	@ (80005d0 <main+0xd4>)
 8000578:	f005 faa0 	bl	8005abc <osTimerNew>
 800057c:	4603      	mov	r3, r0
 800057e:	4a15      	ldr	r2, [pc, #84]	@ (80005d4 <main+0xd8>)
 8000580:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000582:	4a15      	ldr	r2, [pc, #84]	@ (80005d8 <main+0xdc>)
 8000584:	2100      	movs	r1, #0
 8000586:	4815      	ldr	r0, [pc, #84]	@ (80005dc <main+0xe0>)
 8000588:	f005 f9d6 	bl	8005938 <osThreadNew>
 800058c:	4603      	mov	r3, r0
 800058e:	4a14      	ldr	r2, [pc, #80]	@ (80005e0 <main+0xe4>)
 8000590:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000592:	f005 f9ab 	bl	80058ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000596:	bf00      	nop
 8000598:	e7fd      	b.n	8000596 <main+0x9a>
 800059a:	bf00      	nop
 800059c:	08008838 	.word	0x08008838
 80005a0:	0800174d 	.word	0x0800174d
 80005a4:	20000270 	.word	0x20000270
 80005a8:	08008848 	.word	0x08008848
 80005ac:	080017cd 	.word	0x080017cd
 80005b0:	20000274 	.word	0x20000274
 80005b4:	08008858 	.word	0x08008858
 80005b8:	080017e7 	.word	0x080017e7
 80005bc:	20000278 	.word	0x20000278
 80005c0:	08008868 	.word	0x08008868
 80005c4:	080017fb 	.word	0x080017fb
 80005c8:	2000027c 	.word	0x2000027c
 80005cc:	08008878 	.word	0x08008878
 80005d0:	0800180f 	.word	0x0800180f
 80005d4:	20000280 	.word	0x20000280
 80005d8:	08008814 	.word	0x08008814
 80005dc:	080016c5 	.word	0x080016c5
 80005e0:	2000026c 	.word	0x2000026c

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b096      	sub	sp, #88	@ 0x58
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	2244      	movs	r2, #68	@ 0x44
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f008 f858 	bl	80086a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	463b      	mov	r3, r7
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
 80005fe:	605a      	str	r2, [r3, #4]
 8000600:	609a      	str	r2, [r3, #8]
 8000602:	60da      	str	r2, [r3, #12]
 8000604:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000606:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800060a:	f001 fed1 	bl	80023b0 <HAL_PWREx_ControlVoltageScaling>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000614:	f001 f918 	bl	8001848 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000618:	2302      	movs	r3, #2
 800061a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000620:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000622:	2310      	movs	r3, #16
 8000624:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	2302      	movs	r3, #2
 8000628:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800062a:	2302      	movs	r3, #2
 800062c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800062e:	2301      	movs	r3, #1
 8000630:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000632:	230a      	movs	r3, #10
 8000634:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000636:	2307      	movs	r3, #7
 8000638:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800063e:	2302      	movs	r3, #2
 8000640:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	4618      	mov	r0, r3
 8000648:	f001 ff08 	bl	800245c <HAL_RCC_OscConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000652:	f001 f8f9 	bl	8001848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000656:	230f      	movs	r3, #15
 8000658:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065a:	2303      	movs	r3, #3
 800065c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	2104      	movs	r1, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f002 fad0 	bl	8002c14 <HAL_RCC_ClockConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800067a:	f001 f8e5 	bl	8001848 <Error_Handler>
  }
}
 800067e:	bf00      	nop
 8000680:	3758      	adds	r7, #88	@ 0x58
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b096      	sub	sp, #88	@ 0x58
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800068e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800069a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]
 80006aa:	615a      	str	r2, [r3, #20]
 80006ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	222c      	movs	r2, #44	@ 0x2c
 80006b2:	2100      	movs	r1, #0
 80006b4:	4618      	mov	r0, r3
 80006b6:	f007 fff7 	bl	80086a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006ba:	4b39      	ldr	r3, [pc, #228]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006bc:	4a39      	ldr	r2, [pc, #228]	@ (80007a4 <MX_TIM1_Init+0x11c>)
 80006be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80006c0:	4b37      	ldr	r3, [pc, #220]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006c2:	224f      	movs	r2, #79	@ 0x4f
 80006c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006c6:	4b36      	ldr	r3, [pc, #216]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80006cc:	4b34      	ldr	r3, [pc, #208]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006ce:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80006d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006d4:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006da:	4b31      	ldr	r3, [pc, #196]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006dc:	2200      	movs	r2, #0
 80006de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006e0:	4b2f      	ldr	r3, [pc, #188]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006e6:	482e      	ldr	r0, [pc, #184]	@ (80007a0 <MX_TIM1_Init+0x118>)
 80006e8:	f003 fa78 	bl	8003bdc <HAL_TIM_PWM_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80006f2:	f001 f8a9 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006f6:	2300      	movs	r3, #0
 80006f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80006fa:	2300      	movs	r3, #0
 80006fc:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006fe:	2300      	movs	r3, #0
 8000700:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000702:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000706:	4619      	mov	r1, r3
 8000708:	4825      	ldr	r0, [pc, #148]	@ (80007a0 <MX_TIM1_Init+0x118>)
 800070a:	f004 fa41 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000714:	f001 f898 	bl	8001848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000718:	2360      	movs	r3, #96	@ 0x60
 800071a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000720:	2300      	movs	r3, #0
 8000722:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000724:	2300      	movs	r3, #0
 8000726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000728:	2300      	movs	r3, #0
 800072a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800072c:	2300      	movs	r3, #0
 800072e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000730:	2300      	movs	r3, #0
 8000732:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000734:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000738:	2200      	movs	r2, #0
 800073a:	4619      	mov	r1, r3
 800073c:	4818      	ldr	r0, [pc, #96]	@ (80007a0 <MX_TIM1_Init+0x118>)
 800073e:	f003 fd49 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000748:	f001 f87e 	bl	8001848 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000750:	2300      	movs	r3, #0
 8000752:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000754:	2300      	movs	r3, #0
 8000756:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000758:	2300      	movs	r3, #0
 800075a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000760:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000764:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800076a:	2300      	movs	r3, #0
 800076c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800076e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000772:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000778:	2300      	movs	r3, #0
 800077a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	4619      	mov	r1, r3
 8000780:	4807      	ldr	r0, [pc, #28]	@ (80007a0 <MX_TIM1_Init+0x118>)
 8000782:	f004 fa8d 	bl	8004ca0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800078c:	f001 f85c 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000790:	4803      	ldr	r0, [pc, #12]	@ (80007a0 <MX_TIM1_Init+0x118>)
 8000792:	f001 f8f5 	bl	8001980 <HAL_TIM_MspPostInit>

}
 8000796:	bf00      	nop
 8000798:	3758      	adds	r7, #88	@ 0x58
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000068 	.word	0x20000068
 80007a4:	40012c00 	.word	0x40012c00

080007a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b08a      	sub	sp, #40	@ 0x28
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ae:	f107 031c 	add.w	r3, r7, #28
 80007b2:	2200      	movs	r2, #0
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	605a      	str	r2, [r3, #4]
 80007b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ba:	463b      	mov	r3, r7
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
 80007c8:	615a      	str	r2, [r3, #20]
 80007ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80007d4:	4b20      	ldr	r3, [pc, #128]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007d6:	224f      	movs	r2, #79	@ 0x4f
 80007d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007da:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80007e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007e2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80007e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007f4:	4818      	ldr	r0, [pc, #96]	@ (8000858 <MX_TIM2_Init+0xb0>)
 80007f6:	f003 f9f1 	bl	8003bdc <HAL_TIM_PWM_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000800:	f001 f822 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000808:	2300      	movs	r3, #0
 800080a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	4619      	mov	r1, r3
 8000812:	4811      	ldr	r0, [pc, #68]	@ (8000858 <MX_TIM2_Init+0xb0>)
 8000814:	f004 f9bc 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800081e:	f001 f813 	bl	8001848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000822:	2360      	movs	r3, #96	@ 0x60
 8000824:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800082a:	2300      	movs	r3, #0
 800082c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000832:	463b      	mov	r3, r7
 8000834:	2200      	movs	r2, #0
 8000836:	4619      	mov	r1, r3
 8000838:	4807      	ldr	r0, [pc, #28]	@ (8000858 <MX_TIM2_Init+0xb0>)
 800083a:	f003 fccb 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000844:	f001 f800 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000848:	4803      	ldr	r0, [pc, #12]	@ (8000858 <MX_TIM2_Init+0xb0>)
 800084a:	f001 f899 	bl	8001980 <HAL_TIM_MspPostInit>

}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	@ 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000b4 	.word	0x200000b4

0800085c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	@ 0x28
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800086e:	463b      	mov	r3, r7
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
 800087c:	615a      	str	r2, [r3, #20]
 800087e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000880:	4b21      	ldr	r3, [pc, #132]	@ (8000908 <MX_TIM3_Init+0xac>)
 8000882:	4a22      	ldr	r2, [pc, #136]	@ (800090c <MX_TIM3_Init+0xb0>)
 8000884:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000886:	4b20      	ldr	r3, [pc, #128]	@ (8000908 <MX_TIM3_Init+0xac>)
 8000888:	224f      	movs	r2, #79	@ 0x4f
 800088a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800088c:	4b1e      	ldr	r3, [pc, #120]	@ (8000908 <MX_TIM3_Init+0xac>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000892:	4b1d      	ldr	r3, [pc, #116]	@ (8000908 <MX_TIM3_Init+0xac>)
 8000894:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000898:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089a:	4b1b      	ldr	r3, [pc, #108]	@ (8000908 <MX_TIM3_Init+0xac>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a0:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <MX_TIM3_Init+0xac>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008a6:	4818      	ldr	r0, [pc, #96]	@ (8000908 <MX_TIM3_Init+0xac>)
 80008a8:	f003 f998 	bl	8003bdc <HAL_TIM_PWM_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80008b2:	f000 ffc9 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	4810      	ldr	r0, [pc, #64]	@ (8000908 <MX_TIM3_Init+0xac>)
 80008c6:	f004 f963 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80008d0:	f000 ffba 	bl	8001848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008d4:	2360      	movs	r3, #96	@ 0x60
 80008d6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008dc:	2300      	movs	r3, #0
 80008de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008e4:	463b      	mov	r3, r7
 80008e6:	2200      	movs	r2, #0
 80008e8:	4619      	mov	r1, r3
 80008ea:	4807      	ldr	r0, [pc, #28]	@ (8000908 <MX_TIM3_Init+0xac>)
 80008ec:	f003 fc72 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80008f6:	f000 ffa7 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80008fa:	4803      	ldr	r0, [pc, #12]	@ (8000908 <MX_TIM3_Init+0xac>)
 80008fc:	f001 f840 	bl	8001980 <HAL_TIM_MspPostInit>

}
 8000900:	bf00      	nop
 8000902:	3728      	adds	r7, #40	@ 0x28
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20000100 	.word	0x20000100
 800090c:	40000400 	.word	0x40000400

08000910 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	@ 0x28
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	605a      	str	r2, [r3, #4]
 8000920:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000922:	463b      	mov	r3, r7
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
 8000930:	615a      	str	r2, [r3, #20]
 8000932:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000934:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_TIM4_Init+0xac>)
 8000936:	4a22      	ldr	r2, [pc, #136]	@ (80009c0 <MX_TIM4_Init+0xb0>)
 8000938:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 800093a:	4b20      	ldr	r3, [pc, #128]	@ (80009bc <MX_TIM4_Init+0xac>)
 800093c:	224f      	movs	r2, #79	@ 0x4f
 800093e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000940:	4b1e      	ldr	r3, [pc, #120]	@ (80009bc <MX_TIM4_Init+0xac>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8000946:	4b1d      	ldr	r3, [pc, #116]	@ (80009bc <MX_TIM4_Init+0xac>)
 8000948:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800094c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800094e:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_TIM4_Init+0xac>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000954:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <MX_TIM4_Init+0xac>)
 8000956:	2200      	movs	r2, #0
 8000958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800095a:	4818      	ldr	r0, [pc, #96]	@ (80009bc <MX_TIM4_Init+0xac>)
 800095c:	f003 f93e 	bl	8003bdc <HAL_TIM_PWM_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000966:	f000 ff6f 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800096a:	2300      	movs	r3, #0
 800096c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	4810      	ldr	r0, [pc, #64]	@ (80009bc <MX_TIM4_Init+0xac>)
 800097a:	f004 f909 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000984:	f000 ff60 	bl	8001848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000988:	2360      	movs	r3, #96	@ 0x60
 800098a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000990:	2300      	movs	r3, #0
 8000992:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000994:	2300      	movs	r3, #0
 8000996:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000998:	463b      	mov	r3, r7
 800099a:	2200      	movs	r2, #0
 800099c:	4619      	mov	r1, r3
 800099e:	4807      	ldr	r0, [pc, #28]	@ (80009bc <MX_TIM4_Init+0xac>)
 80009a0:	f003 fc18 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80009aa:	f000 ff4d 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80009ae:	4803      	ldr	r0, [pc, #12]	@ (80009bc <MX_TIM4_Init+0xac>)
 80009b0:	f000 ffe6 	bl	8001980 <HAL_TIM_MspPostInit>

}
 80009b4:	bf00      	nop
 80009b6:	3728      	adds	r7, #40	@ 0x28
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	2000014c 	.word	0x2000014c
 80009c0:	40000800 	.word	0x40000800

080009c4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b096      	sub	sp, #88	@ 0x58
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	605a      	str	r2, [r3, #4]
 80009e0:	609a      	str	r2, [r3, #8]
 80009e2:	60da      	str	r2, [r3, #12]
 80009e4:	611a      	str	r2, [r3, #16]
 80009e6:	615a      	str	r2, [r3, #20]
 80009e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	222c      	movs	r2, #44	@ 0x2c
 80009ee:	2100      	movs	r1, #0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f007 fe59 	bl	80086a8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80009f6:	4b39      	ldr	r3, [pc, #228]	@ (8000adc <MX_TIM8_Init+0x118>)
 80009f8:	4a39      	ldr	r2, [pc, #228]	@ (8000ae0 <MX_TIM8_Init+0x11c>)
 80009fa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 79;
 80009fc:	4b37      	ldr	r3, [pc, #220]	@ (8000adc <MX_TIM8_Init+0x118>)
 80009fe:	224f      	movs	r2, #79	@ 0x4f
 8000a00:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a02:	4b36      	ldr	r3, [pc, #216]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8000a08:	4b34      	ldr	r3, [pc, #208]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a0a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000a0e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a10:	4b32      	ldr	r3, [pc, #200]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000a16:	4b31      	ldr	r3, [pc, #196]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000a22:	482e      	ldr	r0, [pc, #184]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a24:	f003 f8da 	bl	8003bdc <HAL_TIM_PWM_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8000a2e:	f000 ff0b 	bl	8001848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a32:	2300      	movs	r3, #0
 8000a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000a3e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000a42:	4619      	mov	r1, r3
 8000a44:	4825      	ldr	r0, [pc, #148]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a46:	f004 f8a3 	bl	8004b90 <HAL_TIMEx_MasterConfigSynchronization>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000a50:	f000 fefa 	bl	8001848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a54:	2360      	movs	r3, #96	@ 0x60
 8000a56:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a60:	2300      	movs	r3, #0
 8000a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a74:	2200      	movs	r2, #0
 8000a76:	4619      	mov	r1, r3
 8000a78:	4818      	ldr	r0, [pc, #96]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000a7a:	f003 fbab 	bl	80041d4 <HAL_TIM_PWM_ConfigChannel>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8000a84:	f000 fee0 	bl	8001848 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a90:	2300      	movs	r3, #0
 8000a92:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aa0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000aaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000aae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	4619      	mov	r1, r3
 8000abc:	4807      	ldr	r0, [pc, #28]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000abe:	f004 f8ef 	bl	8004ca0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8000ac8:	f000 febe 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000acc:	4803      	ldr	r0, [pc, #12]	@ (8000adc <MX_TIM8_Init+0x118>)
 8000ace:	f000 ff57 	bl	8001980 <HAL_TIM_MspPostInit>

}
 8000ad2:	bf00      	nop
 8000ad4:	3758      	adds	r7, #88	@ 0x58
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000198 	.word	0x20000198
 8000ae0:	40013400 	.word	0x40013400

08000ae4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ae8:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000aea:	4a15      	ldr	r2, [pc, #84]	@ (8000b40 <MX_USART2_UART_Init+0x5c>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aee:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000af0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b0e      	ldr	r3, [pc, #56]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b08:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1a:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b20:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_USART2_UART_Init+0x58>)
 8000b28:	f004 f956 	bl	8004dd8 <HAL_UART_Init>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b32:	f000 fe89 	bl	8001848 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	200001e4 	.word	0x200001e4
 8000b40:	40004400 	.word	0x40004400

08000b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	@ 0x28
 8000b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b60:	f043 0304 	orr.w	r3, r3, #4
 8000b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b66:	4b28      	ldr	r3, [pc, #160]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	f003 0304 	and.w	r3, r3, #4
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b72:	4b25      	ldr	r3, [pc, #148]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	4a24      	ldr	r2, [pc, #144]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7e:	4b22      	ldr	r3, [pc, #136]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba2:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	4a18      	ldr	r2, [pc, #96]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <MX_GPIO_Init+0xc4>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2120      	movs	r1, #32
 8000bbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc2:	f001 fbb5 	bl	8002330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bcc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	480b      	ldr	r0, [pc, #44]	@ (8000c0c <MX_GPIO_Init+0xc8>)
 8000bde:	f001 f9fd 	bl	8001fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000be2:	2320      	movs	r3, #32
 8000be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be6:	2301      	movs	r3, #1
 8000be8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bfc:	f001 f9ee 	bl	8001fdc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c00:	bf00      	nop
 8000c02:	3728      	adds	r7, #40	@ 0x28
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	48000800 	.word	0x48000800

08000c10 <Servo_SetMotion>:
 * @param finger: Which finger (THUMB, INDEX, MIDDLE, RING, PINKY)
 * @param direction: STOP, CLOCKWISE, or COUNTERCLOCKWISE
 * @param speed: Speed percentage (0-100)
 * @retval None
 */
void Servo_SetMotion(Finger finger, Direction direction, int speed) {
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	603a      	str	r2, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	71bb      	strb	r3, [r7, #6]
    uint32_t pulse;

    // Clamp speed to 0-100%
    if (speed < 0) speed = 0;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	da01      	bge.n	8000c2a <Servo_SetMotion+0x1a>
 8000c26:	2300      	movs	r3, #0
 8000c28:	603b      	str	r3, [r7, #0]
    if (speed > 100) speed = 100;
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	2b64      	cmp	r3, #100	@ 0x64
 8000c2e:	dd01      	ble.n	8000c34 <Servo_SetMotion+0x24>
 8000c30:	2364      	movs	r3, #100	@ 0x64
 8000c32:	603b      	str	r3, [r7, #0]

    // Calculate pulse width based on direction and speed
    if (direction == STOP) {
 8000c34:	79bb      	ldrb	r3, [r7, #6]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d103      	bne.n	8000c42 <Servo_SetMotion+0x32>
        pulse = SERVO_STOP;
 8000c3a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	e013      	b.n	8000c6a <Servo_SetMotion+0x5a>
    } else if (direction == CLOCKWISE) {
 8000c42:	79bb      	ldrb	r3, [r7, #6]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d109      	bne.n	8000c5c <Servo_SetMotion+0x4c>
        // Map 0-100% to SERVO_STOP-SERVO_MAX_CW
        pulse = SERVO_STOP - ((SERVO_STOP - SERVO_MAX_CW) * speed / 100);
 8000c48:	683a      	ldr	r2, [r7, #0]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	079b      	lsls	r3, r3, #30
 8000c4e:	1a9b      	subs	r3, r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	1a9b      	subs	r3, r3, r2
 8000c54:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	e006      	b.n	8000c6a <Servo_SetMotion+0x5a>
    } else { // COUNTERCLOCKWISE
        // Map 0-100% to SERVO_STOP-SERVO_MAX_CCW
        pulse = SERVO_STOP + ((SERVO_MAX_CCW - SERVO_STOP) * speed / 100);
 8000c5c:	683a      	ldr	r2, [r7, #0]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	4413      	add	r3, r2
 8000c64:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000c68:	60fb      	str	r3, [r7, #12]
    }

    // Update servo state
    servoStates[finger].speed = speed;
 8000c6a:	79fa      	ldrb	r2, [r7, #7]
 8000c6c:	4925      	ldr	r1, [pc, #148]	@ (8000d04 <Servo_SetMotion+0xf4>)
 8000c6e:	4613      	mov	r3, r2
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	4413      	add	r3, r2
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	440b      	add	r3, r1
 8000c78:	683a      	ldr	r2, [r7, #0]
 8000c7a:	601a      	str	r2, [r3, #0]
    servoStates[finger].dir = direction;
 8000c7c:	79fa      	ldrb	r2, [r7, #7]
 8000c7e:	4921      	ldr	r1, [pc, #132]	@ (8000d04 <Servo_SetMotion+0xf4>)
 8000c80:	4613      	mov	r3, r2
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	4413      	add	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	440b      	add	r3, r1
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	79ba      	ldrb	r2, [r7, #6]
 8000c8e:	701a      	strb	r2, [r3, #0]
    servoStates[finger].pulse = pulse;
 8000c90:	79fa      	ldrb	r2, [r7, #7]
 8000c92:	491c      	ldr	r1, [pc, #112]	@ (8000d04 <Servo_SetMotion+0xf4>)
 8000c94:	4613      	mov	r3, r2
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	4413      	add	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	440b      	add	r3, r1
 8000c9e:	3308      	adds	r3, #8
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	601a      	str	r2, [r3, #0]

    // Apply pulse width to the appropriate timer
    switch (finger) {
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	2b04      	cmp	r3, #4
 8000ca8:	d825      	bhi.n	8000cf6 <Servo_SetMotion+0xe6>
 8000caa:	a201      	add	r2, pc, #4	@ (adr r2, 8000cb0 <Servo_SetMotion+0xa0>)
 8000cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb0:	08000cc5 	.word	0x08000cc5
 8000cb4:	08000ccf 	.word	0x08000ccf
 8000cb8:	08000cd9 	.word	0x08000cd9
 8000cbc:	08000ce3 	.word	0x08000ce3
 8000cc0:	08000ced 	.word	0x08000ced
        case THUMB:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 8000cc4:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <Servo_SetMotion+0xf8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8000ccc:	e013      	b.n	8000cf6 <Servo_SetMotion+0xe6>
        case INDEX:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse);
 8000cce:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <Servo_SetMotion+0xfc>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8000cd6:	e00e      	b.n	8000cf6 <Servo_SetMotion+0xe6>
        case MIDDLE:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d10 <Servo_SetMotion+0x100>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	68fa      	ldr	r2, [r7, #12]
 8000cde:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8000ce0:	e009      	b.n	8000cf6 <Servo_SetMotion+0xe6>
        case RING:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <Servo_SetMotion+0x104>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	68fa      	ldr	r2, [r7, #12]
 8000ce8:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8000cea:	e004      	b.n	8000cf6 <Servo_SetMotion+0xe6>
        case PINKY:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pulse);
 8000cec:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <Servo_SetMotion+0x108>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8000cf4:	bf00      	nop
    }
	}
 8000cf6:	bf00      	nop
 8000cf8:	3714      	adds	r7, #20
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000000 	.word	0x20000000
 8000d08:	20000068 	.word	0x20000068
 8000d0c:	200000b4 	.word	0x200000b4
 8000d10:	20000100 	.word	0x20000100
 8000d14:	2000014c 	.word	0x2000014c
 8000d18:	20000198 	.word	0x20000198

08000d1c <Servo_StopAll>:
	/**
	 * @brief Stops all servos
	 * @param None
	 * @retval None
	 */
	void Servo_StopAll(void) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
		Servo_SetMotion(THUMB, STOP, 0);
 8000d20:	2200      	movs	r2, #0
 8000d22:	2100      	movs	r1, #0
 8000d24:	2000      	movs	r0, #0
 8000d26:	f7ff ff73 	bl	8000c10 <Servo_SetMotion>
		Servo_SetMotion(INDEX, STOP, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	2001      	movs	r0, #1
 8000d30:	f7ff ff6e 	bl	8000c10 <Servo_SetMotion>
		Servo_SetMotion(MIDDLE, STOP, 0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2100      	movs	r1, #0
 8000d38:	2002      	movs	r0, #2
 8000d3a:	f7ff ff69 	bl	8000c10 <Servo_SetMotion>
		Servo_SetMotion(RING, STOP, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	2003      	movs	r0, #3
 8000d44:	f7ff ff64 	bl	8000c10 <Servo_SetMotion>
		Servo_SetMotion(PINKY, STOP, 0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2004      	movs	r0, #4
 8000d4e:	f7ff ff5f 	bl	8000c10 <Servo_SetMotion>

	    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000d52:	2100      	movs	r1, #0
 8000d54:	480a      	ldr	r0, [pc, #40]	@ (8000d80 <Servo_StopAll+0x64>)
 8000d56:	f003 f89f 	bl	8003e98 <HAL_TIM_PWM_Stop>
	    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4809      	ldr	r0, [pc, #36]	@ (8000d84 <Servo_StopAll+0x68>)
 8000d5e:	f003 f89b 	bl	8003e98 <HAL_TIM_PWM_Stop>
	    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8000d62:	2100      	movs	r1, #0
 8000d64:	4808      	ldr	r0, [pc, #32]	@ (8000d88 <Servo_StopAll+0x6c>)
 8000d66:	f003 f897 	bl	8003e98 <HAL_TIM_PWM_Stop>
	    HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4807      	ldr	r0, [pc, #28]	@ (8000d8c <Servo_StopAll+0x70>)
 8000d6e:	f003 f893 	bl	8003e98 <HAL_TIM_PWM_Stop>
	    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8000d72:	2100      	movs	r1, #0
 8000d74:	4806      	ldr	r0, [pc, #24]	@ (8000d90 <Servo_StopAll+0x74>)
 8000d76:	f003 f88f 	bl	8003e98 <HAL_TIM_PWM_Stop>
	}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000068 	.word	0x20000068
 8000d84:	200000b4 	.word	0x200000b4
 8000d88:	20000100 	.word	0x20000100
 8000d8c:	2000014c 	.word	0x2000014c
 8000d90:	20000198 	.word	0x20000198

08000d94 <Servo_Init>:
	/**
	 * @brief Initialize all servo timers and start PWM
	 * @param None
	 * @retval None
	 */
	void Servo_Init(void) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	    // Start all PWM channels
	    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000d98:	2100      	movs	r1, #0
 8000d9a:	480a      	ldr	r0, [pc, #40]	@ (8000dc4 <Servo_Init+0x30>)
 8000d9c:	f002 ff76 	bl	8003c8c <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000da0:	2100      	movs	r1, #0
 8000da2:	4809      	ldr	r0, [pc, #36]	@ (8000dc8 <Servo_Init+0x34>)
 8000da4:	f002 ff72 	bl	8003c8c <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000da8:	2100      	movs	r1, #0
 8000daa:	4808      	ldr	r0, [pc, #32]	@ (8000dcc <Servo_Init+0x38>)
 8000dac:	f002 ff6e 	bl	8003c8c <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000db0:	2100      	movs	r1, #0
 8000db2:	4807      	ldr	r0, [pc, #28]	@ (8000dd0 <Servo_Init+0x3c>)
 8000db4:	f002 ff6a 	bl	8003c8c <HAL_TIM_PWM_Start>
	    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000db8:	2100      	movs	r1, #0
 8000dba:	4806      	ldr	r0, [pc, #24]	@ (8000dd4 <Servo_Init+0x40>)
 8000dbc:	f002 ff66 	bl	8003c8c <HAL_TIM_PWM_Start>

//	    // Initialize all servos to stop position
//	    Servo_StopAll();
	}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000068 	.word	0x20000068
 8000dc8:	200000b4 	.word	0x200000b4
 8000dcc:	20000100 	.word	0x20000100
 8000dd0:	2000014c 	.word	0x2000014c
 8000dd4:	20000198 	.word	0x20000198

08000dd8 <Direction_Decider>:

	int Direction_Decider(int* Desired_Position){
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
		if(*Desired_Position < 0){
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	da06      	bge.n	8000df6 <Direction_Decider+0x1e>
			*Desired_Position = *Desired_Position * -1;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	425a      	negs	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	601a      	str	r2, [r3, #0]
			return CLOCKWISE;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e000      	b.n	8000df8 <Direction_Decider+0x20>
		}
		else{
			return COUNTERCLOCKWISE;
 8000df6:	2302      	movs	r3, #2
		}
	}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <SignLetter>:
	 * @brief Example function to demonstrate a sign language letter
	 * @param letter: ASCII character (A-Z)
	 * @param duration: How long to hold the position (in ms)
	 * @retval None
	 */
	void SignLetter(char letter) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
	    // Reset to neutral position
	    Servo_Init();
 8000e0e:	f7ff ffc1 	bl	8000d94 <Servo_Init>


	    // Set finger positions based on the letter
	    switch(letter) {
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	3b41      	subs	r3, #65	@ 0x41
 8000e16:	2b19      	cmp	r3, #25
 8000e18:	f200 8406 	bhi.w	8001628 <SignLetter+0x824>
 8000e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e24 <SignLetter+0x20>)
 8000e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e22:	bf00      	nop
 8000e24:	08000e8d 	.word	0x08000e8d
 8000e28:	08000ed5 	.word	0x08000ed5
 8000e2c:	08000f45 	.word	0x08000f45
 8000e30:	08000f8b 	.word	0x08000f8b
 8000e34:	08000fd1 	.word	0x08000fd1
 8000e38:	08001017 	.word	0x08001017
 8000e3c:	0800105d 	.word	0x0800105d
 8000e40:	080010a3 	.word	0x080010a3
 8000e44:	080010e9 	.word	0x080010e9
 8000e48:	0800112f 	.word	0x0800112f
 8000e4c:	08001175 	.word	0x08001175
 8000e50:	080011bb 	.word	0x080011bb
 8000e54:	08001201 	.word	0x08001201
 8000e58:	08001271 	.word	0x08001271
 8000e5c:	080012b7 	.word	0x080012b7
 8000e60:	080012fd 	.word	0x080012fd
 8000e64:	08001343 	.word	0x08001343
 8000e68:	08001389 	.word	0x08001389
 8000e6c:	080013cf 	.word	0x080013cf
 8000e70:	08001415 	.word	0x08001415
 8000e74:	0800145b 	.word	0x0800145b
 8000e78:	080014a1 	.word	0x080014a1
 8000e7c:	080014e7 	.word	0x080014e7
 8000e80:	08001557 	.word	0x08001557
 8000e84:	0800159d 	.word	0x0800159d
 8000e88:	080015e3 	.word	0x080015e3
	        case 'A':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8000e8c:	4b23      	ldr	r3, [pc, #140]	@ (8000f1c <SignLetter+0x118>)
 8000e8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e92:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000e96:	4a22      	ldr	r2, [pc, #136]	@ (8000f20 <SignLetter+0x11c>)
 8000e98:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8000e9a:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <SignLetter+0x120>)
 8000e9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ea0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000ea4:	4a20      	ldr	r2, [pc, #128]	@ (8000f28 <SignLetter+0x124>)
 8000ea6:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8000ea8:	4b20      	ldr	r3, [pc, #128]	@ (8000f2c <SignLetter+0x128>)
 8000eaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eae:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8000f30 <SignLetter+0x12c>)
 8000eb4:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8000eb6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f34 <SignLetter+0x130>)
 8000eb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ebc:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f38 <SignLetter+0x134>)
 8000ec2:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8000ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f3c <SignLetter+0x138>)
 8000ec6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eca:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000ece:	4a1c      	ldr	r2, [pc, #112]	@ (8000f40 <SignLetter+0x13c>)
 8000ed0:	6013      	str	r3, [r2, #0]
	            break;
 8000ed2:	e3ac      	b.n	800162e <SignLetter+0x82a>

	        case 'B':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8000ed4:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <SignLetter+0x118>)
 8000ed6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eda:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000ede:	4a10      	ldr	r2, [pc, #64]	@ (8000f20 <SignLetter+0x11c>)
 8000ee0:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <SignLetter+0x120>)
 8000ee4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ee8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000eec:	4a0e      	ldr	r2, [pc, #56]	@ (8000f28 <SignLetter+0x124>)
 8000eee:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <SignLetter+0x128>)
 8000ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000efa:	4a0d      	ldr	r2, [pc, #52]	@ (8000f30 <SignLetter+0x12c>)
 8000efc:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8000efe:	4b0d      	ldr	r3, [pc, #52]	@ (8000f34 <SignLetter+0x130>)
 8000f00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f04:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f08:	4a0b      	ldr	r2, [pc, #44]	@ (8000f38 <SignLetter+0x134>)
 8000f0a:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8000f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f3c <SignLetter+0x138>)
 8000f0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f12:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <SignLetter+0x13c>)
 8000f18:	6013      	str	r3, [r2, #0]
	            break;
 8000f1a:	e388      	b.n	800162e <SignLetter+0x82a>
 8000f1c:	20000284 	.word	0x20000284
 8000f20:	20000290 	.word	0x20000290
 8000f24:	20000286 	.word	0x20000286
 8000f28:	20000294 	.word	0x20000294
 8000f2c:	20000288 	.word	0x20000288
 8000f30:	20000298 	.word	0x20000298
 8000f34:	2000028a 	.word	0x2000028a
 8000f38:	2000029c 	.word	0x2000029c
 8000f3c:	2000028c 	.word	0x2000028c
 8000f40:	200002a0 	.word	0x200002a0

	        case 'C':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8000f44:	4bb1      	ldr	r3, [pc, #708]	@ (800120c <SignLetter+0x408>)
 8000f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f4e:	4ab0      	ldr	r2, [pc, #704]	@ (8001210 <SignLetter+0x40c>)
 8000f50:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8000f52:	4bb0      	ldr	r3, [pc, #704]	@ (8001214 <SignLetter+0x410>)
 8000f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f58:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f5c:	4aae      	ldr	r2, [pc, #696]	@ (8001218 <SignLetter+0x414>)
 8000f5e:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8000f60:	4bae      	ldr	r3, [pc, #696]	@ (800121c <SignLetter+0x418>)
 8000f62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f66:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f6a:	4aad      	ldr	r2, [pc, #692]	@ (8001220 <SignLetter+0x41c>)
 8000f6c:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8000f6e:	4bad      	ldr	r3, [pc, #692]	@ (8001224 <SignLetter+0x420>)
 8000f70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f74:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f78:	4aab      	ldr	r2, [pc, #684]	@ (8001228 <SignLetter+0x424>)
 8000f7a:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8000f7c:	4bab      	ldr	r3, [pc, #684]	@ (800122c <SignLetter+0x428>)
 8000f7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f82:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f86:	4aaa      	ldr	r2, [pc, #680]	@ (8001230 <SignLetter+0x42c>)
 8000f88:	6013      	str	r3, [r2, #0]

	        case 'D':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8000f8a:	4ba0      	ldr	r3, [pc, #640]	@ (800120c <SignLetter+0x408>)
 8000f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f90:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000f94:	4a9e      	ldr	r2, [pc, #632]	@ (8001210 <SignLetter+0x40c>)
 8000f96:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8000f98:	4b9e      	ldr	r3, [pc, #632]	@ (8001214 <SignLetter+0x410>)
 8000f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f9e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000fa2:	4a9d      	ldr	r2, [pc, #628]	@ (8001218 <SignLetter+0x414>)
 8000fa4:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8000fa6:	4b9d      	ldr	r3, [pc, #628]	@ (800121c <SignLetter+0x418>)
 8000fa8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fac:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000fb0:	4a9b      	ldr	r2, [pc, #620]	@ (8001220 <SignLetter+0x41c>)
 8000fb2:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8000fb4:	4b9b      	ldr	r3, [pc, #620]	@ (8001224 <SignLetter+0x420>)
 8000fb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fba:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000fbe:	4a9a      	ldr	r2, [pc, #616]	@ (8001228 <SignLetter+0x424>)
 8000fc0:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8000fc2:	4b9a      	ldr	r3, [pc, #616]	@ (800122c <SignLetter+0x428>)
 8000fc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fc8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000fcc:	4a98      	ldr	r2, [pc, #608]	@ (8001230 <SignLetter+0x42c>)
 8000fce:	6013      	str	r3, [r2, #0]

	        case 'E':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8000fd0:	4b8e      	ldr	r3, [pc, #568]	@ (800120c <SignLetter+0x408>)
 8000fd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000fda:	4a8d      	ldr	r2, [pc, #564]	@ (8001210 <SignLetter+0x40c>)
 8000fdc:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8000fde:	4b8d      	ldr	r3, [pc, #564]	@ (8001214 <SignLetter+0x410>)
 8000fe0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fe4:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000fe8:	4a8b      	ldr	r2, [pc, #556]	@ (8001218 <SignLetter+0x414>)
 8000fea:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8000fec:	4b8b      	ldr	r3, [pc, #556]	@ (800121c <SignLetter+0x418>)
 8000fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8000ff6:	4a8a      	ldr	r2, [pc, #552]	@ (8001220 <SignLetter+0x41c>)
 8000ff8:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8000ffa:	4b8a      	ldr	r3, [pc, #552]	@ (8001224 <SignLetter+0x420>)
 8000ffc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001000:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001004:	4a88      	ldr	r2, [pc, #544]	@ (8001228 <SignLetter+0x424>)
 8001006:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001008:	4b88      	ldr	r3, [pc, #544]	@ (800122c <SignLetter+0x428>)
 800100a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800100e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001012:	4a87      	ldr	r2, [pc, #540]	@ (8001230 <SignLetter+0x42c>)
 8001014:	6013      	str	r3, [r2, #0]

	        case 'F':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001016:	4b7d      	ldr	r3, [pc, #500]	@ (800120c <SignLetter+0x408>)
 8001018:	f9b3 3000 	ldrsh.w	r3, [r3]
 800101c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001020:	4a7b      	ldr	r2, [pc, #492]	@ (8001210 <SignLetter+0x40c>)
 8001022:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001024:	4b7b      	ldr	r3, [pc, #492]	@ (8001214 <SignLetter+0x410>)
 8001026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800102e:	4a7a      	ldr	r2, [pc, #488]	@ (8001218 <SignLetter+0x414>)
 8001030:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001032:	4b7a      	ldr	r3, [pc, #488]	@ (800121c <SignLetter+0x418>)
 8001034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001038:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800103c:	4a78      	ldr	r2, [pc, #480]	@ (8001220 <SignLetter+0x41c>)
 800103e:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001040:	4b78      	ldr	r3, [pc, #480]	@ (8001224 <SignLetter+0x420>)
 8001042:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001046:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800104a:	4a77      	ldr	r2, [pc, #476]	@ (8001228 <SignLetter+0x424>)
 800104c:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 800104e:	4b77      	ldr	r3, [pc, #476]	@ (800122c <SignLetter+0x428>)
 8001050:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001054:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001058:	4a75      	ldr	r2, [pc, #468]	@ (8001230 <SignLetter+0x42c>)
 800105a:	6013      	str	r3, [r2, #0]

	        case 'G':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 800105c:	4b6b      	ldr	r3, [pc, #428]	@ (800120c <SignLetter+0x408>)
 800105e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001062:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001066:	4a6a      	ldr	r2, [pc, #424]	@ (8001210 <SignLetter+0x40c>)
 8001068:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 800106a:	4b6a      	ldr	r3, [pc, #424]	@ (8001214 <SignLetter+0x410>)
 800106c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001070:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001074:	4a68      	ldr	r2, [pc, #416]	@ (8001218 <SignLetter+0x414>)
 8001076:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001078:	4b68      	ldr	r3, [pc, #416]	@ (800121c <SignLetter+0x418>)
 800107a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800107e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001082:	4a67      	ldr	r2, [pc, #412]	@ (8001220 <SignLetter+0x41c>)
 8001084:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001086:	4b67      	ldr	r3, [pc, #412]	@ (8001224 <SignLetter+0x420>)
 8001088:	f9b3 3000 	ldrsh.w	r3, [r3]
 800108c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001090:	4a65      	ldr	r2, [pc, #404]	@ (8001228 <SignLetter+0x424>)
 8001092:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001094:	4b65      	ldr	r3, [pc, #404]	@ (800122c <SignLetter+0x428>)
 8001096:	f9b3 3000 	ldrsh.w	r3, [r3]
 800109a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800109e:	4a64      	ldr	r2, [pc, #400]	@ (8001230 <SignLetter+0x42c>)
 80010a0:	6013      	str	r3, [r2, #0]

	        case 'H':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80010a2:	4b5a      	ldr	r3, [pc, #360]	@ (800120c <SignLetter+0x408>)
 80010a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010a8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80010ac:	4a58      	ldr	r2, [pc, #352]	@ (8001210 <SignLetter+0x40c>)
 80010ae:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80010b0:	4b58      	ldr	r3, [pc, #352]	@ (8001214 <SignLetter+0x410>)
 80010b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80010ba:	4a57      	ldr	r2, [pc, #348]	@ (8001218 <SignLetter+0x414>)
 80010bc:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80010be:	4b57      	ldr	r3, [pc, #348]	@ (800121c <SignLetter+0x418>)
 80010c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c4:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80010c8:	4a55      	ldr	r2, [pc, #340]	@ (8001220 <SignLetter+0x41c>)
 80010ca:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80010cc:	4b55      	ldr	r3, [pc, #340]	@ (8001224 <SignLetter+0x420>)
 80010ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80010d6:	4a54      	ldr	r2, [pc, #336]	@ (8001228 <SignLetter+0x424>)
 80010d8:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80010da:	4b54      	ldr	r3, [pc, #336]	@ (800122c <SignLetter+0x428>)
 80010dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80010e4:	4a52      	ldr	r2, [pc, #328]	@ (8001230 <SignLetter+0x42c>)
 80010e6:	6013      	str	r3, [r2, #0]

	        case 'I':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80010e8:	4b48      	ldr	r3, [pc, #288]	@ (800120c <SignLetter+0x408>)
 80010ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ee:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80010f2:	4a47      	ldr	r2, [pc, #284]	@ (8001210 <SignLetter+0x40c>)
 80010f4:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80010f6:	4b47      	ldr	r3, [pc, #284]	@ (8001214 <SignLetter+0x410>)
 80010f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010fc:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001100:	4a45      	ldr	r2, [pc, #276]	@ (8001218 <SignLetter+0x414>)
 8001102:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001104:	4b45      	ldr	r3, [pc, #276]	@ (800121c <SignLetter+0x418>)
 8001106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800110e:	4a44      	ldr	r2, [pc, #272]	@ (8001220 <SignLetter+0x41c>)
 8001110:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001112:	4b44      	ldr	r3, [pc, #272]	@ (8001224 <SignLetter+0x420>)
 8001114:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001118:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800111c:	4a42      	ldr	r2, [pc, #264]	@ (8001228 <SignLetter+0x424>)
 800111e:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001120:	4b42      	ldr	r3, [pc, #264]	@ (800122c <SignLetter+0x428>)
 8001122:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001126:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800112a:	4a41      	ldr	r2, [pc, #260]	@ (8001230 <SignLetter+0x42c>)
 800112c:	6013      	str	r3, [r2, #0]

	        case 'J':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 800112e:	4b37      	ldr	r3, [pc, #220]	@ (800120c <SignLetter+0x408>)
 8001130:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001134:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001138:	4a35      	ldr	r2, [pc, #212]	@ (8001210 <SignLetter+0x40c>)
 800113a:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 800113c:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <SignLetter+0x410>)
 800113e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001142:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001146:	4a34      	ldr	r2, [pc, #208]	@ (8001218 <SignLetter+0x414>)
 8001148:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 800114a:	4b34      	ldr	r3, [pc, #208]	@ (800121c <SignLetter+0x418>)
 800114c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001150:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001154:	4a32      	ldr	r2, [pc, #200]	@ (8001220 <SignLetter+0x41c>)
 8001156:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001158:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <SignLetter+0x420>)
 800115a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001162:	4a31      	ldr	r2, [pc, #196]	@ (8001228 <SignLetter+0x424>)
 8001164:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001166:	4b31      	ldr	r3, [pc, #196]	@ (800122c <SignLetter+0x428>)
 8001168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001170:	4a2f      	ldr	r2, [pc, #188]	@ (8001230 <SignLetter+0x42c>)
 8001172:	6013      	str	r3, [r2, #0]

	        case 'K':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001174:	4b25      	ldr	r3, [pc, #148]	@ (800120c <SignLetter+0x408>)
 8001176:	f9b3 3000 	ldrsh.w	r3, [r3]
 800117a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800117e:	4a24      	ldr	r2, [pc, #144]	@ (8001210 <SignLetter+0x40c>)
 8001180:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001182:	4b24      	ldr	r3, [pc, #144]	@ (8001214 <SignLetter+0x410>)
 8001184:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001188:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800118c:	4a22      	ldr	r2, [pc, #136]	@ (8001218 <SignLetter+0x414>)
 800118e:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001190:	4b22      	ldr	r3, [pc, #136]	@ (800121c <SignLetter+0x418>)
 8001192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001196:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800119a:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <SignLetter+0x41c>)
 800119c:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 800119e:	4b21      	ldr	r3, [pc, #132]	@ (8001224 <SignLetter+0x420>)
 80011a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011a4:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001228 <SignLetter+0x424>)
 80011aa:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80011ac:	4b1f      	ldr	r3, [pc, #124]	@ (800122c <SignLetter+0x428>)
 80011ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001230 <SignLetter+0x42c>)
 80011b8:	6013      	str	r3, [r2, #0]

	        case 'L':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80011ba:	4b14      	ldr	r3, [pc, #80]	@ (800120c <SignLetter+0x408>)
 80011bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011c4:	4a12      	ldr	r2, [pc, #72]	@ (8001210 <SignLetter+0x40c>)
 80011c6:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <SignLetter+0x410>)
 80011ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ce:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011d2:	4a11      	ldr	r2, [pc, #68]	@ (8001218 <SignLetter+0x414>)
 80011d4:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <SignLetter+0x418>)
 80011d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011dc:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001220 <SignLetter+0x41c>)
 80011e2:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <SignLetter+0x420>)
 80011e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ea:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001228 <SignLetter+0x424>)
 80011f0:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <SignLetter+0x428>)
 80011f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80011fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001230 <SignLetter+0x42c>)
 80011fe:	6013      	str	r3, [r2, #0]

	        case 'M':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001200:	4b02      	ldr	r3, [pc, #8]	@ (800120c <SignLetter+0x408>)
 8001202:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001206:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800120a:	e013      	b.n	8001234 <SignLetter+0x430>
 800120c:	20000284 	.word	0x20000284
 8001210:	20000290 	.word	0x20000290
 8001214:	20000286 	.word	0x20000286
 8001218:	20000294 	.word	0x20000294
 800121c:	20000288 	.word	0x20000288
 8001220:	20000298 	.word	0x20000298
 8001224:	2000028a 	.word	0x2000028a
 8001228:	2000029c 	.word	0x2000029c
 800122c:	2000028c 	.word	0x2000028c
 8001230:	200002a0 	.word	0x200002a0
 8001234:	4ab1      	ldr	r2, [pc, #708]	@ (80014fc <SignLetter+0x6f8>)
 8001236:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001238:	4bb1      	ldr	r3, [pc, #708]	@ (8001500 <SignLetter+0x6fc>)
 800123a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800123e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001242:	4ab0      	ldr	r2, [pc, #704]	@ (8001504 <SignLetter+0x700>)
 8001244:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001246:	4bb0      	ldr	r3, [pc, #704]	@ (8001508 <SignLetter+0x704>)
 8001248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001250:	4aae      	ldr	r2, [pc, #696]	@ (800150c <SignLetter+0x708>)
 8001252:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001254:	4bae      	ldr	r3, [pc, #696]	@ (8001510 <SignLetter+0x70c>)
 8001256:	f9b3 3000 	ldrsh.w	r3, [r3]
 800125a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800125e:	4aad      	ldr	r2, [pc, #692]	@ (8001514 <SignLetter+0x710>)
 8001260:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001262:	4bad      	ldr	r3, [pc, #692]	@ (8001518 <SignLetter+0x714>)
 8001264:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001268:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800126c:	4aab      	ldr	r2, [pc, #684]	@ (800151c <SignLetter+0x718>)
 800126e:	6013      	str	r3, [r2, #0]

	        case 'N':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001270:	4bab      	ldr	r3, [pc, #684]	@ (8001520 <SignLetter+0x71c>)
 8001272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001276:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800127a:	4aa0      	ldr	r2, [pc, #640]	@ (80014fc <SignLetter+0x6f8>)
 800127c:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 800127e:	4ba0      	ldr	r3, [pc, #640]	@ (8001500 <SignLetter+0x6fc>)
 8001280:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001284:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001288:	4a9e      	ldr	r2, [pc, #632]	@ (8001504 <SignLetter+0x700>)
 800128a:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 800128c:	4b9e      	ldr	r3, [pc, #632]	@ (8001508 <SignLetter+0x704>)
 800128e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001292:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001296:	4a9d      	ldr	r2, [pc, #628]	@ (800150c <SignLetter+0x708>)
 8001298:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 800129a:	4b9d      	ldr	r3, [pc, #628]	@ (8001510 <SignLetter+0x70c>)
 800129c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012a4:	4a9b      	ldr	r2, [pc, #620]	@ (8001514 <SignLetter+0x710>)
 80012a6:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80012a8:	4b9b      	ldr	r3, [pc, #620]	@ (8001518 <SignLetter+0x714>)
 80012aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ae:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012b2:	4a9a      	ldr	r2, [pc, #616]	@ (800151c <SignLetter+0x718>)
 80012b4:	6013      	str	r3, [r2, #0]

	        case 'O':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80012b6:	4b9a      	ldr	r3, [pc, #616]	@ (8001520 <SignLetter+0x71c>)
 80012b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012bc:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012c0:	4a8e      	ldr	r2, [pc, #568]	@ (80014fc <SignLetter+0x6f8>)
 80012c2:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80012c4:	4b8e      	ldr	r3, [pc, #568]	@ (8001500 <SignLetter+0x6fc>)
 80012c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ca:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012ce:	4a8d      	ldr	r2, [pc, #564]	@ (8001504 <SignLetter+0x700>)
 80012d0:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80012d2:	4b8d      	ldr	r3, [pc, #564]	@ (8001508 <SignLetter+0x704>)
 80012d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012dc:	4a8b      	ldr	r2, [pc, #556]	@ (800150c <SignLetter+0x708>)
 80012de:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80012e0:	4b8b      	ldr	r3, [pc, #556]	@ (8001510 <SignLetter+0x70c>)
 80012e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012ea:	4a8a      	ldr	r2, [pc, #552]	@ (8001514 <SignLetter+0x710>)
 80012ec:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80012ee:	4b8a      	ldr	r3, [pc, #552]	@ (8001518 <SignLetter+0x714>)
 80012f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f4:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80012f8:	4a88      	ldr	r2, [pc, #544]	@ (800151c <SignLetter+0x718>)
 80012fa:	6013      	str	r3, [r2, #0]

	        case 'P':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80012fc:	4b88      	ldr	r3, [pc, #544]	@ (8001520 <SignLetter+0x71c>)
 80012fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001302:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001306:	4a7d      	ldr	r2, [pc, #500]	@ (80014fc <SignLetter+0x6f8>)
 8001308:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 800130a:	4b7d      	ldr	r3, [pc, #500]	@ (8001500 <SignLetter+0x6fc>)
 800130c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001310:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001314:	4a7b      	ldr	r2, [pc, #492]	@ (8001504 <SignLetter+0x700>)
 8001316:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001318:	4b7b      	ldr	r3, [pc, #492]	@ (8001508 <SignLetter+0x704>)
 800131a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800131e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001322:	4a7a      	ldr	r2, [pc, #488]	@ (800150c <SignLetter+0x708>)
 8001324:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001326:	4b7a      	ldr	r3, [pc, #488]	@ (8001510 <SignLetter+0x70c>)
 8001328:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001330:	4a78      	ldr	r2, [pc, #480]	@ (8001514 <SignLetter+0x710>)
 8001332:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001334:	4b78      	ldr	r3, [pc, #480]	@ (8001518 <SignLetter+0x714>)
 8001336:	f9b3 3000 	ldrsh.w	r3, [r3]
 800133a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800133e:	4a77      	ldr	r2, [pc, #476]	@ (800151c <SignLetter+0x718>)
 8001340:	6013      	str	r3, [r2, #0]

	        case 'Q':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001342:	4b77      	ldr	r3, [pc, #476]	@ (8001520 <SignLetter+0x71c>)
 8001344:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001348:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800134c:	4a6b      	ldr	r2, [pc, #428]	@ (80014fc <SignLetter+0x6f8>)
 800134e:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001350:	4b6b      	ldr	r3, [pc, #428]	@ (8001500 <SignLetter+0x6fc>)
 8001352:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001356:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800135a:	4a6a      	ldr	r2, [pc, #424]	@ (8001504 <SignLetter+0x700>)
 800135c:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 800135e:	4b6a      	ldr	r3, [pc, #424]	@ (8001508 <SignLetter+0x704>)
 8001360:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001364:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001368:	4a68      	ldr	r2, [pc, #416]	@ (800150c <SignLetter+0x708>)
 800136a:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 800136c:	4b68      	ldr	r3, [pc, #416]	@ (8001510 <SignLetter+0x70c>)
 800136e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001372:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001376:	4a67      	ldr	r2, [pc, #412]	@ (8001514 <SignLetter+0x710>)
 8001378:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 800137a:	4b67      	ldr	r3, [pc, #412]	@ (8001518 <SignLetter+0x714>)
 800137c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001380:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001384:	4a65      	ldr	r2, [pc, #404]	@ (800151c <SignLetter+0x718>)
 8001386:	6013      	str	r3, [r2, #0]

	        case 'R':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001388:	4b65      	ldr	r3, [pc, #404]	@ (8001520 <SignLetter+0x71c>)
 800138a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001392:	4a5a      	ldr	r2, [pc, #360]	@ (80014fc <SignLetter+0x6f8>)
 8001394:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001396:	4b5a      	ldr	r3, [pc, #360]	@ (8001500 <SignLetter+0x6fc>)
 8001398:	f9b3 3000 	ldrsh.w	r3, [r3]
 800139c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013a0:	4a58      	ldr	r2, [pc, #352]	@ (8001504 <SignLetter+0x700>)
 80013a2:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80013a4:	4b58      	ldr	r3, [pc, #352]	@ (8001508 <SignLetter+0x704>)
 80013a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013aa:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013ae:	4a57      	ldr	r2, [pc, #348]	@ (800150c <SignLetter+0x708>)
 80013b0:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80013b2:	4b57      	ldr	r3, [pc, #348]	@ (8001510 <SignLetter+0x70c>)
 80013b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013b8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013bc:	4a55      	ldr	r2, [pc, #340]	@ (8001514 <SignLetter+0x710>)
 80013be:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80013c0:	4b55      	ldr	r3, [pc, #340]	@ (8001518 <SignLetter+0x714>)
 80013c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013c6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013ca:	4a54      	ldr	r2, [pc, #336]	@ (800151c <SignLetter+0x718>)
 80013cc:	6013      	str	r3, [r2, #0]

	        case 'S':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80013ce:	4b54      	ldr	r3, [pc, #336]	@ (8001520 <SignLetter+0x71c>)
 80013d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d4:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013d8:	4a48      	ldr	r2, [pc, #288]	@ (80014fc <SignLetter+0x6f8>)
 80013da:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80013dc:	4b48      	ldr	r3, [pc, #288]	@ (8001500 <SignLetter+0x6fc>)
 80013de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013e6:	4a47      	ldr	r2, [pc, #284]	@ (8001504 <SignLetter+0x700>)
 80013e8:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80013ea:	4b47      	ldr	r3, [pc, #284]	@ (8001508 <SignLetter+0x704>)
 80013ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013f0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013f4:	4a45      	ldr	r2, [pc, #276]	@ (800150c <SignLetter+0x708>)
 80013f6:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80013f8:	4b45      	ldr	r3, [pc, #276]	@ (8001510 <SignLetter+0x70c>)
 80013fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fe:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001402:	4a44      	ldr	r2, [pc, #272]	@ (8001514 <SignLetter+0x710>)
 8001404:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001406:	4b44      	ldr	r3, [pc, #272]	@ (8001518 <SignLetter+0x714>)
 8001408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800140c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001410:	4a42      	ldr	r2, [pc, #264]	@ (800151c <SignLetter+0x718>)
 8001412:	6013      	str	r3, [r2, #0]

	        case 'T':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001414:	4b42      	ldr	r3, [pc, #264]	@ (8001520 <SignLetter+0x71c>)
 8001416:	f9b3 3000 	ldrsh.w	r3, [r3]
 800141a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800141e:	4a37      	ldr	r2, [pc, #220]	@ (80014fc <SignLetter+0x6f8>)
 8001420:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001422:	4b37      	ldr	r3, [pc, #220]	@ (8001500 <SignLetter+0x6fc>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800142c:	4a35      	ldr	r2, [pc, #212]	@ (8001504 <SignLetter+0x700>)
 800142e:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001430:	4b35      	ldr	r3, [pc, #212]	@ (8001508 <SignLetter+0x704>)
 8001432:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001436:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800143a:	4a34      	ldr	r2, [pc, #208]	@ (800150c <SignLetter+0x708>)
 800143c:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 800143e:	4b34      	ldr	r3, [pc, #208]	@ (8001510 <SignLetter+0x70c>)
 8001440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001444:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001448:	4a32      	ldr	r2, [pc, #200]	@ (8001514 <SignLetter+0x710>)
 800144a:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 800144c:	4b32      	ldr	r3, [pc, #200]	@ (8001518 <SignLetter+0x714>)
 800144e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001452:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001456:	4a31      	ldr	r2, [pc, #196]	@ (800151c <SignLetter+0x718>)
 8001458:	6013      	str	r3, [r2, #0]

	        case 'U':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 800145a:	4b31      	ldr	r3, [pc, #196]	@ (8001520 <SignLetter+0x71c>)
 800145c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001460:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001464:	4a25      	ldr	r2, [pc, #148]	@ (80014fc <SignLetter+0x6f8>)
 8001466:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001468:	4b25      	ldr	r3, [pc, #148]	@ (8001500 <SignLetter+0x6fc>)
 800146a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001472:	4a24      	ldr	r2, [pc, #144]	@ (8001504 <SignLetter+0x700>)
 8001474:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001476:	4b24      	ldr	r3, [pc, #144]	@ (8001508 <SignLetter+0x704>)
 8001478:	f9b3 3000 	ldrsh.w	r3, [r3]
 800147c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001480:	4a22      	ldr	r2, [pc, #136]	@ (800150c <SignLetter+0x708>)
 8001482:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001484:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <SignLetter+0x70c>)
 8001486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800148e:	4a21      	ldr	r2, [pc, #132]	@ (8001514 <SignLetter+0x710>)
 8001490:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001492:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <SignLetter+0x714>)
 8001494:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001498:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800149c:	4a1f      	ldr	r2, [pc, #124]	@ (800151c <SignLetter+0x718>)
 800149e:	6013      	str	r3, [r2, #0]

	        case 'V':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <SignLetter+0x71c>)
 80014a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80014aa:	4a14      	ldr	r2, [pc, #80]	@ (80014fc <SignLetter+0x6f8>)
 80014ac:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80014ae:	4b14      	ldr	r3, [pc, #80]	@ (8001500 <SignLetter+0x6fc>)
 80014b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b4:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80014b8:	4a12      	ldr	r2, [pc, #72]	@ (8001504 <SignLetter+0x700>)
 80014ba:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <SignLetter+0x704>)
 80014be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80014c6:	4a11      	ldr	r2, [pc, #68]	@ (800150c <SignLetter+0x708>)
 80014c8:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <SignLetter+0x70c>)
 80014cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80014d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001514 <SignLetter+0x710>)
 80014d6:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <SignLetter+0x714>)
 80014da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014de:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80014e2:	4a0e      	ldr	r2, [pc, #56]	@ (800151c <SignLetter+0x718>)
 80014e4:	6013      	str	r3, [r2, #0]

	        case 'W':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80014e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001520 <SignLetter+0x71c>)
 80014e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ec:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80014f0:	4a02      	ldr	r2, [pc, #8]	@ (80014fc <SignLetter+0x6f8>)
 80014f2:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80014f4:	4b02      	ldr	r3, [pc, #8]	@ (8001500 <SignLetter+0x6fc>)
 80014f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fa:	e013      	b.n	8001524 <SignLetter+0x720>
 80014fc:	20000290 	.word	0x20000290
 8001500:	20000286 	.word	0x20000286
 8001504:	20000294 	.word	0x20000294
 8001508:	20000288 	.word	0x20000288
 800150c:	20000298 	.word	0x20000298
 8001510:	2000028a 	.word	0x2000028a
 8001514:	2000029c 	.word	0x2000029c
 8001518:	2000028c 	.word	0x2000028c
 800151c:	200002a0 	.word	0x200002a0
 8001520:	20000284 	.word	0x20000284
 8001524:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001528:	4a5c      	ldr	r2, [pc, #368]	@ (800169c <SignLetter+0x898>)
 800152a:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 800152c:	4b5c      	ldr	r3, [pc, #368]	@ (80016a0 <SignLetter+0x89c>)
 800152e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001532:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001536:	4a5b      	ldr	r2, [pc, #364]	@ (80016a4 <SignLetter+0x8a0>)
 8001538:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 800153a:	4b5b      	ldr	r3, [pc, #364]	@ (80016a8 <SignLetter+0x8a4>)
 800153c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001540:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001544:	4a59      	ldr	r2, [pc, #356]	@ (80016ac <SignLetter+0x8a8>)
 8001546:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 8001548:	4b59      	ldr	r3, [pc, #356]	@ (80016b0 <SignLetter+0x8ac>)
 800154a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154e:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001552:	4a58      	ldr	r2, [pc, #352]	@ (80016b4 <SignLetter+0x8b0>)
 8001554:	6013      	str	r3, [r2, #0]

	        case 'X':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 8001556:	4b58      	ldr	r3, [pc, #352]	@ (80016b8 <SignLetter+0x8b4>)
 8001558:	f9b3 3000 	ldrsh.w	r3, [r3]
 800155c:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001560:	4a56      	ldr	r2, [pc, #344]	@ (80016bc <SignLetter+0x8b8>)
 8001562:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 8001564:	4b56      	ldr	r3, [pc, #344]	@ (80016c0 <SignLetter+0x8bc>)
 8001566:	f9b3 3000 	ldrsh.w	r3, [r3]
 800156a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800156e:	4a4b      	ldr	r2, [pc, #300]	@ (800169c <SignLetter+0x898>)
 8001570:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 8001572:	4b4b      	ldr	r3, [pc, #300]	@ (80016a0 <SignLetter+0x89c>)
 8001574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001578:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800157c:	4a49      	ldr	r2, [pc, #292]	@ (80016a4 <SignLetter+0x8a0>)
 800157e:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 8001580:	4b49      	ldr	r3, [pc, #292]	@ (80016a8 <SignLetter+0x8a4>)
 8001582:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001586:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800158a:	4a48      	ldr	r2, [pc, #288]	@ (80016ac <SignLetter+0x8a8>)
 800158c:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 800158e:	4b48      	ldr	r3, [pc, #288]	@ (80016b0 <SignLetter+0x8ac>)
 8001590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001594:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001598:	4a46      	ldr	r2, [pc, #280]	@ (80016b4 <SignLetter+0x8b0>)
 800159a:	6013      	str	r3, [r2, #0]

	        case 'Y':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 800159c:	4b46      	ldr	r3, [pc, #280]	@ (80016b8 <SignLetter+0x8b4>)
 800159e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a2:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015a6:	4a45      	ldr	r2, [pc, #276]	@ (80016bc <SignLetter+0x8b8>)
 80015a8:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80015aa:	4b45      	ldr	r3, [pc, #276]	@ (80016c0 <SignLetter+0x8bc>)
 80015ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b0:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015b4:	4a39      	ldr	r2, [pc, #228]	@ (800169c <SignLetter+0x898>)
 80015b6:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80015b8:	4b39      	ldr	r3, [pc, #228]	@ (80016a0 <SignLetter+0x89c>)
 80015ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015be:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015c2:	4a38      	ldr	r2, [pc, #224]	@ (80016a4 <SignLetter+0x8a0>)
 80015c4:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 80015c6:	4b38      	ldr	r3, [pc, #224]	@ (80016a8 <SignLetter+0x8a4>)
 80015c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015cc:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015d0:	4a36      	ldr	r2, [pc, #216]	@ (80016ac <SignLetter+0x8a8>)
 80015d2:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 80015d4:	4b36      	ldr	r3, [pc, #216]	@ (80016b0 <SignLetter+0x8ac>)
 80015d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015da:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015de:	4a35      	ldr	r2, [pc, #212]	@ (80016b4 <SignLetter+0x8b0>)
 80015e0:	6013      	str	r3, [r2, #0]

	        case 'Z':
	        	thumb_desired_position = thumb_current - 1 * THUMB_CLOSED;
 80015e2:	4b35      	ldr	r3, [pc, #212]	@ (80016b8 <SignLetter+0x8b4>)
 80015e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e8:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015ec:	4a33      	ldr	r2, [pc, #204]	@ (80016bc <SignLetter+0x8b8>)
 80015ee:	6013      	str	r3, [r2, #0]
	        	index_desired_position = index_current - 1 * INDEX_CLOSED;
 80015f0:	4b33      	ldr	r3, [pc, #204]	@ (80016c0 <SignLetter+0x8bc>)
 80015f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80015fa:	4a28      	ldr	r2, [pc, #160]	@ (800169c <SignLetter+0x898>)
 80015fc:	6013      	str	r3, [r2, #0]
				middle_desired_position = middle_current - 1 * MIDDLE_CLOSED;
 80015fe:	4b28      	ldr	r3, [pc, #160]	@ (80016a0 <SignLetter+0x89c>)
 8001600:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001604:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001608:	4a26      	ldr	r2, [pc, #152]	@ (80016a4 <SignLetter+0x8a0>)
 800160a:	6013      	str	r3, [r2, #0]
				ring_desired_position = ring_current - 1 * RING_CLOSED;
 800160c:	4b26      	ldr	r3, [pc, #152]	@ (80016a8 <SignLetter+0x8a4>)
 800160e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001612:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001616:	4a25      	ldr	r2, [pc, #148]	@ (80016ac <SignLetter+0x8a8>)
 8001618:	6013      	str	r3, [r2, #0]
			    pinky_desired_position = pinky_current - 1 * PINKY_CLOSED;
 800161a:	4b25      	ldr	r3, [pc, #148]	@ (80016b0 <SignLetter+0x8ac>)
 800161c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001620:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001624:	4a23      	ldr	r2, [pc, #140]	@ (80016b4 <SignLetter+0x8b0>)
 8001626:	6013      	str	r3, [r2, #0]

	        default:
	            // Default position (rest)
	            Servo_StopAll();
 8001628:	f7ff fb78 	bl	8000d1c <Servo_StopAll>
	            break;
 800162c:	bf00      	nop
	    }

	    Servo_SetMotion(THUMB, Direction_Decider(&thumb_desired_position), 100);
 800162e:	4823      	ldr	r0, [pc, #140]	@ (80016bc <SignLetter+0x8b8>)
 8001630:	f7ff fbd2 	bl	8000dd8 <Direction_Decider>
 8001634:	4603      	mov	r3, r0
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2264      	movs	r2, #100	@ 0x64
 800163a:	4619      	mov	r1, r3
 800163c:	2000      	movs	r0, #0
 800163e:	f7ff fae7 	bl	8000c10 <Servo_SetMotion>
	    Servo_SetMotion(INDEX, Direction_Decider(&index_desired_position), 100);
 8001642:	4816      	ldr	r0, [pc, #88]	@ (800169c <SignLetter+0x898>)
 8001644:	f7ff fbc8 	bl	8000dd8 <Direction_Decider>
 8001648:	4603      	mov	r3, r0
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2264      	movs	r2, #100	@ 0x64
 800164e:	4619      	mov	r1, r3
 8001650:	2001      	movs	r0, #1
 8001652:	f7ff fadd 	bl	8000c10 <Servo_SetMotion>
	    Servo_SetMotion(MIDDLE, Direction_Decider(&middle_desired_position), 100);
 8001656:	4813      	ldr	r0, [pc, #76]	@ (80016a4 <SignLetter+0x8a0>)
 8001658:	f7ff fbbe 	bl	8000dd8 <Direction_Decider>
 800165c:	4603      	mov	r3, r0
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2264      	movs	r2, #100	@ 0x64
 8001662:	4619      	mov	r1, r3
 8001664:	2002      	movs	r0, #2
 8001666:	f7ff fad3 	bl	8000c10 <Servo_SetMotion>
	    Servo_SetMotion(RING, Direction_Decider(&ring_desired_position), 100);
 800166a:	4810      	ldr	r0, [pc, #64]	@ (80016ac <SignLetter+0x8a8>)
 800166c:	f7ff fbb4 	bl	8000dd8 <Direction_Decider>
 8001670:	4603      	mov	r3, r0
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2264      	movs	r2, #100	@ 0x64
 8001676:	4619      	mov	r1, r3
 8001678:	2003      	movs	r0, #3
 800167a:	f7ff fac9 	bl	8000c10 <Servo_SetMotion>
	    Servo_SetMotion(PINKY, Direction_Decider(&pinky_desired_position), 100);
 800167e:	480d      	ldr	r0, [pc, #52]	@ (80016b4 <SignLetter+0x8b0>)
 8001680:	f7ff fbaa 	bl	8000dd8 <Direction_Decider>
 8001684:	4603      	mov	r3, r0
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2264      	movs	r2, #100	@ 0x64
 800168a:	4619      	mov	r1, r3
 800168c:	2004      	movs	r0, #4
 800168e:	f7ff fabf 	bl	8000c10 <Servo_SetMotion>
	}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000294 	.word	0x20000294
 80016a0:	20000288 	.word	0x20000288
 80016a4:	20000298 	.word	0x20000298
 80016a8:	2000028a 	.word	0x2000028a
 80016ac:	2000029c 	.word	0x2000029c
 80016b0:	2000028c 	.word	0x2000028c
 80016b4:	200002a0 	.word	0x200002a0
 80016b8:	20000284 	.word	0x20000284
 80016bc:	20000290 	.word	0x20000290
 80016c0:	20000286 	.word	0x20000286

080016c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	SignLetter('A');
 80016cc:	2041      	movs	r0, #65	@ 0x41
 80016ce:	f7ff fb99 	bl	8000e04 <SignLetter>



	osTimerStart(Index_FingerHandle, 10);
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <StartDefaultTask+0x68>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	210a      	movs	r1, #10
 80016d8:	4618      	mov	r0, r3
 80016da:	f004 fa6b 	bl	8005bb4 <osTimerStart>
	osTimerStart(Thumb_FingerHandle, 2000);
 80016de:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <StartDefaultTask+0x6c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f004 fa64 	bl	8005bb4 <osTimerStart>
	osTimerStart(Middle_FingerHandle, middle_current);
 80016ec:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <StartDefaultTask+0x70>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a11      	ldr	r2, [pc, #68]	@ (8001738 <StartDefaultTask+0x74>)
 80016f2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f004 fa5b 	bl	8005bb4 <osTimerStart>
	osTimerStart(Ring_FingerHandle, ring_current);
 80016fe:	4b0f      	ldr	r3, [pc, #60]	@ (800173c <StartDefaultTask+0x78>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a0f      	ldr	r2, [pc, #60]	@ (8001740 <StartDefaultTask+0x7c>)
 8001704:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001708:	4611      	mov	r1, r2
 800170a:	4618      	mov	r0, r3
 800170c:	f004 fa52 	bl	8005bb4 <osTimerStart>
	osTimerStart(Pinky_FingerHandle, pinky_current);
 8001710:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <StartDefaultTask+0x80>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a0c      	ldr	r2, [pc, #48]	@ (8001748 <StartDefaultTask+0x84>)
 8001716:	f9b2 2000 	ldrsh.w	r2, [r2]
 800171a:	4611      	mov	r1, r2
 800171c:	4618      	mov	r0, r3
 800171e:	f004 fa49 	bl	8005bb4 <osTimerStart>

  for(;;)
  {
    osDelay(1);
 8001722:	2001      	movs	r0, #1
 8001724:	f004 f99a 	bl	8005a5c <osDelay>
 8001728:	e7fb      	b.n	8001722 <StartDefaultTask+0x5e>
 800172a:	bf00      	nop
 800172c:	20000270 	.word	0x20000270
 8001730:	20000274 	.word	0x20000274
 8001734:	20000278 	.word	0x20000278
 8001738:	20000288 	.word	0x20000288
 800173c:	2000027c 	.word	0x2000027c
 8001740:	2000028a 	.word	0x2000028a
 8001744:	20000280 	.word	0x20000280
 8001748:	2000028c 	.word	0x2000028c

0800174c <Index>:
  /* USER CODE END 5 */
}

/* Index function */
void Index(void *argument)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Index */
	Servo_SetMotion(THUMB, STOP, 0);
 8001754:	2200      	movs	r2, #0
 8001756:	2100      	movs	r1, #0
 8001758:	2000      	movs	r0, #0
 800175a:	f7ff fa59 	bl	8000c10 <Servo_SetMotion>
			Servo_SetMotion(INDEX, STOP, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2100      	movs	r1, #0
 8001762:	2001      	movs	r0, #1
 8001764:	f7ff fa54 	bl	8000c10 <Servo_SetMotion>
			Servo_SetMotion(MIDDLE, STOP, 0);
 8001768:	2200      	movs	r2, #0
 800176a:	2100      	movs	r1, #0
 800176c:	2002      	movs	r0, #2
 800176e:	f7ff fa4f 	bl	8000c10 <Servo_SetMotion>
			Servo_SetMotion(RING, STOP, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	2003      	movs	r0, #3
 8001778:	f7ff fa4a 	bl	8000c10 <Servo_SetMotion>
			Servo_SetMotion(PINKY, STOP, 0);
 800177c:	2200      	movs	r2, #0
 800177e:	2100      	movs	r1, #0
 8001780:	2004      	movs	r0, #4
 8001782:	f7ff fa45 	bl	8000c10 <Servo_SetMotion>

		    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001786:	2100      	movs	r1, #0
 8001788:	480b      	ldr	r0, [pc, #44]	@ (80017b8 <Index+0x6c>)
 800178a:	f002 fb85 	bl	8003e98 <HAL_TIM_PWM_Stop>
		    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800178e:	2100      	movs	r1, #0
 8001790:	480a      	ldr	r0, [pc, #40]	@ (80017bc <Index+0x70>)
 8001792:	f002 fb81 	bl	8003e98 <HAL_TIM_PWM_Stop>
		    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001796:	2100      	movs	r1, #0
 8001798:	4809      	ldr	r0, [pc, #36]	@ (80017c0 <Index+0x74>)
 800179a:	f002 fb7d 	bl	8003e98 <HAL_TIM_PWM_Stop>
		    HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800179e:	2100      	movs	r1, #0
 80017a0:	4808      	ldr	r0, [pc, #32]	@ (80017c4 <Index+0x78>)
 80017a2:	f002 fb79 	bl	8003e98 <HAL_TIM_PWM_Stop>
		    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80017a6:	2100      	movs	r1, #0
 80017a8:	4807      	ldr	r0, [pc, #28]	@ (80017c8 <Index+0x7c>)
 80017aa:	f002 fb75 	bl	8003e98 <HAL_TIM_PWM_Stop>


  /* USER CODE END Index */
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000068 	.word	0x20000068
 80017bc:	200000b4 	.word	0x200000b4
 80017c0:	20000100 	.word	0x20000100
 80017c4:	2000014c 	.word	0x2000014c
 80017c8:	20000198 	.word	0x20000198

080017cc <Thumb>:

/* Thumb function */
void Thumb(void *argument)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Thumb */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017d4:	2120      	movs	r1, #32
 80017d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017da:	f000 fdc1 	bl	8002360 <HAL_GPIO_TogglePin>
  /* USER CODE END Thumb */
}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <Middle>:

/* Middle function */
void Middle(void *argument)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b083      	sub	sp, #12
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Middle */

  /* USER CODE END Middle */
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <Ring>:

/* Ring function */
void Ring(void *argument)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Ring */

  /* USER CODE END Ring */
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <Pinky>:

/* Pinky function */
void Pinky(void *argument)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Pinky */

  /* USER CODE END Pinky */
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
	...

08001824 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a04      	ldr	r2, [pc, #16]	@ (8001844 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d101      	bne.n	800183a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001836:	f000 facf 	bl	8001dd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40000c00 	.word	0x40000c00

08001848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800184c:	b672      	cpsid	i
}
 800184e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <Error_Handler+0x8>

08001854 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_MspInit+0x4c>)
 800185c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185e:	4a10      	ldr	r2, [pc, #64]	@ (80018a0 <HAL_MspInit+0x4c>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6613      	str	r3, [r2, #96]	@ 0x60
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <HAL_MspInit+0x4c>)
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <HAL_MspInit+0x4c>)
 8001874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001876:	4a0a      	ldr	r2, [pc, #40]	@ (80018a0 <HAL_MspInit+0x4c>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800187c:	6593      	str	r3, [r2, #88]	@ 0x58
 800187e:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <HAL_MspInit+0x4c>)
 8001880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	210f      	movs	r1, #15
 800188e:	f06f 0001 	mvn.w	r0, #1
 8001892:	f000 fb79 	bl	8001f88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40021000 	.word	0x40021000

080018a4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b089      	sub	sp, #36	@ 0x24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a2e      	ldr	r2, [pc, #184]	@ (800196c <HAL_TIM_PWM_MspInit+0xc8>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d10c      	bne.n	80018d0 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 80018b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 80018bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80018c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 80018c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018ca:	61fb      	str	r3, [r7, #28]
 80018cc:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80018ce:	e046      	b.n	800195e <HAL_TIM_PWM_MspInit+0xba>
  else if(htim_pwm->Instance==TIM2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018d8:	d10c      	bne.n	80018f4 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018da:	4b25      	ldr	r3, [pc, #148]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018de:	4a24      	ldr	r2, [pc, #144]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e6:	4b22      	ldr	r3, [pc, #136]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	69bb      	ldr	r3, [r7, #24]
}
 80018f2:	e034      	b.n	800195e <HAL_TIM_PWM_MspInit+0xba>
  else if(htim_pwm->Instance==TIM3)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001974 <HAL_TIM_PWM_MspInit+0xd0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d10c      	bne.n	8001918 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001902:	4a1b      	ldr	r2, [pc, #108]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	6593      	str	r3, [r2, #88]	@ 0x58
 800190a:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697b      	ldr	r3, [r7, #20]
}
 8001916:	e022      	b.n	800195e <HAL_TIM_PWM_MspInit+0xba>
  else if(htim_pwm->Instance==TIM4)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a16      	ldr	r2, [pc, #88]	@ (8001978 <HAL_TIM_PWM_MspInit+0xd4>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d10c      	bne.n	800193c <HAL_TIM_PWM_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001922:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001926:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	6593      	str	r3, [r2, #88]	@ 0x58
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
}
 800193a:	e010      	b.n	800195e <HAL_TIM_PWM_MspInit+0xba>
  else if(htim_pwm->Instance==TIM8)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a0e      	ldr	r2, [pc, #56]	@ (800197c <HAL_TIM_PWM_MspInit+0xd8>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d10b      	bne.n	800195e <HAL_TIM_PWM_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001946:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800194a:	4a09      	ldr	r2, [pc, #36]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 800194c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001950:	6613      	str	r3, [r2, #96]	@ 0x60
 8001952:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <HAL_TIM_PWM_MspInit+0xcc>)
 8001954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001956:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
}
 800195e:	bf00      	nop
 8001960:	3724      	adds	r7, #36	@ 0x24
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40012c00 	.word	0x40012c00
 8001970:	40021000 	.word	0x40021000
 8001974:	40000400 	.word	0x40000400
 8001978:	40000800 	.word	0x40000800
 800197c:	40013400 	.word	0x40013400

08001980 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08c      	sub	sp, #48	@ 0x30
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a57      	ldr	r2, [pc, #348]	@ (8001afc <HAL_TIM_MspPostInit+0x17c>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d11e      	bne.n	80019e0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	4b57      	ldr	r3, [pc, #348]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 80019a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a6:	4a56      	ldr	r2, [pc, #344]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ae:	4b54      	ldr	r3, [pc, #336]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	61bb      	str	r3, [r7, #24]
 80019b8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c8:	2300      	movs	r3, #0
 80019ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d0:	f107 031c 	add.w	r3, r7, #28
 80019d4:	4619      	mov	r1, r3
 80019d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019da:	f000 faff 	bl	8001fdc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80019de:	e088      	b.n	8001af2 <HAL_TIM_MspPostInit+0x172>
  else if(htim->Instance==TIM2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019e8:	d11d      	bne.n	8001a26 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ea:	4b45      	ldr	r3, [pc, #276]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ee:	4a44      	ldr	r2, [pc, #272]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f6:	4b42      	ldr	r3, [pc, #264]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a02:	2301      	movs	r3, #1
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	2302      	movs	r3, #2
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a12:	2301      	movs	r3, #1
 8001a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a16:	f107 031c 	add.w	r3, r7, #28
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a20:	f000 fadc 	bl	8001fdc <HAL_GPIO_Init>
}
 8001a24:	e065      	b.n	8001af2 <HAL_TIM_MspPostInit+0x172>
  else if(htim->Instance==TIM3)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a36      	ldr	r2, [pc, #216]	@ (8001b04 <HAL_TIM_MspPostInit+0x184>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d11d      	bne.n	8001a6c <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a30:	4b33      	ldr	r3, [pc, #204]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a34:	4a32      	ldr	r2, [pc, #200]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3c:	4b30      	ldr	r3, [pc, #192]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a48:	2340      	movs	r3, #64	@ 0x40
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5c:	f107 031c 	add.w	r3, r7, #28
 8001a60:	4619      	mov	r1, r3
 8001a62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a66:	f000 fab9 	bl	8001fdc <HAL_GPIO_Init>
}
 8001a6a:	e042      	b.n	8001af2 <HAL_TIM_MspPostInit+0x172>
  else if(htim->Instance==TIM4)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a25      	ldr	r2, [pc, #148]	@ (8001b08 <HAL_TIM_MspPostInit+0x188>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d11c      	bne.n	8001ab0 <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a76:	4b22      	ldr	r3, [pc, #136]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7a:	4a21      	ldr	r2, [pc, #132]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001a7c:	f043 0302 	orr.w	r3, r3, #2
 8001a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a82:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a8e:	2340      	movs	r3, #64	@ 0x40
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa2:	f107 031c 	add.w	r3, r7, #28
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4818      	ldr	r0, [pc, #96]	@ (8001b0c <HAL_TIM_MspPostInit+0x18c>)
 8001aaa:	f000 fa97 	bl	8001fdc <HAL_GPIO_Init>
}
 8001aae:	e020      	b.n	8001af2 <HAL_TIM_MspPostInit+0x172>
  else if(htim->Instance==TIM8)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a16      	ldr	r2, [pc, #88]	@ (8001b10 <HAL_TIM_MspPostInit+0x190>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d11b      	bne.n	8001af2 <HAL_TIM_MspPostInit+0x172>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aba:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001abe:	4a10      	ldr	r2, [pc, #64]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001ac0:	f043 0304 	orr.w	r3, r3, #4
 8001ac4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <HAL_TIM_MspPostInit+0x180>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aca:	f003 0304 	and.w	r3, r3, #4
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ad2:	2340      	movs	r3, #64	@ 0x40
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae6:	f107 031c 	add.w	r3, r7, #28
 8001aea:	4619      	mov	r1, r3
 8001aec:	4809      	ldr	r0, [pc, #36]	@ (8001b14 <HAL_TIM_MspPostInit+0x194>)
 8001aee:	f000 fa75 	bl	8001fdc <HAL_GPIO_Init>
}
 8001af2:	bf00      	nop
 8001af4:	3730      	adds	r7, #48	@ 0x30
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40012c00 	.word	0x40012c00
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40000400 	.word	0x40000400
 8001b08:	40000800 	.word	0x40000800
 8001b0c:	48000400 	.word	0x48000400
 8001b10:	40013400 	.word	0x40013400
 8001b14:	48000800 	.word	0x48000800

08001b18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b0ac      	sub	sp, #176	@ 0xb0
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2288      	movs	r2, #136	@ 0x88
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f006 fdb5 	bl	80086a8 <memset>
  if(huart->Instance==USART2)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a25      	ldr	r2, [pc, #148]	@ (8001bd8 <HAL_UART_MspInit+0xc0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d143      	bne.n	8001bd0 <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	4618      	mov	r0, r3
 8001b56:	f001 fab3 	bl	80030c0 <HAL_RCCEx_PeriphCLKConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b60:	f7ff fe72 	bl	8001848 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b64:	4b1d      	ldr	r3, [pc, #116]	@ (8001bdc <HAL_UART_MspInit+0xc4>)
 8001b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b68:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <HAL_UART_MspInit+0xc4>)
 8001b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b70:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <HAL_UART_MspInit+0xc4>)
 8001b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7c:	4b17      	ldr	r3, [pc, #92]	@ (8001bdc <HAL_UART_MspInit+0xc4>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	4a16      	ldr	r2, [pc, #88]	@ (8001bdc <HAL_UART_MspInit+0xc4>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b88:	4b14      	ldr	r3, [pc, #80]	@ (8001bdc <HAL_UART_MspInit+0xc4>)
 8001b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b94:	230c      	movs	r3, #12
 8001b96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bac:	2307      	movs	r3, #7
 8001bae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bbc:	f000 fa0e 	bl	8001fdc <HAL_GPIO_Init>

    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2026      	movs	r0, #38	@ 0x26
 8001bc6:	f000 f9df 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bca:	2026      	movs	r0, #38	@ 0x26
 8001bcc:	f000 f9f8 	bl	8001fc0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001bd0:	bf00      	nop
 8001bd2:	37b0      	adds	r7, #176	@ 0xb0
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40004400 	.word	0x40004400
 8001bdc:	40021000 	.word	0x40021000

08001be0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08e      	sub	sp, #56	@ 0x38
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001bee:	4b34      	ldr	r3, [pc, #208]	@ (8001cc0 <HAL_InitTick+0xe0>)
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf2:	4a33      	ldr	r2, [pc, #204]	@ (8001cc0 <HAL_InitTick+0xe0>)
 8001bf4:	f043 0308 	orr.w	r3, r3, #8
 8001bf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bfa:	4b31      	ldr	r3, [pc, #196]	@ (8001cc0 <HAL_InitTick+0xe0>)
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c06:	f107 0210 	add.w	r2, r7, #16
 8001c0a:	f107 0314 	add.w	r3, r7, #20
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f001 f9c3 	bl	8002f9c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d103      	bne.n	8001c28 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c20:	f001 f990 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8001c24:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c26:	e004      	b.n	8001c32 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c28:	f001 f98c 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c34:	4a23      	ldr	r2, [pc, #140]	@ (8001cc4 <HAL_InitTick+0xe4>)
 8001c36:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3a:	0c9b      	lsrs	r3, r3, #18
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001c40:	4b21      	ldr	r3, [pc, #132]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c42:	4a22      	ldr	r2, [pc, #136]	@ (8001ccc <HAL_InitTick+0xec>)
 8001c44:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8001c46:	4b20      	ldr	r3, [pc, #128]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c48:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c4c:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001c4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c52:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001c54:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c60:	4b19      	ldr	r3, [pc, #100]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8001c66:	4818      	ldr	r0, [pc, #96]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c68:	f001 fee6 	bl	8003a38 <HAL_TIM_Base_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c72:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d11b      	bne.n	8001cb2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001c7a:	4813      	ldr	r0, [pc, #76]	@ (8001cc8 <HAL_InitTick+0xe8>)
 8001c7c:	f001 ff3e 	bl	8003afc <HAL_TIM_Base_Start_IT>
 8001c80:	4603      	mov	r3, r0
 8001c82:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c86:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d111      	bne.n	8001cb2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c8e:	2032      	movs	r0, #50	@ 0x32
 8001c90:	f000 f996 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b0f      	cmp	r3, #15
 8001c98:	d808      	bhi.n	8001cac <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	2032      	movs	r0, #50	@ 0x32
 8001ca0:	f000 f972 	bl	8001f88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd0 <HAL_InitTick+0xf0>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	e002      	b.n	8001cb2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001cb2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3738      	adds	r7, #56	@ 0x38
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	431bde83 	.word	0x431bde83
 8001cc8:	200002a4 	.word	0x200002a4
 8001ccc:	40000c00 	.word	0x40000c00
 8001cd0:	20000040 	.word	0x20000040

08001cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <NMI_Handler+0x4>

08001cdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <HardFault_Handler+0x4>

08001ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <MemManage_Handler+0x4>

08001cec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <BusFault_Handler+0x4>

08001cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <UsageFault_Handler+0x4>

08001cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
	...

08001d0c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001d10:	4802      	ldr	r0, [pc, #8]	@ (8001d1c <TIM5_IRQHandler+0x10>)
 8001d12:	f002 f957 	bl	8003fc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	200002a4 	.word	0x200002a4

08001d20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <SystemInit+0x20>)
 8001d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d2a:	4a05      	ldr	r2, [pc, #20]	@ (8001d40 <SystemInit+0x20>)
 8001d2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d48:	f7ff ffea 	bl	8001d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d4c:	480c      	ldr	r0, [pc, #48]	@ (8001d80 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d4e:	490d      	ldr	r1, [pc, #52]	@ (8001d84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d50:	4a0d      	ldr	r2, [pc, #52]	@ (8001d88 <LoopForever+0xe>)
  movs r3, #0
 8001d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d54:	e002      	b.n	8001d5c <LoopCopyDataInit>

08001d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d5a:	3304      	adds	r3, #4

08001d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d60:	d3f9      	bcc.n	8001d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d64:	4c0a      	ldr	r4, [pc, #40]	@ (8001d90 <LoopForever+0x16>)
  movs r3, #0
 8001d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d68:	e001      	b.n	8001d6e <LoopFillZerobss>

08001d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d6c:	3204      	adds	r2, #4

08001d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d70:	d3fb      	bcc.n	8001d6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d72:	f006 fca1 	bl	80086b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d76:	f7fe fbc1 	bl	80004fc <main>

08001d7a <LoopForever>:

LoopForever:
    b LoopForever
 8001d7a:	e7fe      	b.n	8001d7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d7c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d84:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8001d88:	080088e0 	.word	0x080088e0
  ldr r2, =_sbss
 8001d8c:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001d90:	20001bfc 	.word	0x20001bfc

08001d94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d94:	e7fe      	b.n	8001d94 <ADC1_2_IRQHandler>
	...

08001d98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da2:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <HAL_Init+0x3c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd4 <HAL_Init+0x3c>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dae:	2003      	movs	r0, #3
 8001db0:	f000 f8df 	bl	8001f72 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001db4:	200f      	movs	r0, #15
 8001db6:	f7ff ff13 	bl	8001be0 <HAL_InitTick>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d002      	beq.n	8001dc6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	71fb      	strb	r3, [r7, #7]
 8001dc4:	e001      	b.n	8001dca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dc6:	f7ff fd45 	bl	8001854 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dca:	79fb      	ldrb	r3, [r7, #7]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40022000 	.word	0x40022000

08001dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_IncTick+0x20>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <HAL_IncTick+0x24>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4413      	add	r3, r2
 8001de8:	4a04      	ldr	r2, [pc, #16]	@ (8001dfc <HAL_IncTick+0x24>)
 8001dea:	6013      	str	r3, [r2, #0]
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	20000044 	.word	0x20000044
 8001dfc:	200002f0 	.word	0x200002f0

08001e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return uwTick;
 8001e04:	4b03      	ldr	r3, [pc, #12]	@ (8001e14 <HAL_GetTick+0x14>)
 8001e06:	681b      	ldr	r3, [r3, #0]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	200002f0 	.word	0x200002f0

08001e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e28:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e34:	4013      	ands	r3, r2
 8001e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4a:	4a04      	ldr	r2, [pc, #16]	@ (8001e5c <__NVIC_SetPriorityGrouping+0x44>)
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	60d3      	str	r3, [r2, #12]
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e64:	4b04      	ldr	r3, [pc, #16]	@ (8001e78 <__NVIC_GetPriorityGrouping+0x18>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	f003 0307 	and.w	r3, r3, #7
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	db0b      	blt.n	8001ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	f003 021f 	and.w	r2, r3, #31
 8001e94:	4907      	ldr	r1, [pc, #28]	@ (8001eb4 <__NVIC_EnableIRQ+0x38>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	2001      	movs	r0, #1
 8001e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	@ (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	@ (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	@ 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	@ 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ff4c 	bl	8001e18 <__NVIC_SetPriorityGrouping>
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f9a:	f7ff ff61 	bl	8001e60 <__NVIC_GetPriorityGrouping>
 8001f9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	68b9      	ldr	r1, [r7, #8]
 8001fa4:	6978      	ldr	r0, [r7, #20]
 8001fa6:	f7ff ffb1 	bl	8001f0c <NVIC_EncodePriority>
 8001faa:	4602      	mov	r2, r0
 8001fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb0:	4611      	mov	r1, r2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ff80 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001fb8:	bf00      	nop
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff ff54 	bl	8001e7c <__NVIC_EnableIRQ>
}
 8001fd4:	bf00      	nop
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fea:	e17f      	b.n	80022ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 8171 	beq.w	80022e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	2b01      	cmp	r3, #1
 800200e:	d005      	beq.n	800201c <HAL_GPIO_Init+0x40>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 0303 	and.w	r3, r3, #3
 8002018:	2b02      	cmp	r3, #2
 800201a:	d130      	bne.n	800207e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	2203      	movs	r2, #3
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	43db      	mvns	r3, r3
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4013      	ands	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68da      	ldr	r2, [r3, #12]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002052:	2201      	movs	r2, #1
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43db      	mvns	r3, r3
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	4013      	ands	r3, r2
 8002060:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	091b      	lsrs	r3, r3, #4
 8002068:	f003 0201 	and.w	r2, r3, #1
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	2b03      	cmp	r3, #3
 8002088:	d118      	bne.n	80020bc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002090:	2201      	movs	r2, #1
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	43db      	mvns	r3, r3
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4013      	ands	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	08db      	lsrs	r3, r3, #3
 80020a6:	f003 0201 	and.w	r2, r3, #1
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	693a      	ldr	r2, [r7, #16]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f003 0303 	and.w	r3, r3, #3
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d017      	beq.n	80020f8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	2203      	movs	r2, #3
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	4013      	ands	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d123      	bne.n	800214c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	08da      	lsrs	r2, r3, #3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3208      	adds	r2, #8
 800210c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002110:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	220f      	movs	r2, #15
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	43db      	mvns	r3, r3
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4013      	ands	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	691a      	ldr	r2, [r3, #16]
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	4313      	orrs	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	08da      	lsrs	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3208      	adds	r2, #8
 8002146:	6939      	ldr	r1, [r7, #16]
 8002148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	2203      	movs	r2, #3
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4013      	ands	r3, r2
 8002162:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 0203 	and.w	r2, r3, #3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002188:	2b00      	cmp	r3, #0
 800218a:	f000 80ac 	beq.w	80022e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218e:	4b5f      	ldr	r3, [pc, #380]	@ (800230c <HAL_GPIO_Init+0x330>)
 8002190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002192:	4a5e      	ldr	r2, [pc, #376]	@ (800230c <HAL_GPIO_Init+0x330>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6613      	str	r3, [r2, #96]	@ 0x60
 800219a:	4b5c      	ldr	r3, [pc, #368]	@ (800230c <HAL_GPIO_Init+0x330>)
 800219c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	60bb      	str	r3, [r7, #8]
 80021a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002310 <HAL_GPIO_Init+0x334>)
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	089b      	lsrs	r3, r3, #2
 80021ac:	3302      	adds	r3, #2
 80021ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	220f      	movs	r2, #15
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021d0:	d025      	beq.n	800221e <HAL_GPIO_Init+0x242>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002314 <HAL_GPIO_Init+0x338>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d01f      	beq.n	800221a <HAL_GPIO_Init+0x23e>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002318 <HAL_GPIO_Init+0x33c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d019      	beq.n	8002216 <HAL_GPIO_Init+0x23a>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4d      	ldr	r2, [pc, #308]	@ (800231c <HAL_GPIO_Init+0x340>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d013      	beq.n	8002212 <HAL_GPIO_Init+0x236>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002320 <HAL_GPIO_Init+0x344>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d00d      	beq.n	800220e <HAL_GPIO_Init+0x232>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002324 <HAL_GPIO_Init+0x348>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d007      	beq.n	800220a <HAL_GPIO_Init+0x22e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4a      	ldr	r2, [pc, #296]	@ (8002328 <HAL_GPIO_Init+0x34c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_GPIO_Init+0x22a>
 8002202:	2306      	movs	r3, #6
 8002204:	e00c      	b.n	8002220 <HAL_GPIO_Init+0x244>
 8002206:	2307      	movs	r3, #7
 8002208:	e00a      	b.n	8002220 <HAL_GPIO_Init+0x244>
 800220a:	2305      	movs	r3, #5
 800220c:	e008      	b.n	8002220 <HAL_GPIO_Init+0x244>
 800220e:	2304      	movs	r3, #4
 8002210:	e006      	b.n	8002220 <HAL_GPIO_Init+0x244>
 8002212:	2303      	movs	r3, #3
 8002214:	e004      	b.n	8002220 <HAL_GPIO_Init+0x244>
 8002216:	2302      	movs	r3, #2
 8002218:	e002      	b.n	8002220 <HAL_GPIO_Init+0x244>
 800221a:	2301      	movs	r3, #1
 800221c:	e000      	b.n	8002220 <HAL_GPIO_Init+0x244>
 800221e:	2300      	movs	r3, #0
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	f002 0203 	and.w	r2, r2, #3
 8002226:	0092      	lsls	r2, r2, #2
 8002228:	4093      	lsls	r3, r2
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002230:	4937      	ldr	r1, [pc, #220]	@ (8002310 <HAL_GPIO_Init+0x334>)
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	089b      	lsrs	r3, r3, #2
 8002236:	3302      	adds	r3, #2
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800223e:	4b3b      	ldr	r3, [pc, #236]	@ (800232c <HAL_GPIO_Init+0x350>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	43db      	mvns	r3, r3
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	4013      	ands	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	4313      	orrs	r3, r2
 8002260:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002262:	4a32      	ldr	r2, [pc, #200]	@ (800232c <HAL_GPIO_Init+0x350>)
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002268:	4b30      	ldr	r3, [pc, #192]	@ (800232c <HAL_GPIO_Init+0x350>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	43db      	mvns	r3, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800228c:	4a27      	ldr	r2, [pc, #156]	@ (800232c <HAL_GPIO_Init+0x350>)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002292:	4b26      	ldr	r3, [pc, #152]	@ (800232c <HAL_GPIO_Init+0x350>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	43db      	mvns	r3, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4013      	ands	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022b6:	4a1d      	ldr	r2, [pc, #116]	@ (800232c <HAL_GPIO_Init+0x350>)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022bc:	4b1b      	ldr	r3, [pc, #108]	@ (800232c <HAL_GPIO_Init+0x350>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4313      	orrs	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022e0:	4a12      	ldr	r2, [pc, #72]	@ (800232c <HAL_GPIO_Init+0x350>)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	3301      	adds	r3, #1
 80022ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	fa22 f303 	lsr.w	r3, r2, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f47f ae78 	bne.w	8001fec <HAL_GPIO_Init+0x10>
  }
}
 80022fc:	bf00      	nop
 80022fe:	bf00      	nop
 8002300:	371c      	adds	r7, #28
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000
 8002310:	40010000 	.word	0x40010000
 8002314:	48000400 	.word	0x48000400
 8002318:	48000800 	.word	0x48000800
 800231c:	48000c00 	.word	0x48000c00
 8002320:	48001000 	.word	0x48001000
 8002324:	48001400 	.word	0x48001400
 8002328:	48001800 	.word	0x48001800
 800232c:	40010400 	.word	0x40010400

08002330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	460b      	mov	r3, r1
 800233a:	807b      	strh	r3, [r7, #2]
 800233c:	4613      	mov	r3, r2
 800233e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002340:	787b      	ldrb	r3, [r7, #1]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002346:	887a      	ldrh	r2, [r7, #2]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800234c:	e002      	b.n	8002354 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002372:	887a      	ldrh	r2, [r7, #2]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4013      	ands	r3, r2
 8002378:	041a      	lsls	r2, r3, #16
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	43d9      	mvns	r1, r3
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	400b      	ands	r3, r1
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	619a      	str	r2, [r3, #24]
}
 8002388:	bf00      	nop
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002398:	4b04      	ldr	r3, [pc, #16]	@ (80023ac <HAL_PWREx_GetVoltageRange+0x18>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40007000 	.word	0x40007000

080023b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023be:	d130      	bne.n	8002422 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80023c0:	4b23      	ldr	r3, [pc, #140]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023cc:	d038      	beq.n	8002440 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023ce:	4b20      	ldr	r3, [pc, #128]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023de:	4b1d      	ldr	r3, [pc, #116]	@ (8002454 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2232      	movs	r2, #50	@ 0x32
 80023e4:	fb02 f303 	mul.w	r3, r2, r3
 80023e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002458 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	0c9b      	lsrs	r3, r3, #18
 80023f0:	3301      	adds	r3, #1
 80023f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023f4:	e002      	b.n	80023fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	3b01      	subs	r3, #1
 80023fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023fc:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002408:	d102      	bne.n	8002410 <HAL_PWREx_ControlVoltageScaling+0x60>
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1f2      	bne.n	80023f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002410:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002418:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800241c:	d110      	bne.n	8002440 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e00f      	b.n	8002442 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800242a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800242e:	d007      	beq.n	8002440 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002430:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002438:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800243a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800243e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40007000 	.word	0x40007000
 8002454:	2000003c 	.word	0x2000003c
 8002458:	431bde83 	.word	0x431bde83

0800245c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e3ca      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800246e:	4b97      	ldr	r3, [pc, #604]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002478:	4b94      	ldr	r3, [pc, #592]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 80e4 	beq.w	8002658 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d007      	beq.n	80024a6 <HAL_RCC_OscConfig+0x4a>
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	2b0c      	cmp	r3, #12
 800249a:	f040 808b 	bne.w	80025b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	f040 8087 	bne.w	80025b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024a6:	4b89      	ldr	r3, [pc, #548]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_RCC_OscConfig+0x62>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e3a2      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a1a      	ldr	r2, [r3, #32]
 80024c2:	4b82      	ldr	r3, [pc, #520]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0308 	and.w	r3, r3, #8
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d004      	beq.n	80024d8 <HAL_RCC_OscConfig+0x7c>
 80024ce:	4b7f      	ldr	r3, [pc, #508]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024d6:	e005      	b.n	80024e4 <HAL_RCC_OscConfig+0x88>
 80024d8:	4b7c      	ldr	r3, [pc, #496]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80024da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024de:	091b      	lsrs	r3, r3, #4
 80024e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d223      	bcs.n	8002530 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 fd87 	bl	8003000 <RCC_SetFlashLatencyFromMSIRange>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e383      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024fc:	4b73      	ldr	r3, [pc, #460]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a72      	ldr	r2, [pc, #456]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002502:	f043 0308 	orr.w	r3, r3, #8
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b70      	ldr	r3, [pc, #448]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	496d      	ldr	r1, [pc, #436]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002516:	4313      	orrs	r3, r2
 8002518:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800251a:	4b6c      	ldr	r3, [pc, #432]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	021b      	lsls	r3, r3, #8
 8002528:	4968      	ldr	r1, [pc, #416]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800252a:	4313      	orrs	r3, r2
 800252c:	604b      	str	r3, [r1, #4]
 800252e:	e025      	b.n	800257c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002530:	4b66      	ldr	r3, [pc, #408]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a65      	ldr	r2, [pc, #404]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002536:	f043 0308 	orr.w	r3, r3, #8
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	4b63      	ldr	r3, [pc, #396]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4960      	ldr	r1, [pc, #384]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800254a:	4313      	orrs	r3, r2
 800254c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800254e:	4b5f      	ldr	r3, [pc, #380]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	495b      	ldr	r1, [pc, #364]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800255e:	4313      	orrs	r3, r2
 8002560:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d109      	bne.n	800257c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	4618      	mov	r0, r3
 800256e:	f000 fd47 	bl	8003000 <RCC_SetFlashLatencyFromMSIRange>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e343      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800257c:	f000 fc4a 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 8002580:	4602      	mov	r2, r0
 8002582:	4b52      	ldr	r3, [pc, #328]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	f003 030f 	and.w	r3, r3, #15
 800258c:	4950      	ldr	r1, [pc, #320]	@ (80026d0 <HAL_RCC_OscConfig+0x274>)
 800258e:	5ccb      	ldrb	r3, [r1, r3]
 8002590:	f003 031f 	and.w	r3, r3, #31
 8002594:	fa22 f303 	lsr.w	r3, r2, r3
 8002598:	4a4e      	ldr	r2, [pc, #312]	@ (80026d4 <HAL_RCC_OscConfig+0x278>)
 800259a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800259c:	4b4e      	ldr	r3, [pc, #312]	@ (80026d8 <HAL_RCC_OscConfig+0x27c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fb1d 	bl	8001be0 <HAL_InitTick>
 80025a6:	4603      	mov	r3, r0
 80025a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d052      	beq.n	8002656 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
 80025b2:	e327      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d032      	beq.n	8002622 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80025bc:	4b43      	ldr	r3, [pc, #268]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a42      	ldr	r2, [pc, #264]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80025c2:	f043 0301 	orr.w	r3, r3, #1
 80025c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025c8:	f7ff fc1a 	bl	8001e00 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025d0:	f7ff fc16 	bl	8001e00 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e310      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025e2:	4b3a      	ldr	r3, [pc, #232]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0f0      	beq.n	80025d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025ee:	4b37      	ldr	r3, [pc, #220]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a36      	ldr	r2, [pc, #216]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80025f4:	f043 0308 	orr.w	r3, r3, #8
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	4b34      	ldr	r3, [pc, #208]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	4931      	ldr	r1, [pc, #196]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002608:	4313      	orrs	r3, r2
 800260a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800260c:	4b2f      	ldr	r3, [pc, #188]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	021b      	lsls	r3, r3, #8
 800261a:	492c      	ldr	r1, [pc, #176]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800261c:	4313      	orrs	r3, r2
 800261e:	604b      	str	r3, [r1, #4]
 8002620:	e01a      	b.n	8002658 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002622:	4b2a      	ldr	r3, [pc, #168]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a29      	ldr	r2, [pc, #164]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002628:	f023 0301 	bic.w	r3, r3, #1
 800262c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800262e:	f7ff fbe7 	bl	8001e00 <HAL_GetTick>
 8002632:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002636:	f7ff fbe3 	bl	8001e00 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e2dd      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002648:	4b20      	ldr	r3, [pc, #128]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1f0      	bne.n	8002636 <HAL_RCC_OscConfig+0x1da>
 8002654:	e000      	b.n	8002658 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002656:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0301 	and.w	r3, r3, #1
 8002660:	2b00      	cmp	r3, #0
 8002662:	d074      	beq.n	800274e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2b08      	cmp	r3, #8
 8002668:	d005      	beq.n	8002676 <HAL_RCC_OscConfig+0x21a>
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	2b0c      	cmp	r3, #12
 800266e:	d10e      	bne.n	800268e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	2b03      	cmp	r3, #3
 8002674:	d10b      	bne.n	800268e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002676:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d064      	beq.n	800274c <HAL_RCC_OscConfig+0x2f0>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d160      	bne.n	800274c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e2ba      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002696:	d106      	bne.n	80026a6 <HAL_RCC_OscConfig+0x24a>
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0b      	ldr	r2, [pc, #44]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 800269e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a2:	6013      	str	r3, [r2, #0]
 80026a4:	e026      	b.n	80026f4 <HAL_RCC_OscConfig+0x298>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026ae:	d115      	bne.n	80026dc <HAL_RCC_OscConfig+0x280>
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a05      	ldr	r2, [pc, #20]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80026b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	4b03      	ldr	r3, [pc, #12]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a02      	ldr	r2, [pc, #8]	@ (80026cc <HAL_RCC_OscConfig+0x270>)
 80026c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026c6:	6013      	str	r3, [r2, #0]
 80026c8:	e014      	b.n	80026f4 <HAL_RCC_OscConfig+0x298>
 80026ca:	bf00      	nop
 80026cc:	40021000 	.word	0x40021000
 80026d0:	08008888 	.word	0x08008888
 80026d4:	2000003c 	.word	0x2000003c
 80026d8:	20000040 	.word	0x20000040
 80026dc:	4ba0      	ldr	r3, [pc, #640]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a9f      	ldr	r2, [pc, #636]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80026e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	4b9d      	ldr	r3, [pc, #628]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a9c      	ldr	r2, [pc, #624]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80026ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d013      	beq.n	8002724 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7ff fb80 	bl	8001e00 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002704:	f7ff fb7c 	bl	8001e00 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b64      	cmp	r3, #100	@ 0x64
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e276      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002716:	4b92      	ldr	r3, [pc, #584]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0x2a8>
 8002722:	e014      	b.n	800274e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002724:	f7ff fb6c 	bl	8001e00 <HAL_GetTick>
 8002728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800272c:	f7ff fb68 	bl	8001e00 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b64      	cmp	r3, #100	@ 0x64
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e262      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800273e:	4b88      	ldr	r3, [pc, #544]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f0      	bne.n	800272c <HAL_RCC_OscConfig+0x2d0>
 800274a:	e000      	b.n	800274e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800274c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d060      	beq.n	800281c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	2b04      	cmp	r3, #4
 800275e:	d005      	beq.n	800276c <HAL_RCC_OscConfig+0x310>
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	2b0c      	cmp	r3, #12
 8002764:	d119      	bne.n	800279a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	2b02      	cmp	r3, #2
 800276a:	d116      	bne.n	800279a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800276c:	4b7c      	ldr	r3, [pc, #496]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_RCC_OscConfig+0x328>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e23f      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002784:	4b76      	ldr	r3, [pc, #472]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	061b      	lsls	r3, r3, #24
 8002792:	4973      	ldr	r1, [pc, #460]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002794:	4313      	orrs	r3, r2
 8002796:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002798:	e040      	b.n	800281c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d023      	beq.n	80027ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027a2:	4b6f      	ldr	r3, [pc, #444]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ae:	f7ff fb27 	bl	8001e00 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b6:	f7ff fb23 	bl	8001e00 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e21d      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027c8:	4b65      	ldr	r3, [pc, #404]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d4:	4b62      	ldr	r3, [pc, #392]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	061b      	lsls	r3, r3, #24
 80027e2:	495f      	ldr	r1, [pc, #380]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	604b      	str	r3, [r1, #4]
 80027e8:	e018      	b.n	800281c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80027f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f6:	f7ff fb03 	bl	8001e00 <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027fc:	e008      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027fe:	f7ff faff 	bl	8001e00 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d901      	bls.n	8002810 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e1f9      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002810:	4b53      	ldr	r3, [pc, #332]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1f0      	bne.n	80027fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b00      	cmp	r3, #0
 8002826:	d03c      	beq.n	80028a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d01c      	beq.n	800286a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002830:	4b4b      	ldr	r3, [pc, #300]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002832:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002836:	4a4a      	ldr	r2, [pc, #296]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002840:	f7ff fade 	bl	8001e00 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002848:	f7ff fada 	bl	8001e00 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e1d4      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800285a:	4b41      	ldr	r3, [pc, #260]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 800285c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0ef      	beq.n	8002848 <HAL_RCC_OscConfig+0x3ec>
 8002868:	e01b      	b.n	80028a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800286a:	4b3d      	ldr	r3, [pc, #244]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 800286c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002870:	4a3b      	ldr	r2, [pc, #236]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002872:	f023 0301 	bic.w	r3, r3, #1
 8002876:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287a:	f7ff fac1 	bl	8001e00 <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002882:	f7ff fabd 	bl	8001e00 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e1b7      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002894:	4b32      	ldr	r3, [pc, #200]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002896:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1ef      	bne.n	8002882 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f000 80a6 	beq.w	80029fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b0:	2300      	movs	r3, #0
 80028b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80028b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80028b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10d      	bne.n	80028dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c0:	4b27      	ldr	r3, [pc, #156]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80028c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c4:	4a26      	ldr	r2, [pc, #152]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80028c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80028cc:	4b24      	ldr	r3, [pc, #144]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028d8:	2301      	movs	r3, #1
 80028da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028dc:	4b21      	ldr	r3, [pc, #132]	@ (8002964 <HAL_RCC_OscConfig+0x508>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d118      	bne.n	800291a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002964 <HAL_RCC_OscConfig+0x508>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002964 <HAL_RCC_OscConfig+0x508>)
 80028ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028f4:	f7ff fa84 	bl	8001e00 <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028fc:	f7ff fa80 	bl	8001e00 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e17a      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800290e:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <HAL_RCC_OscConfig+0x508>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0f0      	beq.n	80028fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d108      	bne.n	8002934 <HAL_RCC_OscConfig+0x4d8>
 8002922:	4b0f      	ldr	r3, [pc, #60]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002928:	4a0d      	ldr	r2, [pc, #52]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 800292a:	f043 0301 	orr.w	r3, r3, #1
 800292e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002932:	e029      	b.n	8002988 <HAL_RCC_OscConfig+0x52c>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	2b05      	cmp	r3, #5
 800293a:	d115      	bne.n	8002968 <HAL_RCC_OscConfig+0x50c>
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 800293e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002942:	4a07      	ldr	r2, [pc, #28]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002944:	f043 0304 	orr.w	r3, r3, #4
 8002948:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800294c:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 800294e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002952:	4a03      	ldr	r2, [pc, #12]	@ (8002960 <HAL_RCC_OscConfig+0x504>)
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800295c:	e014      	b.n	8002988 <HAL_RCC_OscConfig+0x52c>
 800295e:	bf00      	nop
 8002960:	40021000 	.word	0x40021000
 8002964:	40007000 	.word	0x40007000
 8002968:	4b9c      	ldr	r3, [pc, #624]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 800296a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296e:	4a9b      	ldr	r2, [pc, #620]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002970:	f023 0301 	bic.w	r3, r3, #1
 8002974:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002978:	4b98      	ldr	r3, [pc, #608]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 800297a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800297e:	4a97      	ldr	r2, [pc, #604]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002980:	f023 0304 	bic.w	r3, r3, #4
 8002984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d016      	beq.n	80029be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002990:	f7ff fa36 	bl	8001e00 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002996:	e00a      	b.n	80029ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002998:	f7ff fa32 	bl	8001e00 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e12a      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029ae:	4b8b      	ldr	r3, [pc, #556]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 80029b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0ed      	beq.n	8002998 <HAL_RCC_OscConfig+0x53c>
 80029bc:	e015      	b.n	80029ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029be:	f7ff fa1f 	bl	8001e00 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c6:	f7ff fa1b 	bl	8001e00 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e113      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029dc:	4b7f      	ldr	r3, [pc, #508]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 80029de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1ed      	bne.n	80029c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029ea:	7ffb      	ldrb	r3, [r7, #31]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d105      	bne.n	80029fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029f0:	4b7a      	ldr	r3, [pc, #488]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 80029f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f4:	4a79      	ldr	r2, [pc, #484]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 80029f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029fa:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 80fe 	beq.w	8002c02 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	f040 80d0 	bne.w	8002bb0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a10:	4b72      	ldr	r3, [pc, #456]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f003 0203 	and.w	r2, r3, #3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d130      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d127      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a40:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d11f      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a50:	2a07      	cmp	r2, #7
 8002a52:	bf14      	ite	ne
 8002a54:	2201      	movne	r2, #1
 8002a56:	2200      	moveq	r2, #0
 8002a58:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d113      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a68:	085b      	lsrs	r3, r3, #1
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d109      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	085b      	lsrs	r3, r3, #1
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d06e      	beq.n	8002b64 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	2b0c      	cmp	r3, #12
 8002a8a:	d069      	beq.n	8002b60 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a8c:	4b53      	ldr	r3, [pc, #332]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a98:	4b50      	ldr	r3, [pc, #320]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e0ad      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002aa8:	4b4c      	ldr	r3, [pc, #304]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a4b      	ldr	r2, [pc, #300]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ab2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ab4:	f7ff f9a4 	bl	8001e00 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7ff f9a0 	bl	8001e00 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e09a      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ace:	4b43      	ldr	r3, [pc, #268]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ada:	4b40      	ldr	r3, [pc, #256]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	4b40      	ldr	r3, [pc, #256]	@ (8002be0 <HAL_RCC_OscConfig+0x784>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002aea:	3a01      	subs	r2, #1
 8002aec:	0112      	lsls	r2, r2, #4
 8002aee:	4311      	orrs	r1, r2
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002af4:	0212      	lsls	r2, r2, #8
 8002af6:	4311      	orrs	r1, r2
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002afc:	0852      	lsrs	r2, r2, #1
 8002afe:	3a01      	subs	r2, #1
 8002b00:	0552      	lsls	r2, r2, #21
 8002b02:	4311      	orrs	r1, r2
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b08:	0852      	lsrs	r2, r2, #1
 8002b0a:	3a01      	subs	r2, #1
 8002b0c:	0652      	lsls	r2, r2, #25
 8002b0e:	4311      	orrs	r1, r2
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b14:	0912      	lsrs	r2, r2, #4
 8002b16:	0452      	lsls	r2, r2, #17
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	4930      	ldr	r1, [pc, #192]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b20:	4b2e      	ldr	r3, [pc, #184]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a2d      	ldr	r2, [pc, #180]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	4a2a      	ldr	r2, [pc, #168]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b38:	f7ff f962 	bl	8001e00 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b40:	f7ff f95e 	bl	8001e00 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e058      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b52:	4b22      	ldr	r3, [pc, #136]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0f0      	beq.n	8002b40 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b5e:	e050      	b.n	8002c02 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e04f      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b64:	4b1d      	ldr	r3, [pc, #116]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d148      	bne.n	8002c02 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b70:	4b1a      	ldr	r3, [pc, #104]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b7c:	4b17      	ldr	r3, [pc, #92]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4a16      	ldr	r2, [pc, #88]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002b82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b88:	f7ff f93a 	bl	8001e00 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b90:	f7ff f936 	bl	8001e00 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e030      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0x734>
 8002bae:	e028      	b.n	8002c02 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d023      	beq.n	8002bfe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb6:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a08      	ldr	r2, [pc, #32]	@ (8002bdc <HAL_RCC_OscConfig+0x780>)
 8002bbc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7ff f91d 	bl	8001e00 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bc8:	e00c      	b.n	8002be4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bca:	f7ff f919 	bl	8001e00 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d905      	bls.n	8002be4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e013      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002be4:	4b09      	ldr	r3, [pc, #36]	@ (8002c0c <HAL_RCC_OscConfig+0x7b0>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1ec      	bne.n	8002bca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002bf0:	4b06      	ldr	r3, [pc, #24]	@ (8002c0c <HAL_RCC_OscConfig+0x7b0>)
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	4905      	ldr	r1, [pc, #20]	@ (8002c0c <HAL_RCC_OscConfig+0x7b0>)
 8002bf6:	4b06      	ldr	r3, [pc, #24]	@ (8002c10 <HAL_RCC_OscConfig+0x7b4>)
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	60cb      	str	r3, [r1, #12]
 8002bfc:	e001      	b.n	8002c02 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	feeefffc 	.word	0xfeeefffc

08002c14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0e7      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c28:	4b75      	ldr	r3, [pc, #468]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d910      	bls.n	8002c58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c36:	4b72      	ldr	r3, [pc, #456]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 0207 	bic.w	r2, r3, #7
 8002c3e:	4970      	ldr	r1, [pc, #448]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b6e      	ldr	r3, [pc, #440]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0cf      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d010      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	4b66      	ldr	r3, [pc, #408]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d908      	bls.n	8002c86 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c74:	4b63      	ldr	r3, [pc, #396]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4960      	ldr	r1, [pc, #384]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d04c      	beq.n	8002d2c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b03      	cmp	r3, #3
 8002c98:	d107      	bne.n	8002caa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c9a:	4b5a      	ldr	r3, [pc, #360]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d121      	bne.n	8002cea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e0a6      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d107      	bne.n	8002cc2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cb2:	4b54      	ldr	r3, [pc, #336]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d115      	bne.n	8002cea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e09a      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d107      	bne.n	8002cda <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cca:	4b4e      	ldr	r3, [pc, #312]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d109      	bne.n	8002cea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e08e      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cda:	4b4a      	ldr	r3, [pc, #296]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e086      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cea:	4b46      	ldr	r3, [pc, #280]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f023 0203 	bic.w	r2, r3, #3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	4943      	ldr	r1, [pc, #268]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cfc:	f7ff f880 	bl	8001e00 <HAL_GetTick>
 8002d00:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d02:	e00a      	b.n	8002d1a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d04:	f7ff f87c 	bl	8001e00 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e06e      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 020c 	and.w	r2, r3, #12
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d1eb      	bne.n	8002d04 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d010      	beq.n	8002d5a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	4b31      	ldr	r3, [pc, #196]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d208      	bcs.n	8002d5a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d48:	4b2e      	ldr	r3, [pc, #184]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	492b      	ldr	r1, [pc, #172]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d5a:	4b29      	ldr	r3, [pc, #164]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d210      	bcs.n	8002d8a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d68:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f023 0207 	bic.w	r2, r3, #7
 8002d70:	4923      	ldr	r1, [pc, #140]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d78:	4b21      	ldr	r3, [pc, #132]	@ (8002e00 <HAL_RCC_ClockConfig+0x1ec>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e036      	b.n	8002df8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d008      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d96:	4b1b      	ldr	r3, [pc, #108]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	4918      	ldr	r1, [pc, #96]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0308 	and.w	r3, r3, #8
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d009      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002db4:	4b13      	ldr	r3, [pc, #76]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	4910      	ldr	r1, [pc, #64]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dc8:	f000 f824 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b0d      	ldr	r3, [pc, #52]	@ (8002e04 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	091b      	lsrs	r3, r3, #4
 8002dd4:	f003 030f 	and.w	r3, r3, #15
 8002dd8:	490b      	ldr	r1, [pc, #44]	@ (8002e08 <HAL_RCC_ClockConfig+0x1f4>)
 8002dda:	5ccb      	ldrb	r3, [r1, r3]
 8002ddc:	f003 031f 	and.w	r3, r3, #31
 8002de0:	fa22 f303 	lsr.w	r3, r2, r3
 8002de4:	4a09      	ldr	r2, [pc, #36]	@ (8002e0c <HAL_RCC_ClockConfig+0x1f8>)
 8002de6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002de8:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <HAL_RCC_ClockConfig+0x1fc>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe fef7 	bl	8001be0 <HAL_InitTick>
 8002df2:	4603      	mov	r3, r0
 8002df4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002df6:	7afb      	ldrb	r3, [r7, #11]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40022000 	.word	0x40022000
 8002e04:	40021000 	.word	0x40021000
 8002e08:	08008888 	.word	0x08008888
 8002e0c:	2000003c 	.word	0x2000003c
 8002e10:	20000040 	.word	0x20000040

08002e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	@ 0x24
 8002e18:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61fb      	str	r3, [r7, #28]
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e22:	4b3e      	ldr	r3, [pc, #248]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 030c 	and.w	r3, r3, #12
 8002e2a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f003 0303 	and.w	r3, r3, #3
 8002e34:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d005      	beq.n	8002e48 <HAL_RCC_GetSysClockFreq+0x34>
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	2b0c      	cmp	r3, #12
 8002e40:	d121      	bne.n	8002e86 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d11e      	bne.n	8002e86 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e48:	4b34      	ldr	r3, [pc, #208]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0308 	and.w	r3, r3, #8
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d107      	bne.n	8002e64 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e54:	4b31      	ldr	r3, [pc, #196]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e5a:	0a1b      	lsrs	r3, r3, #8
 8002e5c:	f003 030f 	and.w	r3, r3, #15
 8002e60:	61fb      	str	r3, [r7, #28]
 8002e62:	e005      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e64:	4b2d      	ldr	r3, [pc, #180]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	091b      	lsrs	r3, r3, #4
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e70:	4a2b      	ldr	r2, [pc, #172]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e78:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10d      	bne.n	8002e9c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e84:	e00a      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d102      	bne.n	8002e92 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e8c:	4b25      	ldr	r3, [pc, #148]	@ (8002f24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e8e:	61bb      	str	r3, [r7, #24]
 8002e90:	e004      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e98:	4b23      	ldr	r3, [pc, #140]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e9a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	2b0c      	cmp	r3, #12
 8002ea0:	d134      	bne.n	8002f0c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d003      	beq.n	8002eba <HAL_RCC_GetSysClockFreq+0xa6>
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d003      	beq.n	8002ec0 <HAL_RCC_GetSysClockFreq+0xac>
 8002eb8:	e005      	b.n	8002ec6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002eba:	4b1a      	ldr	r3, [pc, #104]	@ (8002f24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ebc:	617b      	str	r3, [r7, #20]
      break;
 8002ebe:	e005      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ec0:	4b19      	ldr	r3, [pc, #100]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ec2:	617b      	str	r3, [r7, #20]
      break;
 8002ec4:	e002      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	617b      	str	r3, [r7, #20]
      break;
 8002eca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ecc:	4b13      	ldr	r3, [pc, #76]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	091b      	lsrs	r3, r3, #4
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002eda:	4b10      	ldr	r3, [pc, #64]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	0a1b      	lsrs	r3, r3, #8
 8002ee0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	fb03 f202 	mul.w	r2, r3, r2
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	0e5b      	lsrs	r3, r3, #25
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	3301      	adds	r3, #1
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f0a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f0c:	69bb      	ldr	r3, [r7, #24]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3724      	adds	r7, #36	@ 0x24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	080088a0 	.word	0x080088a0
 8002f24:	00f42400 	.word	0x00f42400
 8002f28:	007a1200 	.word	0x007a1200

08002f2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f30:	4b03      	ldr	r3, [pc, #12]	@ (8002f40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f32:	681b      	ldr	r3, [r3, #0]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	2000003c 	.word	0x2000003c

08002f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f48:	f7ff fff0 	bl	8002f2c <HAL_RCC_GetHCLKFreq>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	0a1b      	lsrs	r3, r3, #8
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	4904      	ldr	r1, [pc, #16]	@ (8002f6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f5a:	5ccb      	ldrb	r3, [r1, r3]
 8002f5c:	f003 031f 	and.w	r3, r3, #31
 8002f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	08008898 	.word	0x08008898

08002f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f74:	f7ff ffda 	bl	8002f2c <HAL_RCC_GetHCLKFreq>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	4b06      	ldr	r3, [pc, #24]	@ (8002f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	0adb      	lsrs	r3, r3, #11
 8002f80:	f003 0307 	and.w	r3, r3, #7
 8002f84:	4904      	ldr	r1, [pc, #16]	@ (8002f98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f86:	5ccb      	ldrb	r3, [r1, r3]
 8002f88:	f003 031f 	and.w	r3, r3, #31
 8002f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000
 8002f98:	08008898 	.word	0x08008898

08002f9c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	220f      	movs	r2, #15
 8002faa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002fac:	4b12      	ldr	r3, [pc, #72]	@ (8002ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 0203 	and.w	r2, r3, #3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002fd0:	4b09      	ldr	r3, [pc, #36]	@ (8002ff8 <HAL_RCC_GetClockConfig+0x5c>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	08db      	lsrs	r3, r3, #3
 8002fd6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002fde:	4b07      	ldr	r3, [pc, #28]	@ (8002ffc <HAL_RCC_GetClockConfig+0x60>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0207 	and.w	r2, r3, #7
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	601a      	str	r2, [r3, #0]
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	40022000 	.word	0x40022000

08003000 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003008:	2300      	movs	r3, #0
 800300a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800300c:	4b2a      	ldr	r3, [pc, #168]	@ (80030b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800300e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003018:	f7ff f9bc 	bl	8002394 <HAL_PWREx_GetVoltageRange>
 800301c:	6178      	str	r0, [r7, #20]
 800301e:	e014      	b.n	800304a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003020:	4b25      	ldr	r3, [pc, #148]	@ (80030b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003024:	4a24      	ldr	r2, [pc, #144]	@ (80030b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800302a:	6593      	str	r3, [r2, #88]	@ 0x58
 800302c:	4b22      	ldr	r3, [pc, #136]	@ (80030b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800302e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003038:	f7ff f9ac 	bl	8002394 <HAL_PWREx_GetVoltageRange>
 800303c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800303e:	4b1e      	ldr	r3, [pc, #120]	@ (80030b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003042:	4a1d      	ldr	r2, [pc, #116]	@ (80030b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003044:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003048:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003050:	d10b      	bne.n	800306a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b80      	cmp	r3, #128	@ 0x80
 8003056:	d919      	bls.n	800308c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2ba0      	cmp	r3, #160	@ 0xa0
 800305c:	d902      	bls.n	8003064 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800305e:	2302      	movs	r3, #2
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	e013      	b.n	800308c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003064:	2301      	movs	r3, #1
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	e010      	b.n	800308c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b80      	cmp	r3, #128	@ 0x80
 800306e:	d902      	bls.n	8003076 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003070:	2303      	movs	r3, #3
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	e00a      	b.n	800308c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b80      	cmp	r3, #128	@ 0x80
 800307a:	d102      	bne.n	8003082 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800307c:	2302      	movs	r3, #2
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	e004      	b.n	800308c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b70      	cmp	r3, #112	@ 0x70
 8003086:	d101      	bne.n	800308c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003088:	2301      	movs	r3, #1
 800308a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800308c:	4b0b      	ldr	r3, [pc, #44]	@ (80030bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f023 0207 	bic.w	r2, r3, #7
 8003094:	4909      	ldr	r1, [pc, #36]	@ (80030bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800309c:	4b07      	ldr	r3, [pc, #28]	@ (80030bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0307 	and.w	r3, r3, #7
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d001      	beq.n	80030ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e000      	b.n	80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3718      	adds	r7, #24
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000
 80030bc:	40022000 	.word	0x40022000

080030c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030c8:	2300      	movs	r3, #0
 80030ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030cc:	2300      	movs	r3, #0
 80030ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d041      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030e4:	d02a      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80030e6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030ea:	d824      	bhi.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030f0:	d008      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80030f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030f6:	d81e      	bhi.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80030fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003100:	d010      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003102:	e018      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003104:	4b86      	ldr	r3, [pc, #536]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	4a85      	ldr	r2, [pc, #532]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800310a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800310e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003110:	e015      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3304      	adds	r3, #4
 8003116:	2100      	movs	r1, #0
 8003118:	4618      	mov	r0, r3
 800311a:	f000 fabb 	bl	8003694 <RCCEx_PLLSAI1_Config>
 800311e:	4603      	mov	r3, r0
 8003120:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003122:	e00c      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3320      	adds	r3, #32
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f000 fba6 	bl	800387c <RCCEx_PLLSAI2_Config>
 8003130:	4603      	mov	r3, r0
 8003132:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003134:	e003      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	74fb      	strb	r3, [r7, #19]
      break;
 800313a:	e000      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800313c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800313e:	7cfb      	ldrb	r3, [r7, #19]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10b      	bne.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003144:	4b76      	ldr	r3, [pc, #472]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003152:	4973      	ldr	r1, [pc, #460]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800315a:	e001      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800315c:	7cfb      	ldrb	r3, [r7, #19]
 800315e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d041      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003170:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003174:	d02a      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003176:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800317a:	d824      	bhi.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800317c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003180:	d008      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003182:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003186:	d81e      	bhi.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00a      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800318c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003190:	d010      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003192:	e018      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003194:	4b62      	ldr	r3, [pc, #392]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	4a61      	ldr	r2, [pc, #388]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800319a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031a0:	e015      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	3304      	adds	r3, #4
 80031a6:	2100      	movs	r1, #0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 fa73 	bl	8003694 <RCCEx_PLLSAI1_Config>
 80031ae:	4603      	mov	r3, r0
 80031b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031b2:	e00c      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	3320      	adds	r3, #32
 80031b8:	2100      	movs	r1, #0
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 fb5e 	bl	800387c <RCCEx_PLLSAI2_Config>
 80031c0:	4603      	mov	r3, r0
 80031c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031c4:	e003      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	74fb      	strb	r3, [r7, #19]
      break;
 80031ca:	e000      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80031cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031ce:	7cfb      	ldrb	r3, [r7, #19]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10b      	bne.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031d4:	4b52      	ldr	r3, [pc, #328]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031e2:	494f      	ldr	r1, [pc, #316]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80031ea:	e001      	b.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ec:	7cfb      	ldrb	r3, [r7, #19]
 80031ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 80a0 	beq.w	800333e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031fe:	2300      	movs	r3, #0
 8003200:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003202:	4b47      	ldr	r3, [pc, #284]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003212:	2300      	movs	r3, #0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00d      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003218:	4b41      	ldr	r3, [pc, #260]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800321a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321c:	4a40      	ldr	r2, [pc, #256]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800321e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003222:	6593      	str	r3, [r2, #88]	@ 0x58
 8003224:	4b3e      	ldr	r3, [pc, #248]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800322c:	60bb      	str	r3, [r7, #8]
 800322e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003230:	2301      	movs	r3, #1
 8003232:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003234:	4b3b      	ldr	r3, [pc, #236]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a3a      	ldr	r2, [pc, #232]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800323a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800323e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003240:	f7fe fdde 	bl	8001e00 <HAL_GetTick>
 8003244:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003246:	e009      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003248:	f7fe fdda 	bl	8001e00 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d902      	bls.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	74fb      	strb	r3, [r7, #19]
        break;
 800325a:	e005      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800325c:	4b31      	ldr	r3, [pc, #196]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0ef      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003268:	7cfb      	ldrb	r3, [r7, #19]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d15c      	bne.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800326e:	4b2c      	ldr	r3, [pc, #176]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003274:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003278:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d01f      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	429a      	cmp	r2, r3
 800328a:	d019      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800328c:	4b24      	ldr	r3, [pc, #144]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003292:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003296:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003298:	4b21      	ldr	r3, [pc, #132]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800329e:	4a20      	ldr	r2, [pc, #128]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032b8:	4a19      	ldr	r2, [pc, #100]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d016      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ca:	f7fe fd99 	bl	8001e00 <HAL_GetTick>
 80032ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032d0:	e00b      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d2:	f7fe fd95 	bl	8001e00 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d902      	bls.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	74fb      	strb	r3, [r7, #19]
            break;
 80032e8:	e006      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0ec      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80032f8:	7cfb      	ldrb	r3, [r7, #19]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10c      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032fe:	4b08      	ldr	r3, [pc, #32]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003304:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800330e:	4904      	ldr	r1, [pc, #16]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003310:	4313      	orrs	r3, r2
 8003312:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003316:	e009      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003318:	7cfb      	ldrb	r3, [r7, #19]
 800331a:	74bb      	strb	r3, [r7, #18]
 800331c:	e006      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800331e:	bf00      	nop
 8003320:	40021000 	.word	0x40021000
 8003324:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003328:	7cfb      	ldrb	r3, [r7, #19]
 800332a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800332c:	7c7b      	ldrb	r3, [r7, #17]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d105      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003332:	4b9e      	ldr	r3, [pc, #632]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003336:	4a9d      	ldr	r2, [pc, #628]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003338:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800333c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800334a:	4b98      	ldr	r3, [pc, #608]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800334c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003350:	f023 0203 	bic.w	r2, r3, #3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003358:	4994      	ldr	r1, [pc, #592]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335a:	4313      	orrs	r3, r2
 800335c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00a      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800336c:	4b8f      	ldr	r3, [pc, #572]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800336e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003372:	f023 020c 	bic.w	r2, r3, #12
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800337a:	498c      	ldr	r1, [pc, #560]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800337c:	4313      	orrs	r3, r2
 800337e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0304 	and.w	r3, r3, #4
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00a      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800338e:	4b87      	ldr	r3, [pc, #540]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003394:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	4983      	ldr	r1, [pc, #524]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00a      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80033b0:	4b7e      	ldr	r3, [pc, #504]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033be:	497b      	ldr	r1, [pc, #492]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00a      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80033d2:	4b76      	ldr	r3, [pc, #472]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033e0:	4972      	ldr	r1, [pc, #456]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00a      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033f4:	4b6d      	ldr	r3, [pc, #436]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003402:	496a      	ldr	r1, [pc, #424]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00a      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003416:	4b65      	ldr	r3, [pc, #404]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003424:	4961      	ldr	r1, [pc, #388]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003426:	4313      	orrs	r3, r2
 8003428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00a      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003438:	4b5c      	ldr	r3, [pc, #368]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003446:	4959      	ldr	r1, [pc, #356]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003448:	4313      	orrs	r3, r2
 800344a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00a      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800345a:	4b54      	ldr	r3, [pc, #336]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003460:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003468:	4950      	ldr	r1, [pc, #320]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800346a:	4313      	orrs	r3, r2
 800346c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00a      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800347c:	4b4b      	ldr	r3, [pc, #300]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003482:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348a:	4948      	ldr	r1, [pc, #288]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348c:	4313      	orrs	r3, r2
 800348e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00a      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800349e:	4b43      	ldr	r3, [pc, #268]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ac:	493f      	ldr	r1, [pc, #252]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d028      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034c0:	4b3a      	ldr	r3, [pc, #232]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ce:	4937      	ldr	r1, [pc, #220]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034de:	d106      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034e0:	4b32      	ldr	r3, [pc, #200]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	4a31      	ldr	r2, [pc, #196]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ea:	60d3      	str	r3, [r2, #12]
 80034ec:	e011      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034f6:	d10c      	bne.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3304      	adds	r3, #4
 80034fc:	2101      	movs	r1, #1
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f8c8 	bl	8003694 <RCCEx_PLLSAI1_Config>
 8003504:	4603      	mov	r3, r0
 8003506:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003508:	7cfb      	ldrb	r3, [r7, #19]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800350e:	7cfb      	ldrb	r3, [r7, #19]
 8003510:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d028      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800351e:	4b23      	ldr	r3, [pc, #140]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003524:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352c:	491f      	ldr	r1, [pc, #124]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003538:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800353c:	d106      	bne.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800353e:	4b1b      	ldr	r3, [pc, #108]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	4a1a      	ldr	r2, [pc, #104]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003548:	60d3      	str	r3, [r2, #12]
 800354a:	e011      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003550:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003554:	d10c      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3304      	adds	r3, #4
 800355a:	2101      	movs	r1, #1
 800355c:	4618      	mov	r0, r3
 800355e:	f000 f899 	bl	8003694 <RCCEx_PLLSAI1_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003566:	7cfb      	ldrb	r3, [r7, #19]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800356c:	7cfb      	ldrb	r3, [r7, #19]
 800356e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d02b      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800357c:	4b0b      	ldr	r3, [pc, #44]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003582:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800358a:	4908      	ldr	r1, [pc, #32]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003596:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800359a:	d109      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800359c:	4b03      	ldr	r3, [pc, #12]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	4a02      	ldr	r2, [pc, #8]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035a6:	60d3      	str	r3, [r2, #12]
 80035a8:	e014      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80035aa:	bf00      	nop
 80035ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035b8:	d10c      	bne.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	3304      	adds	r3, #4
 80035be:	2101      	movs	r1, #1
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 f867 	bl	8003694 <RCCEx_PLLSAI1_Config>
 80035c6:	4603      	mov	r3, r0
 80035c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035ca:	7cfb      	ldrb	r3, [r7, #19]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80035d0:	7cfb      	ldrb	r3, [r7, #19]
 80035d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d02f      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035ee:	4928      	ldr	r1, [pc, #160]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035fe:	d10d      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3304      	adds	r3, #4
 8003604:	2102      	movs	r1, #2
 8003606:	4618      	mov	r0, r3
 8003608:	f000 f844 	bl	8003694 <RCCEx_PLLSAI1_Config>
 800360c:	4603      	mov	r3, r0
 800360e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d014      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003616:	7cfb      	ldrb	r3, [r7, #19]
 8003618:	74bb      	strb	r3, [r7, #18]
 800361a:	e011      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003624:	d10c      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	3320      	adds	r3, #32
 800362a:	2102      	movs	r1, #2
 800362c:	4618      	mov	r0, r3
 800362e:	f000 f925 	bl	800387c <RCCEx_PLLSAI2_Config>
 8003632:	4603      	mov	r3, r0
 8003634:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003636:	7cfb      	ldrb	r3, [r7, #19]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800363c:	7cfb      	ldrb	r3, [r7, #19]
 800363e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800364c:	4b10      	ldr	r3, [pc, #64]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003652:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800365a:	490d      	ldr	r1, [pc, #52]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00b      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800366e:	4b08      	ldr	r3, [pc, #32]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003674:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800367e:	4904      	ldr	r1, [pc, #16]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003686:	7cbb      	ldrb	r3, [r7, #18]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000

08003694 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800369e:	2300      	movs	r3, #0
 80036a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036a2:	4b75      	ldr	r3, [pc, #468]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d018      	beq.n	80036e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80036ae:	4b72      	ldr	r3, [pc, #456]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f003 0203 	and.w	r2, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d10d      	bne.n	80036da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
       ||
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d009      	beq.n	80036da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80036c6:	4b6c      	ldr	r3, [pc, #432]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	091b      	lsrs	r3, r3, #4
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
       ||
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d047      	beq.n	800376a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	73fb      	strb	r3, [r7, #15]
 80036de:	e044      	b.n	800376a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2b03      	cmp	r3, #3
 80036e6:	d018      	beq.n	800371a <RCCEx_PLLSAI1_Config+0x86>
 80036e8:	2b03      	cmp	r3, #3
 80036ea:	d825      	bhi.n	8003738 <RCCEx_PLLSAI1_Config+0xa4>
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d002      	beq.n	80036f6 <RCCEx_PLLSAI1_Config+0x62>
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d009      	beq.n	8003708 <RCCEx_PLLSAI1_Config+0x74>
 80036f4:	e020      	b.n	8003738 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036f6:	4b60      	ldr	r3, [pc, #384]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d11d      	bne.n	800373e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003706:	e01a      	b.n	800373e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003708:	4b5b      	ldr	r3, [pc, #364]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003710:	2b00      	cmp	r3, #0
 8003712:	d116      	bne.n	8003742 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003718:	e013      	b.n	8003742 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800371a:	4b57      	ldr	r3, [pc, #348]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10f      	bne.n	8003746 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003726:	4b54      	ldr	r3, [pc, #336]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d109      	bne.n	8003746 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003736:	e006      	b.n	8003746 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
      break;
 800373c:	e004      	b.n	8003748 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800373e:	bf00      	nop
 8003740:	e002      	b.n	8003748 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003742:	bf00      	nop
 8003744:	e000      	b.n	8003748 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003746:	bf00      	nop
    }

    if(status == HAL_OK)
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10d      	bne.n	800376a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800374e:	4b4a      	ldr	r3, [pc, #296]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6819      	ldr	r1, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	3b01      	subs	r3, #1
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	430b      	orrs	r3, r1
 8003764:	4944      	ldr	r1, [pc, #272]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003766:	4313      	orrs	r3, r2
 8003768:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d17d      	bne.n	800386c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003770:	4b41      	ldr	r3, [pc, #260]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a40      	ldr	r2, [pc, #256]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003776:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800377a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800377c:	f7fe fb40 	bl	8001e00 <HAL_GetTick>
 8003780:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003782:	e009      	b.n	8003798 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003784:	f7fe fb3c 	bl	8001e00 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d902      	bls.n	8003798 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	73fb      	strb	r3, [r7, #15]
        break;
 8003796:	e005      	b.n	80037a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003798:	4b37      	ldr	r3, [pc, #220]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1ef      	bne.n	8003784 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80037a4:	7bfb      	ldrb	r3, [r7, #15]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d160      	bne.n	800386c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d111      	bne.n	80037d4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037b0:	4b31      	ldr	r3, [pc, #196]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80037b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6892      	ldr	r2, [r2, #8]
 80037c0:	0211      	lsls	r1, r2, #8
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68d2      	ldr	r2, [r2, #12]
 80037c6:	0912      	lsrs	r2, r2, #4
 80037c8:	0452      	lsls	r2, r2, #17
 80037ca:	430a      	orrs	r2, r1
 80037cc:	492a      	ldr	r1, [pc, #168]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	610b      	str	r3, [r1, #16]
 80037d2:	e027      	b.n	8003824 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d112      	bne.n	8003800 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037da:	4b27      	ldr	r3, [pc, #156]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80037e2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6892      	ldr	r2, [r2, #8]
 80037ea:	0211      	lsls	r1, r2, #8
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	6912      	ldr	r2, [r2, #16]
 80037f0:	0852      	lsrs	r2, r2, #1
 80037f2:	3a01      	subs	r2, #1
 80037f4:	0552      	lsls	r2, r2, #21
 80037f6:	430a      	orrs	r2, r1
 80037f8:	491f      	ldr	r1, [pc, #124]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	610b      	str	r3, [r1, #16]
 80037fe:	e011      	b.n	8003824 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003800:	4b1d      	ldr	r3, [pc, #116]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003808:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	6892      	ldr	r2, [r2, #8]
 8003810:	0211      	lsls	r1, r2, #8
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6952      	ldr	r2, [r2, #20]
 8003816:	0852      	lsrs	r2, r2, #1
 8003818:	3a01      	subs	r2, #1
 800381a:	0652      	lsls	r2, r2, #25
 800381c:	430a      	orrs	r2, r1
 800381e:	4916      	ldr	r1, [pc, #88]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003820:	4313      	orrs	r3, r2
 8003822:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003824:	4b14      	ldr	r3, [pc, #80]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a13      	ldr	r2, [pc, #76]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 800382a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800382e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003830:	f7fe fae6 	bl	8001e00 <HAL_GetTick>
 8003834:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003836:	e009      	b.n	800384c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003838:	f7fe fae2 	bl	8001e00 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d902      	bls.n	800384c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	73fb      	strb	r3, [r7, #15]
          break;
 800384a:	e005      	b.n	8003858 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800384c:	4b0a      	ldr	r3, [pc, #40]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d0ef      	beq.n	8003838 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003858:	7bfb      	ldrb	r3, [r7, #15]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d106      	bne.n	800386c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800385e:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003860:	691a      	ldr	r2, [r3, #16]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	4904      	ldr	r1, [pc, #16]	@ (8003878 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003868:	4313      	orrs	r3, r2
 800386a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800386c:	7bfb      	ldrb	r3, [r7, #15]
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000

0800387c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800388a:	4b6a      	ldr	r3, [pc, #424]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d018      	beq.n	80038c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003896:	4b67      	ldr	r3, [pc, #412]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f003 0203 	and.w	r2, r3, #3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d10d      	bne.n	80038c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
       ||
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d009      	beq.n	80038c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80038ae:	4b61      	ldr	r3, [pc, #388]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	091b      	lsrs	r3, r3, #4
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
       ||
 80038be:	429a      	cmp	r2, r3
 80038c0:	d047      	beq.n	8003952 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	73fb      	strb	r3, [r7, #15]
 80038c6:	e044      	b.n	8003952 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d018      	beq.n	8003902 <RCCEx_PLLSAI2_Config+0x86>
 80038d0:	2b03      	cmp	r3, #3
 80038d2:	d825      	bhi.n	8003920 <RCCEx_PLLSAI2_Config+0xa4>
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d002      	beq.n	80038de <RCCEx_PLLSAI2_Config+0x62>
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d009      	beq.n	80038f0 <RCCEx_PLLSAI2_Config+0x74>
 80038dc:	e020      	b.n	8003920 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038de:	4b55      	ldr	r3, [pc, #340]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d11d      	bne.n	8003926 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ee:	e01a      	b.n	8003926 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038f0:	4b50      	ldr	r3, [pc, #320]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d116      	bne.n	800392a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003900:	e013      	b.n	800392a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003902:	4b4c      	ldr	r3, [pc, #304]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10f      	bne.n	800392e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800390e:	4b49      	ldr	r3, [pc, #292]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d109      	bne.n	800392e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800391e:	e006      	b.n	800392e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
      break;
 8003924:	e004      	b.n	8003930 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003926:	bf00      	nop
 8003928:	e002      	b.n	8003930 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800392a:	bf00      	nop
 800392c:	e000      	b.n	8003930 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800392e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003930:	7bfb      	ldrb	r3, [r7, #15]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d10d      	bne.n	8003952 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003936:	4b3f      	ldr	r3, [pc, #252]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6819      	ldr	r1, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	3b01      	subs	r3, #1
 8003948:	011b      	lsls	r3, r3, #4
 800394a:	430b      	orrs	r3, r1
 800394c:	4939      	ldr	r1, [pc, #228]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 800394e:	4313      	orrs	r3, r2
 8003950:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003952:	7bfb      	ldrb	r3, [r7, #15]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d167      	bne.n	8003a28 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003958:	4b36      	ldr	r3, [pc, #216]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a35      	ldr	r2, [pc, #212]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 800395e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003962:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003964:	f7fe fa4c 	bl	8001e00 <HAL_GetTick>
 8003968:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800396a:	e009      	b.n	8003980 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800396c:	f7fe fa48 	bl	8001e00 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d902      	bls.n	8003980 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	73fb      	strb	r3, [r7, #15]
        break;
 800397e:	e005      	b.n	800398c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003980:	4b2c      	ldr	r3, [pc, #176]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1ef      	bne.n	800396c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800398c:	7bfb      	ldrb	r3, [r7, #15]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d14a      	bne.n	8003a28 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d111      	bne.n	80039bc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003998:	4b26      	ldr	r3, [pc, #152]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80039a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	6892      	ldr	r2, [r2, #8]
 80039a8:	0211      	lsls	r1, r2, #8
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	68d2      	ldr	r2, [r2, #12]
 80039ae:	0912      	lsrs	r2, r2, #4
 80039b0:	0452      	lsls	r2, r2, #17
 80039b2:	430a      	orrs	r2, r1
 80039b4:	491f      	ldr	r1, [pc, #124]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	614b      	str	r3, [r1, #20]
 80039ba:	e011      	b.n	80039e0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6892      	ldr	r2, [r2, #8]
 80039cc:	0211      	lsls	r1, r2, #8
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6912      	ldr	r2, [r2, #16]
 80039d2:	0852      	lsrs	r2, r2, #1
 80039d4:	3a01      	subs	r2, #1
 80039d6:	0652      	lsls	r2, r2, #25
 80039d8:	430a      	orrs	r2, r1
 80039da:	4916      	ldr	r1, [pc, #88]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80039e0:	4b14      	ldr	r3, [pc, #80]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a13      	ldr	r2, [pc, #76]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ec:	f7fe fa08 	bl	8001e00 <HAL_GetTick>
 80039f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039f2:	e009      	b.n	8003a08 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80039f4:	f7fe fa04 	bl	8001e00 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d902      	bls.n	8003a08 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	73fb      	strb	r3, [r7, #15]
          break;
 8003a06:	e005      	b.n	8003a14 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a08:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0ef      	beq.n	80039f4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d106      	bne.n	8003a28 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	4904      	ldr	r1, [pc, #16]	@ (8003a34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000

08003a38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e049      	b.n	8003ade <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f841 	bl	8003ae6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3304      	adds	r3, #4
 8003a74:	4619      	mov	r1, r3
 8003a76:	4610      	mov	r0, r2
 8003a78:	f000 fce8 	bl	800444c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003aee:	bf00      	nop
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
	...

08003afc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d001      	beq.n	8003b14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e04f      	b.n	8003bb4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2202      	movs	r2, #2
 8003b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68da      	ldr	r2, [r3, #12]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0201 	orr.w	r2, r2, #1
 8003b2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a23      	ldr	r2, [pc, #140]	@ (8003bc0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d01d      	beq.n	8003b72 <HAL_TIM_Base_Start_IT+0x76>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b3e:	d018      	beq.n	8003b72 <HAL_TIM_Base_Start_IT+0x76>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a1f      	ldr	r2, [pc, #124]	@ (8003bc4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d013      	beq.n	8003b72 <HAL_TIM_Base_Start_IT+0x76>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d00e      	beq.n	8003b72 <HAL_TIM_Base_Start_IT+0x76>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a1c      	ldr	r2, [pc, #112]	@ (8003bcc <HAL_TIM_Base_Start_IT+0xd0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d009      	beq.n	8003b72 <HAL_TIM_Base_Start_IT+0x76>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a1b      	ldr	r2, [pc, #108]	@ (8003bd0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d004      	beq.n	8003b72 <HAL_TIM_Base_Start_IT+0x76>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a19      	ldr	r2, [pc, #100]	@ (8003bd4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d115      	bne.n	8003b9e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	4b17      	ldr	r3, [pc, #92]	@ (8003bd8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2b06      	cmp	r3, #6
 8003b82:	d015      	beq.n	8003bb0 <HAL_TIM_Base_Start_IT+0xb4>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b8a:	d011      	beq.n	8003bb0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b9c:	e008      	b.n	8003bb0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f042 0201 	orr.w	r2, r2, #1
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	e000      	b.n	8003bb2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	40012c00 	.word	0x40012c00
 8003bc4:	40000400 	.word	0x40000400
 8003bc8:	40000800 	.word	0x40000800
 8003bcc:	40000c00 	.word	0x40000c00
 8003bd0:	40013400 	.word	0x40013400
 8003bd4:	40014000 	.word	0x40014000
 8003bd8:	00010007 	.word	0x00010007

08003bdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e049      	b.n	8003c82 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d106      	bne.n	8003c08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7fd fe4e 	bl	80018a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3304      	adds	r3, #4
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	f000 fc16 	bl	800444c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3708      	adds	r7, #8
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
	...

08003c8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d109      	bne.n	8003cb0 <HAL_TIM_PWM_Start+0x24>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	bf14      	ite	ne
 8003ca8:	2301      	movne	r3, #1
 8003caa:	2300      	moveq	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	e03c      	b.n	8003d2a <HAL_TIM_PWM_Start+0x9e>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	d109      	bne.n	8003cca <HAL_TIM_PWM_Start+0x3e>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	bf14      	ite	ne
 8003cc2:	2301      	movne	r3, #1
 8003cc4:	2300      	moveq	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	e02f      	b.n	8003d2a <HAL_TIM_PWM_Start+0x9e>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	d109      	bne.n	8003ce4 <HAL_TIM_PWM_Start+0x58>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	e022      	b.n	8003d2a <HAL_TIM_PWM_Start+0x9e>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	2b0c      	cmp	r3, #12
 8003ce8:	d109      	bne.n	8003cfe <HAL_TIM_PWM_Start+0x72>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	bf14      	ite	ne
 8003cf6:	2301      	movne	r3, #1
 8003cf8:	2300      	moveq	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	e015      	b.n	8003d2a <HAL_TIM_PWM_Start+0x9e>
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b10      	cmp	r3, #16
 8003d02:	d109      	bne.n	8003d18 <HAL_TIM_PWM_Start+0x8c>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	bf14      	ite	ne
 8003d10:	2301      	movne	r3, #1
 8003d12:	2300      	moveq	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	e008      	b.n	8003d2a <HAL_TIM_PWM_Start+0x9e>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	bf14      	ite	ne
 8003d24:	2301      	movne	r3, #1
 8003d26:	2300      	moveq	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e09c      	b.n	8003e6c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d104      	bne.n	8003d42 <HAL_TIM_PWM_Start+0xb6>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d40:	e023      	b.n	8003d8a <HAL_TIM_PWM_Start+0xfe>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b04      	cmp	r3, #4
 8003d46:	d104      	bne.n	8003d52 <HAL_TIM_PWM_Start+0xc6>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d50:	e01b      	b.n	8003d8a <HAL_TIM_PWM_Start+0xfe>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d104      	bne.n	8003d62 <HAL_TIM_PWM_Start+0xd6>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d60:	e013      	b.n	8003d8a <HAL_TIM_PWM_Start+0xfe>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	2b0c      	cmp	r3, #12
 8003d66:	d104      	bne.n	8003d72 <HAL_TIM_PWM_Start+0xe6>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d70:	e00b      	b.n	8003d8a <HAL_TIM_PWM_Start+0xfe>
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	2b10      	cmp	r3, #16
 8003d76:	d104      	bne.n	8003d82 <HAL_TIM_PWM_Start+0xf6>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d80:	e003      	b.n	8003d8a <HAL_TIM_PWM_Start+0xfe>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2202      	movs	r2, #2
 8003d86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	6839      	ldr	r1, [r7, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 fed6 	bl	8004b44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a35      	ldr	r2, [pc, #212]	@ (8003e74 <HAL_TIM_PWM_Start+0x1e8>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d013      	beq.n	8003dca <HAL_TIM_PWM_Start+0x13e>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a34      	ldr	r2, [pc, #208]	@ (8003e78 <HAL_TIM_PWM_Start+0x1ec>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d00e      	beq.n	8003dca <HAL_TIM_PWM_Start+0x13e>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a32      	ldr	r2, [pc, #200]	@ (8003e7c <HAL_TIM_PWM_Start+0x1f0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d009      	beq.n	8003dca <HAL_TIM_PWM_Start+0x13e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a31      	ldr	r2, [pc, #196]	@ (8003e80 <HAL_TIM_PWM_Start+0x1f4>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d004      	beq.n	8003dca <HAL_TIM_PWM_Start+0x13e>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a2f      	ldr	r2, [pc, #188]	@ (8003e84 <HAL_TIM_PWM_Start+0x1f8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d101      	bne.n	8003dce <HAL_TIM_PWM_Start+0x142>
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <HAL_TIM_PWM_Start+0x144>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d007      	beq.n	8003de4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003de2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a22      	ldr	r2, [pc, #136]	@ (8003e74 <HAL_TIM_PWM_Start+0x1e8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01d      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x19e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003df6:	d018      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x19e>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a22      	ldr	r2, [pc, #136]	@ (8003e88 <HAL_TIM_PWM_Start+0x1fc>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x19e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a21      	ldr	r2, [pc, #132]	@ (8003e8c <HAL_TIM_PWM_Start+0x200>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00e      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x19e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1f      	ldr	r2, [pc, #124]	@ (8003e90 <HAL_TIM_PWM_Start+0x204>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d009      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x19e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a17      	ldr	r2, [pc, #92]	@ (8003e78 <HAL_TIM_PWM_Start+0x1ec>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d004      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x19e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a15      	ldr	r2, [pc, #84]	@ (8003e7c <HAL_TIM_PWM_Start+0x1f0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d115      	bne.n	8003e56 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	4b18      	ldr	r3, [pc, #96]	@ (8003e94 <HAL_TIM_PWM_Start+0x208>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2b06      	cmp	r3, #6
 8003e3a:	d015      	beq.n	8003e68 <HAL_TIM_PWM_Start+0x1dc>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e42:	d011      	beq.n	8003e68 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e54:	e008      	b.n	8003e68 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f042 0201 	orr.w	r2, r2, #1
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	e000      	b.n	8003e6a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40012c00 	.word	0x40012c00
 8003e78:	40013400 	.word	0x40013400
 8003e7c:	40014000 	.word	0x40014000
 8003e80:	40014400 	.word	0x40014400
 8003e84:	40014800 	.word	0x40014800
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	40000800 	.word	0x40000800
 8003e90:	40000c00 	.word	0x40000c00
 8003e94:	00010007 	.word	0x00010007

08003e98 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	6839      	ldr	r1, [r7, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 fe4a 	bl	8004b44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a3e      	ldr	r2, [pc, #248]	@ (8003fb0 <HAL_TIM_PWM_Stop+0x118>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d013      	beq.n	8003ee2 <HAL_TIM_PWM_Stop+0x4a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8003fb4 <HAL_TIM_PWM_Stop+0x11c>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d00e      	beq.n	8003ee2 <HAL_TIM_PWM_Stop+0x4a>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a3b      	ldr	r2, [pc, #236]	@ (8003fb8 <HAL_TIM_PWM_Stop+0x120>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_TIM_PWM_Stop+0x4a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a3a      	ldr	r2, [pc, #232]	@ (8003fbc <HAL_TIM_PWM_Stop+0x124>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_TIM_PWM_Stop+0x4a>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a38      	ldr	r2, [pc, #224]	@ (8003fc0 <HAL_TIM_PWM_Stop+0x128>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d101      	bne.n	8003ee6 <HAL_TIM_PWM_Stop+0x4e>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e000      	b.n	8003ee8 <HAL_TIM_PWM_Stop+0x50>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d017      	beq.n	8003f1c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6a1a      	ldr	r2, [r3, #32]
 8003ef2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10f      	bne.n	8003f1c <HAL_TIM_PWM_Stop+0x84>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6a1a      	ldr	r2, [r3, #32]
 8003f02:	f240 4344 	movw	r3, #1092	@ 0x444
 8003f06:	4013      	ands	r3, r2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d107      	bne.n	8003f1c <HAL_TIM_PWM_Stop+0x84>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f1a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6a1a      	ldr	r2, [r3, #32]
 8003f22:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003f26:	4013      	ands	r3, r2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10f      	bne.n	8003f4c <HAL_TIM_PWM_Stop+0xb4>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6a1a      	ldr	r2, [r3, #32]
 8003f32:	f240 4344 	movw	r3, #1092	@ 0x444
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d107      	bne.n	8003f4c <HAL_TIM_PWM_Stop+0xb4>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0201 	bic.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d104      	bne.n	8003f5c <HAL_TIM_PWM_Stop+0xc4>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f5a:	e023      	b.n	8003fa4 <HAL_TIM_PWM_Stop+0x10c>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d104      	bne.n	8003f6c <HAL_TIM_PWM_Stop+0xd4>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f6a:	e01b      	b.n	8003fa4 <HAL_TIM_PWM_Stop+0x10c>
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2b08      	cmp	r3, #8
 8003f70:	d104      	bne.n	8003f7c <HAL_TIM_PWM_Stop+0xe4>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f7a:	e013      	b.n	8003fa4 <HAL_TIM_PWM_Stop+0x10c>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	2b0c      	cmp	r3, #12
 8003f80:	d104      	bne.n	8003f8c <HAL_TIM_PWM_Stop+0xf4>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f8a:	e00b      	b.n	8003fa4 <HAL_TIM_PWM_Stop+0x10c>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b10      	cmp	r3, #16
 8003f90:	d104      	bne.n	8003f9c <HAL_TIM_PWM_Stop+0x104>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f9a:	e003      	b.n	8003fa4 <HAL_TIM_PWM_Stop+0x10c>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40012c00 	.word	0x40012c00
 8003fb4:	40013400 	.word	0x40013400
 8003fb8:	40014000 	.word	0x40014000
 8003fbc:	40014400 	.word	0x40014400
 8003fc0:	40014800 	.word	0x40014800

08003fc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d020      	beq.n	8004028 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d01b      	beq.n	8004028 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f06f 0202 	mvn.w	r2, #2
 8003ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 f9fe 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 8004014:	e005      	b.n	8004022 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9f0 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 fa01 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	f003 0304 	and.w	r3, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	d020      	beq.n	8004074 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d01b      	beq.n	8004074 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f06f 0204 	mvn.w	r2, #4
 8004044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f9d8 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 8004060:	e005      	b.n	800406e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f9ca 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 f9db 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	d020      	beq.n	80040c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f003 0308 	and.w	r3, r3, #8
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01b      	beq.n	80040c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f06f 0208 	mvn.w	r2, #8
 8004090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2204      	movs	r2, #4
 8004096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d003      	beq.n	80040ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 f9b2 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 80040ac:	e005      	b.n	80040ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f9a4 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 f9b5 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f003 0310 	and.w	r3, r3, #16
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d020      	beq.n	800410c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f003 0310 	and.w	r3, r3, #16
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d01b      	beq.n	800410c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f06f 0210 	mvn.w	r2, #16
 80040dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2208      	movs	r2, #8
 80040e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f98c 	bl	8004410 <HAL_TIM_IC_CaptureCallback>
 80040f8:	e005      	b.n	8004106 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f97e 	bl	80043fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 f98f 	bl	8004424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00c      	beq.n	8004130 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	d007      	beq.n	8004130 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f06f 0201 	mvn.w	r2, #1
 8004128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fd fb7a 	bl	8001824 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004136:	2b00      	cmp	r3, #0
 8004138:	d104      	bne.n	8004144 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00c      	beq.n	800415e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414a:	2b00      	cmp	r3, #0
 800414c:	d007      	beq.n	800415e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 fe29 	bl	8004db0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00c      	beq.n	8004182 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416e:	2b00      	cmp	r3, #0
 8004170:	d007      	beq.n	8004182 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800417a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 fe21 	bl	8004dc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004188:	2b00      	cmp	r3, #0
 800418a:	d00c      	beq.n	80041a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004192:	2b00      	cmp	r3, #0
 8004194:	d007      	beq.n	80041a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800419e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f949 	bl	8004438 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00c      	beq.n	80041ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f003 0320 	and.w	r3, r3, #32
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d007      	beq.n	80041ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f06f 0220 	mvn.w	r2, #32
 80041c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 fde9 	bl	8004d9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ca:	bf00      	nop
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e0:	2300      	movs	r3, #0
 80041e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d101      	bne.n	80041f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041ee:	2302      	movs	r3, #2
 80041f0:	e0ff      	b.n	80043f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b14      	cmp	r3, #20
 80041fe:	f200 80f0 	bhi.w	80043e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004202:	a201      	add	r2, pc, #4	@ (adr r2, 8004208 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004208:	0800425d 	.word	0x0800425d
 800420c:	080043e3 	.word	0x080043e3
 8004210:	080043e3 	.word	0x080043e3
 8004214:	080043e3 	.word	0x080043e3
 8004218:	0800429d 	.word	0x0800429d
 800421c:	080043e3 	.word	0x080043e3
 8004220:	080043e3 	.word	0x080043e3
 8004224:	080043e3 	.word	0x080043e3
 8004228:	080042df 	.word	0x080042df
 800422c:	080043e3 	.word	0x080043e3
 8004230:	080043e3 	.word	0x080043e3
 8004234:	080043e3 	.word	0x080043e3
 8004238:	0800431f 	.word	0x0800431f
 800423c:	080043e3 	.word	0x080043e3
 8004240:	080043e3 	.word	0x080043e3
 8004244:	080043e3 	.word	0x080043e3
 8004248:	08004361 	.word	0x08004361
 800424c:	080043e3 	.word	0x080043e3
 8004250:	080043e3 	.word	0x080043e3
 8004254:	080043e3 	.word	0x080043e3
 8004258:	080043a1 	.word	0x080043a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	4618      	mov	r0, r3
 8004264:	f000 f998 	bl	8004598 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699a      	ldr	r2, [r3, #24]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0208 	orr.w	r2, r2, #8
 8004276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699a      	ldr	r2, [r3, #24]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0204 	bic.w	r2, r2, #4
 8004286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6999      	ldr	r1, [r3, #24]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	691a      	ldr	r2, [r3, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	430a      	orrs	r2, r1
 8004298:	619a      	str	r2, [r3, #24]
      break;
 800429a:	e0a5      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68b9      	ldr	r1, [r7, #8]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 fa08 	bl	80046b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	699a      	ldr	r2, [r3, #24]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6999      	ldr	r1, [r3, #24]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	021a      	lsls	r2, r3, #8
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	430a      	orrs	r2, r1
 80042da:	619a      	str	r2, [r3, #24]
      break;
 80042dc:	e084      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68b9      	ldr	r1, [r7, #8]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 fa71 	bl	80047cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	69da      	ldr	r2, [r3, #28]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 0208 	orr.w	r2, r2, #8
 80042f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69da      	ldr	r2, [r3, #28]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0204 	bic.w	r2, r2, #4
 8004308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	69d9      	ldr	r1, [r3, #28]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	691a      	ldr	r2, [r3, #16]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	61da      	str	r2, [r3, #28]
      break;
 800431c:	e064      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68b9      	ldr	r1, [r7, #8]
 8004324:	4618      	mov	r0, r3
 8004326:	f000 fad9 	bl	80048dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	69da      	ldr	r2, [r3, #28]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004338:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69da      	ldr	r2, [r3, #28]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004348:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69d9      	ldr	r1, [r3, #28]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	021a      	lsls	r2, r3, #8
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	430a      	orrs	r2, r1
 800435c:	61da      	str	r2, [r3, #28]
      break;
 800435e:	e043      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68b9      	ldr	r1, [r7, #8]
 8004366:	4618      	mov	r0, r3
 8004368:	f000 fb22 	bl	80049b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0208 	orr.w	r2, r2, #8
 800437a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0204 	bic.w	r2, r2, #4
 800438a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	691a      	ldr	r2, [r3, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800439e:	e023      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68b9      	ldr	r1, [r7, #8]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fb66 	bl	8004a78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	021a      	lsls	r2, r3, #8
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80043e0:	e002      	b.n	80043e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	75fb      	strb	r3, [r7, #23]
      break;
 80043e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop

080043fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a46      	ldr	r2, [pc, #280]	@ (8004578 <TIM_Base_SetConfig+0x12c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d013      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800446a:	d00f      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a43      	ldr	r2, [pc, #268]	@ (800457c <TIM_Base_SetConfig+0x130>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00b      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a42      	ldr	r2, [pc, #264]	@ (8004580 <TIM_Base_SetConfig+0x134>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d007      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a41      	ldr	r2, [pc, #260]	@ (8004584 <TIM_Base_SetConfig+0x138>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d003      	beq.n	800448c <TIM_Base_SetConfig+0x40>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a40      	ldr	r2, [pc, #256]	@ (8004588 <TIM_Base_SetConfig+0x13c>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d108      	bne.n	800449e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a35      	ldr	r2, [pc, #212]	@ (8004578 <TIM_Base_SetConfig+0x12c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d01f      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ac:	d01b      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a32      	ldr	r2, [pc, #200]	@ (800457c <TIM_Base_SetConfig+0x130>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d017      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a31      	ldr	r2, [pc, #196]	@ (8004580 <TIM_Base_SetConfig+0x134>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d013      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a30      	ldr	r2, [pc, #192]	@ (8004584 <TIM_Base_SetConfig+0x138>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d00f      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a2f      	ldr	r2, [pc, #188]	@ (8004588 <TIM_Base_SetConfig+0x13c>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00b      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a2e      	ldr	r2, [pc, #184]	@ (800458c <TIM_Base_SetConfig+0x140>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d007      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a2d      	ldr	r2, [pc, #180]	@ (8004590 <TIM_Base_SetConfig+0x144>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d003      	beq.n	80044e6 <TIM_Base_SetConfig+0x9a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a2c      	ldr	r2, [pc, #176]	@ (8004594 <TIM_Base_SetConfig+0x148>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d108      	bne.n	80044f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a16      	ldr	r2, [pc, #88]	@ (8004578 <TIM_Base_SetConfig+0x12c>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00f      	beq.n	8004544 <TIM_Base_SetConfig+0xf8>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a18      	ldr	r2, [pc, #96]	@ (8004588 <TIM_Base_SetConfig+0x13c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d00b      	beq.n	8004544 <TIM_Base_SetConfig+0xf8>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a17      	ldr	r2, [pc, #92]	@ (800458c <TIM_Base_SetConfig+0x140>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d007      	beq.n	8004544 <TIM_Base_SetConfig+0xf8>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a16      	ldr	r2, [pc, #88]	@ (8004590 <TIM_Base_SetConfig+0x144>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d003      	beq.n	8004544 <TIM_Base_SetConfig+0xf8>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a15      	ldr	r2, [pc, #84]	@ (8004594 <TIM_Base_SetConfig+0x148>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d103      	bne.n	800454c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	691a      	ldr	r2, [r3, #16]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b01      	cmp	r3, #1
 800455c:	d105      	bne.n	800456a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	f023 0201 	bic.w	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	611a      	str	r2, [r3, #16]
  }
}
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	40012c00 	.word	0x40012c00
 800457c:	40000400 	.word	0x40000400
 8004580:	40000800 	.word	0x40000800
 8004584:	40000c00 	.word	0x40000c00
 8004588:	40013400 	.word	0x40013400
 800458c:	40014000 	.word	0x40014000
 8004590:	40014400 	.word	0x40014400
 8004594:	40014800 	.word	0x40014800

08004598 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	f023 0201 	bic.w	r2, r3, #1
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f023 0303 	bic.w	r3, r3, #3
 80045d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	4313      	orrs	r3, r2
 80045dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	f023 0302 	bic.w	r3, r3, #2
 80045e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4a2c      	ldr	r2, [pc, #176]	@ (80046a4 <TIM_OC1_SetConfig+0x10c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d00f      	beq.n	8004618 <TIM_OC1_SetConfig+0x80>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a2b      	ldr	r2, [pc, #172]	@ (80046a8 <TIM_OC1_SetConfig+0x110>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d00b      	beq.n	8004618 <TIM_OC1_SetConfig+0x80>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a2a      	ldr	r2, [pc, #168]	@ (80046ac <TIM_OC1_SetConfig+0x114>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d007      	beq.n	8004618 <TIM_OC1_SetConfig+0x80>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a29      	ldr	r2, [pc, #164]	@ (80046b0 <TIM_OC1_SetConfig+0x118>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d003      	beq.n	8004618 <TIM_OC1_SetConfig+0x80>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a28      	ldr	r2, [pc, #160]	@ (80046b4 <TIM_OC1_SetConfig+0x11c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d10c      	bne.n	8004632 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f023 0308 	bic.w	r3, r3, #8
 800461e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	4313      	orrs	r3, r2
 8004628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f023 0304 	bic.w	r3, r3, #4
 8004630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a1b      	ldr	r2, [pc, #108]	@ (80046a4 <TIM_OC1_SetConfig+0x10c>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d00f      	beq.n	800465a <TIM_OC1_SetConfig+0xc2>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a1a      	ldr	r2, [pc, #104]	@ (80046a8 <TIM_OC1_SetConfig+0x110>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00b      	beq.n	800465a <TIM_OC1_SetConfig+0xc2>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a19      	ldr	r2, [pc, #100]	@ (80046ac <TIM_OC1_SetConfig+0x114>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d007      	beq.n	800465a <TIM_OC1_SetConfig+0xc2>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a18      	ldr	r2, [pc, #96]	@ (80046b0 <TIM_OC1_SetConfig+0x118>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d003      	beq.n	800465a <TIM_OC1_SetConfig+0xc2>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a17      	ldr	r2, [pc, #92]	@ (80046b4 <TIM_OC1_SetConfig+0x11c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d111      	bne.n	800467e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004660:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004668:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4313      	orrs	r3, r2
 8004672:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	4313      	orrs	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	621a      	str	r2, [r3, #32]
}
 8004698:	bf00      	nop
 800469a:	371c      	adds	r7, #28
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40013400 	.word	0x40013400
 80046ac:	40014000 	.word	0x40014000
 80046b0:	40014400 	.word	0x40014400
 80046b4:	40014800 	.word	0x40014800

080046b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b087      	sub	sp, #28
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	f023 0210 	bic.w	r2, r3, #16
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	021b      	lsls	r3, r3, #8
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f023 0320 	bic.w	r3, r3, #32
 8004706:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a28      	ldr	r2, [pc, #160]	@ (80047b8 <TIM_OC2_SetConfig+0x100>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d003      	beq.n	8004724 <TIM_OC2_SetConfig+0x6c>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a27      	ldr	r2, [pc, #156]	@ (80047bc <TIM_OC2_SetConfig+0x104>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d10d      	bne.n	8004740 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800472a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	011b      	lsls	r3, r3, #4
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	4313      	orrs	r3, r2
 8004736:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800473e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a1d      	ldr	r2, [pc, #116]	@ (80047b8 <TIM_OC2_SetConfig+0x100>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00f      	beq.n	8004768 <TIM_OC2_SetConfig+0xb0>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a1c      	ldr	r2, [pc, #112]	@ (80047bc <TIM_OC2_SetConfig+0x104>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d00b      	beq.n	8004768 <TIM_OC2_SetConfig+0xb0>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a1b      	ldr	r2, [pc, #108]	@ (80047c0 <TIM_OC2_SetConfig+0x108>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d007      	beq.n	8004768 <TIM_OC2_SetConfig+0xb0>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a1a      	ldr	r2, [pc, #104]	@ (80047c4 <TIM_OC2_SetConfig+0x10c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d003      	beq.n	8004768 <TIM_OC2_SetConfig+0xb0>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a19      	ldr	r2, [pc, #100]	@ (80047c8 <TIM_OC2_SetConfig+0x110>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d113      	bne.n	8004790 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800476e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004776:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	4313      	orrs	r3, r2
 800478e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	697a      	ldr	r2, [r7, #20]
 80047a8:	621a      	str	r2, [r3, #32]
}
 80047aa:	bf00      	nop
 80047ac:	371c      	adds	r7, #28
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	40012c00 	.word	0x40012c00
 80047bc:	40013400 	.word	0x40013400
 80047c0:	40014000 	.word	0x40014000
 80047c4:	40014400 	.word	0x40014400
 80047c8:	40014800 	.word	0x40014800

080047cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b087      	sub	sp, #28
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0303 	bic.w	r3, r3, #3
 8004806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4313      	orrs	r3, r2
 8004810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	021b      	lsls	r3, r3, #8
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	4313      	orrs	r3, r2
 8004824:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a27      	ldr	r2, [pc, #156]	@ (80048c8 <TIM_OC3_SetConfig+0xfc>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d003      	beq.n	8004836 <TIM_OC3_SetConfig+0x6a>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a26      	ldr	r2, [pc, #152]	@ (80048cc <TIM_OC3_SetConfig+0x100>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d10d      	bne.n	8004852 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800483c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	021b      	lsls	r3, r3, #8
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	4313      	orrs	r3, r2
 8004848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a1c      	ldr	r2, [pc, #112]	@ (80048c8 <TIM_OC3_SetConfig+0xfc>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00f      	beq.n	800487a <TIM_OC3_SetConfig+0xae>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a1b      	ldr	r2, [pc, #108]	@ (80048cc <TIM_OC3_SetConfig+0x100>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00b      	beq.n	800487a <TIM_OC3_SetConfig+0xae>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a1a      	ldr	r2, [pc, #104]	@ (80048d0 <TIM_OC3_SetConfig+0x104>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d007      	beq.n	800487a <TIM_OC3_SetConfig+0xae>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a19      	ldr	r2, [pc, #100]	@ (80048d4 <TIM_OC3_SetConfig+0x108>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d003      	beq.n	800487a <TIM_OC3_SetConfig+0xae>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a18      	ldr	r2, [pc, #96]	@ (80048d8 <TIM_OC3_SetConfig+0x10c>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d113      	bne.n	80048a2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004880:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004888:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	011b      	lsls	r3, r3, #4
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	4313      	orrs	r3, r2
 8004894:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	011b      	lsls	r3, r3, #4
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	621a      	str	r2, [r3, #32]
}
 80048bc:	bf00      	nop
 80048be:	371c      	adds	r7, #28
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr
 80048c8:	40012c00 	.word	0x40012c00
 80048cc:	40013400 	.word	0x40013400
 80048d0:	40014000 	.word	0x40014000
 80048d4:	40014400 	.word	0x40014400
 80048d8:	40014800 	.word	0x40014800

080048dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800490a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800490e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	021b      	lsls	r3, r3, #8
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4313      	orrs	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800492a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	031b      	lsls	r3, r3, #12
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a18      	ldr	r2, [pc, #96]	@ (800499c <TIM_OC4_SetConfig+0xc0>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00f      	beq.n	8004960 <TIM_OC4_SetConfig+0x84>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a17      	ldr	r2, [pc, #92]	@ (80049a0 <TIM_OC4_SetConfig+0xc4>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d00b      	beq.n	8004960 <TIM_OC4_SetConfig+0x84>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a16      	ldr	r2, [pc, #88]	@ (80049a4 <TIM_OC4_SetConfig+0xc8>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d007      	beq.n	8004960 <TIM_OC4_SetConfig+0x84>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a15      	ldr	r2, [pc, #84]	@ (80049a8 <TIM_OC4_SetConfig+0xcc>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d003      	beq.n	8004960 <TIM_OC4_SetConfig+0x84>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a14      	ldr	r2, [pc, #80]	@ (80049ac <TIM_OC4_SetConfig+0xd0>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d109      	bne.n	8004974 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004966:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	019b      	lsls	r3, r3, #6
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	4313      	orrs	r3, r2
 8004972:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	621a      	str	r2, [r3, #32]
}
 800498e:	bf00      	nop
 8004990:	371c      	adds	r7, #28
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	40012c00 	.word	0x40012c00
 80049a0:	40013400 	.word	0x40013400
 80049a4:	40014000 	.word	0x40014000
 80049a8:	40014400 	.word	0x40014400
 80049ac:	40014800 	.word	0x40014800

080049b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b087      	sub	sp, #28
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80049f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	041b      	lsls	r3, r3, #16
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a17      	ldr	r2, [pc, #92]	@ (8004a64 <TIM_OC5_SetConfig+0xb4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00f      	beq.n	8004a2a <TIM_OC5_SetConfig+0x7a>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a16      	ldr	r2, [pc, #88]	@ (8004a68 <TIM_OC5_SetConfig+0xb8>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00b      	beq.n	8004a2a <TIM_OC5_SetConfig+0x7a>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a15      	ldr	r2, [pc, #84]	@ (8004a6c <TIM_OC5_SetConfig+0xbc>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d007      	beq.n	8004a2a <TIM_OC5_SetConfig+0x7a>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a14      	ldr	r2, [pc, #80]	@ (8004a70 <TIM_OC5_SetConfig+0xc0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d003      	beq.n	8004a2a <TIM_OC5_SetConfig+0x7a>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a13      	ldr	r2, [pc, #76]	@ (8004a74 <TIM_OC5_SetConfig+0xc4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d109      	bne.n	8004a3e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	621a      	str	r2, [r3, #32]
}
 8004a58:	bf00      	nop
 8004a5a:	371c      	adds	r7, #28
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40013400 	.word	0x40013400
 8004a6c:	40014000 	.word	0x40014000
 8004a70:	40014400 	.word	0x40014400
 8004a74:	40014800 	.word	0x40014800

08004a78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	021b      	lsls	r3, r3, #8
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004abe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	051b      	lsls	r3, r3, #20
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a18      	ldr	r2, [pc, #96]	@ (8004b30 <TIM_OC6_SetConfig+0xb8>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00f      	beq.n	8004af4 <TIM_OC6_SetConfig+0x7c>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a17      	ldr	r2, [pc, #92]	@ (8004b34 <TIM_OC6_SetConfig+0xbc>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00b      	beq.n	8004af4 <TIM_OC6_SetConfig+0x7c>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a16      	ldr	r2, [pc, #88]	@ (8004b38 <TIM_OC6_SetConfig+0xc0>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d007      	beq.n	8004af4 <TIM_OC6_SetConfig+0x7c>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a15      	ldr	r2, [pc, #84]	@ (8004b3c <TIM_OC6_SetConfig+0xc4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d003      	beq.n	8004af4 <TIM_OC6_SetConfig+0x7c>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a14      	ldr	r2, [pc, #80]	@ (8004b40 <TIM_OC6_SetConfig+0xc8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d109      	bne.n	8004b08 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004afa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	029b      	lsls	r3, r3, #10
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	621a      	str	r2, [r3, #32]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40012c00 	.word	0x40012c00
 8004b34:	40013400 	.word	0x40013400
 8004b38:	40014000 	.word	0x40014000
 8004b3c:	40014400 	.word	0x40014400
 8004b40:	40014800 	.word	0x40014800

08004b44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f003 031f 	and.w	r3, r3, #31
 8004b56:	2201      	movs	r2, #1
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6a1a      	ldr	r2, [r3, #32]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	43db      	mvns	r3, r3
 8004b66:	401a      	ands	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a1a      	ldr	r2, [r3, #32]
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f003 031f 	and.w	r3, r3, #31
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	fa01 f303 	lsl.w	r3, r1, r3
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	621a      	str	r2, [r3, #32]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
	...

08004b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e068      	b.n	8004c7a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a2e      	ldr	r2, [pc, #184]	@ (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d004      	beq.n	8004bdc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d108      	bne.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004be2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bf4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d01d      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c1a:	d018      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a1b      	ldr	r2, [pc, #108]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d013      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00e      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a18      	ldr	r2, [pc, #96]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d009      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a13      	ldr	r2, [pc, #76]	@ (8004c8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d004      	beq.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a14      	ldr	r2, [pc, #80]	@ (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d10c      	bne.n	8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68ba      	ldr	r2, [r7, #8]
 8004c66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3714      	adds	r7, #20
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	40012c00 	.word	0x40012c00
 8004c8c:	40013400 	.word	0x40013400
 8004c90:	40000400 	.word	0x40000400
 8004c94:	40000800 	.word	0x40000800
 8004c98:	40000c00 	.word	0x40000c00
 8004c9c:	40014000 	.word	0x40014000

08004ca0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e065      	b.n	8004d88 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d22:	4313      	orrs	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	041b      	lsls	r3, r3, #16
 8004d32:	4313      	orrs	r3, r2
 8004d34:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a16      	ldr	r2, [pc, #88]	@ (8004d94 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d004      	beq.n	8004d4a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a14      	ldr	r2, [pc, #80]	@ (8004d98 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d115      	bne.n	8004d76 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	051b      	lsls	r3, r3, #20
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	69db      	ldr	r3, [r3, #28]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr
 8004d94:	40012c00 	.word	0x40012c00
 8004d98:	40013400 	.word	0x40013400

08004d9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e040      	b.n	8004e6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7fc fe8c 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2224      	movs	r2, #36	@ 0x24
 8004e04:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 0201 	bic.w	r2, r2, #1
 8004e14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fae0 	bl	80053e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 f825 	bl	8004e74 <UART_SetConfig>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e01b      	b.n	8004e6c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685a      	ldr	r2, [r3, #4]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689a      	ldr	r2, [r3, #8]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f042 0201 	orr.w	r2, r2, #1
 8004e62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 fb5f 	bl	8005528 <UART_CheckIdleState>
 8004e6a:	4603      	mov	r3, r0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e78:	b08a      	sub	sp, #40	@ 0x28
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	431a      	orrs	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	69db      	ldr	r3, [r3, #28]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	4ba4      	ldr	r3, [pc, #656]	@ (8005134 <UART_SetConfig+0x2c0>)
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	6812      	ldr	r2, [r2, #0]
 8004eaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004eac:	430b      	orrs	r3, r1
 8004eae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a99      	ldr	r2, [pc, #612]	@ (8005138 <UART_SetConfig+0x2c4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d004      	beq.n	8004ee0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004edc:	4313      	orrs	r3, r2
 8004ede:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a90      	ldr	r2, [pc, #576]	@ (800513c <UART_SetConfig+0x2c8>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d126      	bne.n	8004f4c <UART_SetConfig+0xd8>
 8004efe:	4b90      	ldr	r3, [pc, #576]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f04:	f003 0303 	and.w	r3, r3, #3
 8004f08:	2b03      	cmp	r3, #3
 8004f0a:	d81b      	bhi.n	8004f44 <UART_SetConfig+0xd0>
 8004f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f14 <UART_SetConfig+0xa0>)
 8004f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f12:	bf00      	nop
 8004f14:	08004f25 	.word	0x08004f25
 8004f18:	08004f35 	.word	0x08004f35
 8004f1c:	08004f2d 	.word	0x08004f2d
 8004f20:	08004f3d 	.word	0x08004f3d
 8004f24:	2301      	movs	r3, #1
 8004f26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f2a:	e116      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f32:	e112      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f34:	2304      	movs	r3, #4
 8004f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f3a:	e10e      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f3c:	2308      	movs	r3, #8
 8004f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f42:	e10a      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f44:	2310      	movs	r3, #16
 8004f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4a:	e106      	b.n	800515a <UART_SetConfig+0x2e6>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a7c      	ldr	r2, [pc, #496]	@ (8005144 <UART_SetConfig+0x2d0>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d138      	bne.n	8004fc8 <UART_SetConfig+0x154>
 8004f56:	4b7a      	ldr	r3, [pc, #488]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5c:	f003 030c 	and.w	r3, r3, #12
 8004f60:	2b0c      	cmp	r3, #12
 8004f62:	d82d      	bhi.n	8004fc0 <UART_SetConfig+0x14c>
 8004f64:	a201      	add	r2, pc, #4	@ (adr r2, 8004f6c <UART_SetConfig+0xf8>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004fa1 	.word	0x08004fa1
 8004f70:	08004fc1 	.word	0x08004fc1
 8004f74:	08004fc1 	.word	0x08004fc1
 8004f78:	08004fc1 	.word	0x08004fc1
 8004f7c:	08004fb1 	.word	0x08004fb1
 8004f80:	08004fc1 	.word	0x08004fc1
 8004f84:	08004fc1 	.word	0x08004fc1
 8004f88:	08004fc1 	.word	0x08004fc1
 8004f8c:	08004fa9 	.word	0x08004fa9
 8004f90:	08004fc1 	.word	0x08004fc1
 8004f94:	08004fc1 	.word	0x08004fc1
 8004f98:	08004fc1 	.word	0x08004fc1
 8004f9c:	08004fb9 	.word	0x08004fb9
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa6:	e0d8      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fae:	e0d4      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb6:	e0d0      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fbe:	e0cc      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc6:	e0c8      	b.n	800515a <UART_SetConfig+0x2e6>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8005148 <UART_SetConfig+0x2d4>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d125      	bne.n	800501e <UART_SetConfig+0x1aa>
 8004fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fdc:	2b30      	cmp	r3, #48	@ 0x30
 8004fde:	d016      	beq.n	800500e <UART_SetConfig+0x19a>
 8004fe0:	2b30      	cmp	r3, #48	@ 0x30
 8004fe2:	d818      	bhi.n	8005016 <UART_SetConfig+0x1a2>
 8004fe4:	2b20      	cmp	r3, #32
 8004fe6:	d00a      	beq.n	8004ffe <UART_SetConfig+0x18a>
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d814      	bhi.n	8005016 <UART_SetConfig+0x1a2>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <UART_SetConfig+0x182>
 8004ff0:	2b10      	cmp	r3, #16
 8004ff2:	d008      	beq.n	8005006 <UART_SetConfig+0x192>
 8004ff4:	e00f      	b.n	8005016 <UART_SetConfig+0x1a2>
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffc:	e0ad      	b.n	800515a <UART_SetConfig+0x2e6>
 8004ffe:	2302      	movs	r3, #2
 8005000:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005004:	e0a9      	b.n	800515a <UART_SetConfig+0x2e6>
 8005006:	2304      	movs	r3, #4
 8005008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500c:	e0a5      	b.n	800515a <UART_SetConfig+0x2e6>
 800500e:	2308      	movs	r3, #8
 8005010:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005014:	e0a1      	b.n	800515a <UART_SetConfig+0x2e6>
 8005016:	2310      	movs	r3, #16
 8005018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800501c:	e09d      	b.n	800515a <UART_SetConfig+0x2e6>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a4a      	ldr	r2, [pc, #296]	@ (800514c <UART_SetConfig+0x2d8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d125      	bne.n	8005074 <UART_SetConfig+0x200>
 8005028:	4b45      	ldr	r3, [pc, #276]	@ (8005140 <UART_SetConfig+0x2cc>)
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005032:	2bc0      	cmp	r3, #192	@ 0xc0
 8005034:	d016      	beq.n	8005064 <UART_SetConfig+0x1f0>
 8005036:	2bc0      	cmp	r3, #192	@ 0xc0
 8005038:	d818      	bhi.n	800506c <UART_SetConfig+0x1f8>
 800503a:	2b80      	cmp	r3, #128	@ 0x80
 800503c:	d00a      	beq.n	8005054 <UART_SetConfig+0x1e0>
 800503e:	2b80      	cmp	r3, #128	@ 0x80
 8005040:	d814      	bhi.n	800506c <UART_SetConfig+0x1f8>
 8005042:	2b00      	cmp	r3, #0
 8005044:	d002      	beq.n	800504c <UART_SetConfig+0x1d8>
 8005046:	2b40      	cmp	r3, #64	@ 0x40
 8005048:	d008      	beq.n	800505c <UART_SetConfig+0x1e8>
 800504a:	e00f      	b.n	800506c <UART_SetConfig+0x1f8>
 800504c:	2300      	movs	r3, #0
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005052:	e082      	b.n	800515a <UART_SetConfig+0x2e6>
 8005054:	2302      	movs	r3, #2
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505a:	e07e      	b.n	800515a <UART_SetConfig+0x2e6>
 800505c:	2304      	movs	r3, #4
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e07a      	b.n	800515a <UART_SetConfig+0x2e6>
 8005064:	2308      	movs	r3, #8
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e076      	b.n	800515a <UART_SetConfig+0x2e6>
 800506c:	2310      	movs	r3, #16
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e072      	b.n	800515a <UART_SetConfig+0x2e6>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a35      	ldr	r2, [pc, #212]	@ (8005150 <UART_SetConfig+0x2dc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d12a      	bne.n	80050d4 <UART_SetConfig+0x260>
 800507e:	4b30      	ldr	r3, [pc, #192]	@ (8005140 <UART_SetConfig+0x2cc>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005084:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005088:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800508c:	d01a      	beq.n	80050c4 <UART_SetConfig+0x250>
 800508e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005092:	d81b      	bhi.n	80050cc <UART_SetConfig+0x258>
 8005094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005098:	d00c      	beq.n	80050b4 <UART_SetConfig+0x240>
 800509a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800509e:	d815      	bhi.n	80050cc <UART_SetConfig+0x258>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <UART_SetConfig+0x238>
 80050a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a8:	d008      	beq.n	80050bc <UART_SetConfig+0x248>
 80050aa:	e00f      	b.n	80050cc <UART_SetConfig+0x258>
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b2:	e052      	b.n	800515a <UART_SetConfig+0x2e6>
 80050b4:	2302      	movs	r3, #2
 80050b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ba:	e04e      	b.n	800515a <UART_SetConfig+0x2e6>
 80050bc:	2304      	movs	r3, #4
 80050be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c2:	e04a      	b.n	800515a <UART_SetConfig+0x2e6>
 80050c4:	2308      	movs	r3, #8
 80050c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ca:	e046      	b.n	800515a <UART_SetConfig+0x2e6>
 80050cc:	2310      	movs	r3, #16
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d2:	e042      	b.n	800515a <UART_SetConfig+0x2e6>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a17      	ldr	r2, [pc, #92]	@ (8005138 <UART_SetConfig+0x2c4>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d13a      	bne.n	8005154 <UART_SetConfig+0x2e0>
 80050de:	4b18      	ldr	r3, [pc, #96]	@ (8005140 <UART_SetConfig+0x2cc>)
 80050e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050ec:	d01a      	beq.n	8005124 <UART_SetConfig+0x2b0>
 80050ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050f2:	d81b      	bhi.n	800512c <UART_SetConfig+0x2b8>
 80050f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f8:	d00c      	beq.n	8005114 <UART_SetConfig+0x2a0>
 80050fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050fe:	d815      	bhi.n	800512c <UART_SetConfig+0x2b8>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d003      	beq.n	800510c <UART_SetConfig+0x298>
 8005104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005108:	d008      	beq.n	800511c <UART_SetConfig+0x2a8>
 800510a:	e00f      	b.n	800512c <UART_SetConfig+0x2b8>
 800510c:	2300      	movs	r3, #0
 800510e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005112:	e022      	b.n	800515a <UART_SetConfig+0x2e6>
 8005114:	2302      	movs	r3, #2
 8005116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511a:	e01e      	b.n	800515a <UART_SetConfig+0x2e6>
 800511c:	2304      	movs	r3, #4
 800511e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005122:	e01a      	b.n	800515a <UART_SetConfig+0x2e6>
 8005124:	2308      	movs	r3, #8
 8005126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512a:	e016      	b.n	800515a <UART_SetConfig+0x2e6>
 800512c:	2310      	movs	r3, #16
 800512e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005132:	e012      	b.n	800515a <UART_SetConfig+0x2e6>
 8005134:	efff69f3 	.word	0xefff69f3
 8005138:	40008000 	.word	0x40008000
 800513c:	40013800 	.word	0x40013800
 8005140:	40021000 	.word	0x40021000
 8005144:	40004400 	.word	0x40004400
 8005148:	40004800 	.word	0x40004800
 800514c:	40004c00 	.word	0x40004c00
 8005150:	40005000 	.word	0x40005000
 8005154:	2310      	movs	r3, #16
 8005156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a9f      	ldr	r2, [pc, #636]	@ (80053dc <UART_SetConfig+0x568>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d17a      	bne.n	800525a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005164:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005168:	2b08      	cmp	r3, #8
 800516a:	d824      	bhi.n	80051b6 <UART_SetConfig+0x342>
 800516c:	a201      	add	r2, pc, #4	@ (adr r2, 8005174 <UART_SetConfig+0x300>)
 800516e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005172:	bf00      	nop
 8005174:	08005199 	.word	0x08005199
 8005178:	080051b7 	.word	0x080051b7
 800517c:	080051a1 	.word	0x080051a1
 8005180:	080051b7 	.word	0x080051b7
 8005184:	080051a7 	.word	0x080051a7
 8005188:	080051b7 	.word	0x080051b7
 800518c:	080051b7 	.word	0x080051b7
 8005190:	080051b7 	.word	0x080051b7
 8005194:	080051af 	.word	0x080051af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005198:	f7fd fed4 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 800519c:	61f8      	str	r0, [r7, #28]
        break;
 800519e:	e010      	b.n	80051c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a0:	4b8f      	ldr	r3, [pc, #572]	@ (80053e0 <UART_SetConfig+0x56c>)
 80051a2:	61fb      	str	r3, [r7, #28]
        break;
 80051a4:	e00d      	b.n	80051c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051a6:	f7fd fe35 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 80051aa:	61f8      	str	r0, [r7, #28]
        break;
 80051ac:	e009      	b.n	80051c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051b2:	61fb      	str	r3, [r7, #28]
        break;
 80051b4:	e005      	b.n	80051c2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80fb 	beq.w	80053c0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	4613      	mov	r3, r2
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	4413      	add	r3, r2
 80051d4:	69fa      	ldr	r2, [r7, #28]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d305      	bcc.n	80051e6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051e0:	69fa      	ldr	r2, [r7, #28]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d903      	bls.n	80051ee <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051ec:	e0e8      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	2200      	movs	r2, #0
 80051f2:	461c      	mov	r4, r3
 80051f4:	4615      	mov	r5, r2
 80051f6:	f04f 0200 	mov.w	r2, #0
 80051fa:	f04f 0300 	mov.w	r3, #0
 80051fe:	022b      	lsls	r3, r5, #8
 8005200:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005204:	0222      	lsls	r2, r4, #8
 8005206:	68f9      	ldr	r1, [r7, #12]
 8005208:	6849      	ldr	r1, [r1, #4]
 800520a:	0849      	lsrs	r1, r1, #1
 800520c:	2000      	movs	r0, #0
 800520e:	4688      	mov	r8, r1
 8005210:	4681      	mov	r9, r0
 8005212:	eb12 0a08 	adds.w	sl, r2, r8
 8005216:	eb43 0b09 	adc.w	fp, r3, r9
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	603b      	str	r3, [r7, #0]
 8005222:	607a      	str	r2, [r7, #4]
 8005224:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005228:	4650      	mov	r0, sl
 800522a:	4659      	mov	r1, fp
 800522c:	f7fa ffd0 	bl	80001d0 <__aeabi_uldivmod>
 8005230:	4602      	mov	r2, r0
 8005232:	460b      	mov	r3, r1
 8005234:	4613      	mov	r3, r2
 8005236:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800523e:	d308      	bcc.n	8005252 <UART_SetConfig+0x3de>
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005246:	d204      	bcs.n	8005252 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	60da      	str	r2, [r3, #12]
 8005250:	e0b6      	b.n	80053c0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005258:	e0b2      	b.n	80053c0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005262:	d15e      	bne.n	8005322 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005264:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005268:	2b08      	cmp	r3, #8
 800526a:	d828      	bhi.n	80052be <UART_SetConfig+0x44a>
 800526c:	a201      	add	r2, pc, #4	@ (adr r2, 8005274 <UART_SetConfig+0x400>)
 800526e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005272:	bf00      	nop
 8005274:	08005299 	.word	0x08005299
 8005278:	080052a1 	.word	0x080052a1
 800527c:	080052a9 	.word	0x080052a9
 8005280:	080052bf 	.word	0x080052bf
 8005284:	080052af 	.word	0x080052af
 8005288:	080052bf 	.word	0x080052bf
 800528c:	080052bf 	.word	0x080052bf
 8005290:	080052bf 	.word	0x080052bf
 8005294:	080052b7 	.word	0x080052b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005298:	f7fd fe54 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 800529c:	61f8      	str	r0, [r7, #28]
        break;
 800529e:	e014      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052a0:	f7fd fe66 	bl	8002f70 <HAL_RCC_GetPCLK2Freq>
 80052a4:	61f8      	str	r0, [r7, #28]
        break;
 80052a6:	e010      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a8:	4b4d      	ldr	r3, [pc, #308]	@ (80053e0 <UART_SetConfig+0x56c>)
 80052aa:	61fb      	str	r3, [r7, #28]
        break;
 80052ac:	e00d      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ae:	f7fd fdb1 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 80052b2:	61f8      	str	r0, [r7, #28]
        break;
 80052b4:	e009      	b.n	80052ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ba:	61fb      	str	r3, [r7, #28]
        break;
 80052bc:	e005      	b.n	80052ca <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d077      	beq.n	80053c0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	005a      	lsls	r2, r3, #1
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	085b      	lsrs	r3, r3, #1
 80052da:	441a      	add	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	2b0f      	cmp	r3, #15
 80052ea:	d916      	bls.n	800531a <UART_SetConfig+0x4a6>
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f2:	d212      	bcs.n	800531a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	f023 030f 	bic.w	r3, r3, #15
 80052fc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	085b      	lsrs	r3, r3, #1
 8005302:	b29b      	uxth	r3, r3
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	b29a      	uxth	r2, r3
 800530a:	8afb      	ldrh	r3, [r7, #22]
 800530c:	4313      	orrs	r3, r2
 800530e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	8afa      	ldrh	r2, [r7, #22]
 8005316:	60da      	str	r2, [r3, #12]
 8005318:	e052      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005320:	e04e      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005322:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005326:	2b08      	cmp	r3, #8
 8005328:	d827      	bhi.n	800537a <UART_SetConfig+0x506>
 800532a:	a201      	add	r2, pc, #4	@ (adr r2, 8005330 <UART_SetConfig+0x4bc>)
 800532c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005330:	08005355 	.word	0x08005355
 8005334:	0800535d 	.word	0x0800535d
 8005338:	08005365 	.word	0x08005365
 800533c:	0800537b 	.word	0x0800537b
 8005340:	0800536b 	.word	0x0800536b
 8005344:	0800537b 	.word	0x0800537b
 8005348:	0800537b 	.word	0x0800537b
 800534c:	0800537b 	.word	0x0800537b
 8005350:	08005373 	.word	0x08005373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005354:	f7fd fdf6 	bl	8002f44 <HAL_RCC_GetPCLK1Freq>
 8005358:	61f8      	str	r0, [r7, #28]
        break;
 800535a:	e014      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800535c:	f7fd fe08 	bl	8002f70 <HAL_RCC_GetPCLK2Freq>
 8005360:	61f8      	str	r0, [r7, #28]
        break;
 8005362:	e010      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005364:	4b1e      	ldr	r3, [pc, #120]	@ (80053e0 <UART_SetConfig+0x56c>)
 8005366:	61fb      	str	r3, [r7, #28]
        break;
 8005368:	e00d      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800536a:	f7fd fd53 	bl	8002e14 <HAL_RCC_GetSysClockFreq>
 800536e:	61f8      	str	r0, [r7, #28]
        break;
 8005370:	e009      	b.n	8005386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005376:	61fb      	str	r3, [r7, #28]
        break;
 8005378:	e005      	b.n	8005386 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005384:	bf00      	nop
    }

    if (pclk != 0U)
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d019      	beq.n	80053c0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	085a      	lsrs	r2, r3, #1
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	441a      	add	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	fbb2 f3f3 	udiv	r3, r2, r3
 800539e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	2b0f      	cmp	r3, #15
 80053a4:	d909      	bls.n	80053ba <UART_SetConfig+0x546>
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ac:	d205      	bcs.n	80053ba <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	60da      	str	r2, [r3, #12]
 80053b8:	e002      	b.n	80053c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3728      	adds	r7, #40	@ 0x28
 80053d4:	46bd      	mov	sp, r7
 80053d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053da:	bf00      	nop
 80053dc:	40008000 	.word	0x40008000
 80053e0:	00f42400 	.word	0x00f42400

080053e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f0:	f003 0308 	and.w	r3, r3, #8
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01a      	beq.n	80054fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054e2:	d10a      	bne.n	80054fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b098      	sub	sp, #96	@ 0x60
 800552c:	af02      	add	r7, sp, #8
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005538:	f7fc fc62 	bl	8001e00 <HAL_GetTick>
 800553c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0308 	and.w	r3, r3, #8
 8005548:	2b08      	cmp	r3, #8
 800554a:	d12e      	bne.n	80055aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800554c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005554:	2200      	movs	r2, #0
 8005556:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f88c 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d021      	beq.n	80055aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556e:	e853 3f00 	ldrex	r3, [r3]
 8005572:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800557a:	653b      	str	r3, [r7, #80]	@ 0x50
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	461a      	mov	r2, r3
 8005582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005584:	647b      	str	r3, [r7, #68]	@ 0x44
 8005586:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005588:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800558a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800558c:	e841 2300 	strex	r3, r2, [r1]
 8005590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1e6      	bne.n	8005566 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2220      	movs	r2, #32
 800559c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e062      	b.n	8005670 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	d149      	bne.n	800564c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055c0:	2200      	movs	r2, #0
 80055c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 f856 	bl	8005678 <UART_WaitOnFlagUntilTimeout>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d03c      	beq.n	800564c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	623b      	str	r3, [r7, #32]
   return(result);
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	461a      	mov	r2, r3
 80055ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80055f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f8:	e841 2300 	strex	r3, r2, [r1]
 80055fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1e6      	bne.n	80055d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3308      	adds	r3, #8
 800560a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	e853 3f00 	ldrex	r3, [r3]
 8005612:	60fb      	str	r3, [r7, #12]
   return(result);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f023 0301 	bic.w	r3, r3, #1
 800561a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3308      	adds	r3, #8
 8005622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005624:	61fa      	str	r2, [r7, #28]
 8005626:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	69b9      	ldr	r1, [r7, #24]
 800562a:	69fa      	ldr	r2, [r7, #28]
 800562c:	e841 2300 	strex	r3, r2, [r1]
 8005630:	617b      	str	r3, [r7, #20]
   return(result);
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e5      	bne.n	8005604 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2220      	movs	r2, #32
 800563c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e011      	b.n	8005670 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2220      	movs	r2, #32
 8005650:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2220      	movs	r2, #32
 8005656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3758      	adds	r7, #88	@ 0x58
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005688:	e04f      	b.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005690:	d04b      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005692:	f7fc fbb5 	bl	8001e00 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d302      	bcc.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e04e      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0304 	and.w	r3, r3, #4
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d037      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2b80      	cmp	r3, #128	@ 0x80
 80056be:	d034      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	2b40      	cmp	r3, #64	@ 0x40
 80056c4:	d031      	beq.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d110      	bne.n	80056f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2208      	movs	r2, #8
 80056da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 f838 	bl	8005752 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2208      	movs	r2, #8
 80056e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e029      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005704:	d111      	bne.n	800572a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800570e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f81e 	bl	8005752 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e00f      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	4013      	ands	r3, r2
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	429a      	cmp	r2, r3
 8005738:	bf0c      	ite	eq
 800573a:	2301      	moveq	r3, #1
 800573c:	2300      	movne	r3, #0
 800573e:	b2db      	uxtb	r3, r3
 8005740:	461a      	mov	r2, r3
 8005742:	79fb      	ldrb	r3, [r7, #7]
 8005744:	429a      	cmp	r2, r3
 8005746:	d0a0      	beq.n	800568a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005752:	b480      	push	{r7}
 8005754:	b095      	sub	sp, #84	@ 0x54
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005762:	e853 3f00 	ldrex	r3, [r3]
 8005766:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800576e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	461a      	mov	r2, r3
 8005776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005778:	643b      	str	r3, [r7, #64]	@ 0x40
 800577a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800577e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005780:	e841 2300 	strex	r3, r2, [r1]
 8005784:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1e6      	bne.n	800575a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	3308      	adds	r3, #8
 8005792:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005794:	6a3b      	ldr	r3, [r7, #32]
 8005796:	e853 3f00 	ldrex	r3, [r3]
 800579a:	61fb      	str	r3, [r7, #28]
   return(result);
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	f023 0301 	bic.w	r3, r3, #1
 80057a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3308      	adds	r3, #8
 80057aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057b4:	e841 2300 	strex	r3, r2, [r1]
 80057b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1e5      	bne.n	800578c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d118      	bne.n	80057fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f023 0310 	bic.w	r3, r3, #16
 80057dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057e6:	61bb      	str	r3, [r7, #24]
 80057e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ea:	6979      	ldr	r1, [r7, #20]
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	613b      	str	r3, [r7, #16]
   return(result);
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e6      	bne.n	80057c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800580e:	bf00      	nop
 8005810:	3754      	adds	r7, #84	@ 0x54
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
	...

0800581c <__NVIC_SetPriority>:
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	4603      	mov	r3, r0
 8005824:	6039      	str	r1, [r7, #0]
 8005826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800582c:	2b00      	cmp	r3, #0
 800582e:	db0a      	blt.n	8005846 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	b2da      	uxtb	r2, r3
 8005834:	490c      	ldr	r1, [pc, #48]	@ (8005868 <__NVIC_SetPriority+0x4c>)
 8005836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583a:	0112      	lsls	r2, r2, #4
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	440b      	add	r3, r1
 8005840:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005844:	e00a      	b.n	800585c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	b2da      	uxtb	r2, r3
 800584a:	4908      	ldr	r1, [pc, #32]	@ (800586c <__NVIC_SetPriority+0x50>)
 800584c:	79fb      	ldrb	r3, [r7, #7]
 800584e:	f003 030f 	and.w	r3, r3, #15
 8005852:	3b04      	subs	r3, #4
 8005854:	0112      	lsls	r2, r2, #4
 8005856:	b2d2      	uxtb	r2, r2
 8005858:	440b      	add	r3, r1
 800585a:	761a      	strb	r2, [r3, #24]
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	e000e100 	.word	0xe000e100
 800586c:	e000ed00 	.word	0xe000ed00

08005870 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005870:	b580      	push	{r7, lr}
 8005872:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005874:	4b05      	ldr	r3, [pc, #20]	@ (800588c <SysTick_Handler+0x1c>)
 8005876:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005878:	f001 fdd6 	bl	8007428 <xTaskGetSchedulerState>
 800587c:	4603      	mov	r3, r0
 800587e:	2b01      	cmp	r3, #1
 8005880:	d001      	beq.n	8005886 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005882:	f002 fc91 	bl	80081a8 <xPortSysTickHandler>
  }
}
 8005886:	bf00      	nop
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	e000e010 	.word	0xe000e010

08005890 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005890:	b580      	push	{r7, lr}
 8005892:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005894:	2100      	movs	r1, #0
 8005896:	f06f 0004 	mvn.w	r0, #4
 800589a:	f7ff ffbf 	bl	800581c <__NVIC_SetPriority>
#endif
}
 800589e:	bf00      	nop
 80058a0:	bd80      	pop	{r7, pc}
	...

080058a4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058aa:	f3ef 8305 	mrs	r3, IPSR
 80058ae:	603b      	str	r3, [r7, #0]
  return(result);
 80058b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d003      	beq.n	80058be <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80058b6:	f06f 0305 	mvn.w	r3, #5
 80058ba:	607b      	str	r3, [r7, #4]
 80058bc:	e00c      	b.n	80058d8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80058be:	4b0a      	ldr	r3, [pc, #40]	@ (80058e8 <osKernelInitialize+0x44>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d105      	bne.n	80058d2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80058c6:	4b08      	ldr	r3, [pc, #32]	@ (80058e8 <osKernelInitialize+0x44>)
 80058c8:	2201      	movs	r2, #1
 80058ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80058cc:	2300      	movs	r3, #0
 80058ce:	607b      	str	r3, [r7, #4]
 80058d0:	e002      	b.n	80058d8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80058d2:	f04f 33ff 	mov.w	r3, #4294967295
 80058d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80058d8:	687b      	ldr	r3, [r7, #4]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	200002f4 	.word	0x200002f4

080058ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058f2:	f3ef 8305 	mrs	r3, IPSR
 80058f6:	603b      	str	r3, [r7, #0]
  return(result);
 80058f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d003      	beq.n	8005906 <osKernelStart+0x1a>
    stat = osErrorISR;
 80058fe:	f06f 0305 	mvn.w	r3, #5
 8005902:	607b      	str	r3, [r7, #4]
 8005904:	e010      	b.n	8005928 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005906:	4b0b      	ldr	r3, [pc, #44]	@ (8005934 <osKernelStart+0x48>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d109      	bne.n	8005922 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800590e:	f7ff ffbf 	bl	8005890 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005912:	4b08      	ldr	r3, [pc, #32]	@ (8005934 <osKernelStart+0x48>)
 8005914:	2202      	movs	r2, #2
 8005916:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005918:	f001 f938 	bl	8006b8c <vTaskStartScheduler>
      stat = osOK;
 800591c:	2300      	movs	r3, #0
 800591e:	607b      	str	r3, [r7, #4]
 8005920:	e002      	b.n	8005928 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005922:	f04f 33ff 	mov.w	r3, #4294967295
 8005926:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005928:	687b      	ldr	r3, [r7, #4]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3708      	adds	r7, #8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	200002f4 	.word	0x200002f4

08005938 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005938:	b580      	push	{r7, lr}
 800593a:	b08e      	sub	sp, #56	@ 0x38
 800593c:	af04      	add	r7, sp, #16
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005944:	2300      	movs	r3, #0
 8005946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005948:	f3ef 8305 	mrs	r3, IPSR
 800594c:	617b      	str	r3, [r7, #20]
  return(result);
 800594e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005950:	2b00      	cmp	r3, #0
 8005952:	d17e      	bne.n	8005a52 <osThreadNew+0x11a>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d07b      	beq.n	8005a52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800595a:	2380      	movs	r3, #128	@ 0x80
 800595c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800595e:	2318      	movs	r3, #24
 8005960:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005962:	2300      	movs	r3, #0
 8005964:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005966:	f04f 33ff 	mov.w	r3, #4294967295
 800596a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d045      	beq.n	80059fe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <osThreadNew+0x48>
        name = attr->name;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <osThreadNew+0x6e>
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	2b38      	cmp	r3, #56	@ 0x38
 8005998:	d805      	bhi.n	80059a6 <osThreadNew+0x6e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <osThreadNew+0x72>
        return (NULL);
 80059a6:	2300      	movs	r3, #0
 80059a8:	e054      	b.n	8005a54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d003      	beq.n	80059ba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	089b      	lsrs	r3, r3, #2
 80059b8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00e      	beq.n	80059e0 <osThreadNew+0xa8>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2b5b      	cmp	r3, #91	@ 0x5b
 80059c8:	d90a      	bls.n	80059e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d006      	beq.n	80059e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <osThreadNew+0xa8>
        mem = 1;
 80059da:	2301      	movs	r3, #1
 80059dc:	61bb      	str	r3, [r7, #24]
 80059de:	e010      	b.n	8005a02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10c      	bne.n	8005a02 <osThreadNew+0xca>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d108      	bne.n	8005a02 <osThreadNew+0xca>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d104      	bne.n	8005a02 <osThreadNew+0xca>
          mem = 0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	61bb      	str	r3, [r7, #24]
 80059fc:	e001      	b.n	8005a02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80059fe:	2300      	movs	r3, #0
 8005a00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d110      	bne.n	8005a2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a10:	9202      	str	r2, [sp, #8]
 8005a12:	9301      	str	r3, [sp, #4]
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	6a3a      	ldr	r2, [r7, #32]
 8005a1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fed8 	bl	80067d4 <xTaskCreateStatic>
 8005a24:	4603      	mov	r3, r0
 8005a26:	613b      	str	r3, [r7, #16]
 8005a28:	e013      	b.n	8005a52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d110      	bne.n	8005a52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	f107 0310 	add.w	r3, r7, #16
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f000 ff26 	bl	8006894 <xTaskCreate>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d001      	beq.n	8005a52 <osThreadNew+0x11a>
            hTask = NULL;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005a52:	693b      	ldr	r3, [r7, #16]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3728      	adds	r7, #40	@ 0x28
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a64:	f3ef 8305 	mrs	r3, IPSR
 8005a68:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a6a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <osDelay+0x1c>
    stat = osErrorISR;
 8005a70:	f06f 0305 	mvn.w	r3, #5
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	e007      	b.n	8005a88 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f001 f84c 	bl	8006b20 <vTaskDelay>
    }
  }

  return (stat);
 8005a88:	68fb      	ldr	r3, [r7, #12]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f002 f99e 	bl	8007ddc <pvTimerGetTimerID>
 8005aa0:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d005      	beq.n	8005ab4 <TimerCallback+0x22>
    callb->func (callb->arg);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	6852      	ldr	r2, [r2, #4]
 8005ab0:	4610      	mov	r0, r2
 8005ab2:	4798      	blx	r3
  }
}
 8005ab4:	bf00      	nop
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b08c      	sub	sp, #48	@ 0x30
 8005ac0:	af02      	add	r7, sp, #8
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	607a      	str	r2, [r7, #4]
 8005ac6:	603b      	str	r3, [r7, #0]
 8005ac8:	460b      	mov	r3, r1
 8005aca:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ad0:	f3ef 8305 	mrs	r3, IPSR
 8005ad4:	613b      	str	r3, [r7, #16]
  return(result);
 8005ad6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d163      	bne.n	8005ba4 <osTimerNew+0xe8>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d060      	beq.n	8005ba4 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8005ae2:	2008      	movs	r0, #8
 8005ae4:	f002 fbf2 	bl	80082cc <pvPortMalloc>
 8005ae8:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d059      	beq.n	8005ba4 <osTimerNew+0xe8>
      callb->func = func;
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8005afc:	7afb      	ldrb	r3, [r7, #11]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d102      	bne.n	8005b08 <osTimerNew+0x4c>
        reload = pdFALSE;
 8005b02:	2300      	movs	r3, #0
 8005b04:	61fb      	str	r3, [r7, #28]
 8005b06:	e001      	b.n	8005b0c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8005b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b10:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8005b12:	2300      	movs	r3, #0
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01c      	beq.n	8005b56 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <osTimerNew+0x6e>
          name = attr->name;
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d006      	beq.n	8005b40 <osTimerNew+0x84>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	2b2b      	cmp	r3, #43	@ 0x2b
 8005b38:	d902      	bls.n	8005b40 <osTimerNew+0x84>
          mem = 1;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	61bb      	str	r3, [r7, #24]
 8005b3e:	e00c      	b.n	8005b5a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d108      	bne.n	8005b5a <osTimerNew+0x9e>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d104      	bne.n	8005b5a <osTimerNew+0x9e>
            mem = 0;
 8005b50:	2300      	movs	r3, #0
 8005b52:	61bb      	str	r3, [r7, #24]
 8005b54:	e001      	b.n	8005b5a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8005b56:	2300      	movs	r3, #0
 8005b58:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d10c      	bne.n	8005b7a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	9301      	str	r3, [sp, #4]
 8005b66:	4b12      	ldr	r3, [pc, #72]	@ (8005bb0 <osTimerNew+0xf4>)
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	2101      	movs	r1, #1
 8005b70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b72:	f001 fda6 	bl	80076c2 <xTimerCreateStatic>
 8005b76:	6238      	str	r0, [r7, #32]
 8005b78:	e00b      	b.n	8005b92 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d108      	bne.n	8005b92 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8005b80:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb0 <osTimerNew+0xf4>)
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	69fa      	ldr	r2, [r7, #28]
 8005b88:	2101      	movs	r1, #1
 8005b8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b8c:	f001 fd78 	bl	8007680 <xTimerCreate>
 8005b90:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8005b92:	6a3b      	ldr	r3, [r7, #32]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d105      	bne.n	8005ba4 <osTimerNew+0xe8>
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d002      	beq.n	8005ba4 <osTimerNew+0xe8>
        vPortFree (callb);
 8005b9e:	6978      	ldr	r0, [r7, #20]
 8005ba0:	f002 fc62 	bl	8008468 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3728      	adds	r7, #40	@ 0x28
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	08005a93 	.word	0x08005a93

08005bb4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af02      	add	r7, sp, #8
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bc2:	f3ef 8305 	mrs	r3, IPSR
 8005bc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <osTimerStart+0x22>
    stat = osErrorISR;
 8005bce:	f06f 0305 	mvn.w	r3, #5
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	e017      	b.n	8005c06 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d103      	bne.n	8005be4 <osTimerStart+0x30>
    stat = osErrorParameter;
 8005bdc:	f06f 0303 	mvn.w	r3, #3
 8005be0:	617b      	str	r3, [r7, #20]
 8005be2:	e010      	b.n	8005c06 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8005be4:	2300      	movs	r3, #0
 8005be6:	9300      	str	r3, [sp, #0]
 8005be8:	2300      	movs	r3, #0
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	2104      	movs	r1, #4
 8005bee:	6938      	ldr	r0, [r7, #16]
 8005bf0:	f001 fde4 	bl	80077bc <xTimerGenericCommand>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d102      	bne.n	8005c00 <osTimerStart+0x4c>
      stat = osOK;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	e002      	b.n	8005c06 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8005c00:	f06f 0302 	mvn.w	r3, #2
 8005c04:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005c06:	697b      	ldr	r3, [r7, #20]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3718      	adds	r7, #24
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c10:	b480      	push	{r7}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	4a07      	ldr	r2, [pc, #28]	@ (8005c3c <vApplicationGetIdleTaskMemory+0x2c>)
 8005c20:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	4a06      	ldr	r2, [pc, #24]	@ (8005c40 <vApplicationGetIdleTaskMemory+0x30>)
 8005c26:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2280      	movs	r2, #128	@ 0x80
 8005c2c:	601a      	str	r2, [r3, #0]
}
 8005c2e:	bf00      	nop
 8005c30:	3714      	adds	r7, #20
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	200002f8 	.word	0x200002f8
 8005c40:	20000354 	.word	0x20000354

08005c44 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	4a07      	ldr	r2, [pc, #28]	@ (8005c70 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c54:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	4a06      	ldr	r2, [pc, #24]	@ (8005c74 <vApplicationGetTimerTaskMemory+0x30>)
 8005c5a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c62:	601a      	str	r2, [r3, #0]
}
 8005c64:	bf00      	nop
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	20000554 	.word	0x20000554
 8005c74:	200005b0 	.word	0x200005b0

08005c78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f103 0208 	add.w	r2, r3, #8
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f103 0208 	add.w	r2, r3, #8
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f103 0208 	add.w	r2, r3, #8
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005cc6:	bf00      	nop
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b085      	sub	sp, #20
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689a      	ldr	r2, [r3, #8]
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	683a      	ldr	r2, [r7, #0]
 8005cf6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	601a      	str	r2, [r3, #0]
}
 8005d0e:	bf00      	nop
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b085      	sub	sp, #20
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d30:	d103      	bne.n	8005d3a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	60fb      	str	r3, [r7, #12]
 8005d38:	e00c      	b.n	8005d54 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	3308      	adds	r3, #8
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	e002      	b.n	8005d48 <vListInsert+0x2e>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d2f6      	bcs.n	8005d42 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	685a      	ldr	r2, [r3, #4]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	683a      	ldr	r2, [r7, #0]
 8005d6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	1c5a      	adds	r2, r3, #1
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	601a      	str	r2, [r3, #0]
}
 8005d80:	bf00      	nop
 8005d82:	3714      	adds	r7, #20
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	691b      	ldr	r3, [r3, #16]
 8005d98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	6892      	ldr	r2, [r2, #8]
 8005da2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6852      	ldr	r2, [r2, #4]
 8005dac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d103      	bne.n	8005dc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	1e5a      	subs	r2, r3, #1
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3714      	adds	r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10b      	bne.n	8005e0c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e06:	bf00      	nop
 8005e08:	bf00      	nop
 8005e0a:	e7fd      	b.n	8005e08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e0c:	f002 f93c 	bl	8008088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e18:	68f9      	ldr	r1, [r7, #12]
 8005e1a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e1c:	fb01 f303 	mul.w	r3, r1, r3
 8005e20:	441a      	add	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	68f9      	ldr	r1, [r7, #12]
 8005e40:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e42:	fb01 f303 	mul.w	r3, r1, r3
 8005e46:	441a      	add	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	22ff      	movs	r2, #255	@ 0xff
 8005e50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	22ff      	movs	r2, #255	@ 0xff
 8005e58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d114      	bne.n	8005e8c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d01a      	beq.n	8005ea0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	3310      	adds	r3, #16
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f001 f91a 	bl	80070a8 <xTaskRemoveFromEventList>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d012      	beq.n	8005ea0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <xQueueGenericReset+0xd0>)
 8005e7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	f3bf 8f6f 	isb	sy
 8005e8a:	e009      	b.n	8005ea0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3310      	adds	r3, #16
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff fef1 	bl	8005c78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	3324      	adds	r3, #36	@ 0x24
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7ff feec 	bl	8005c78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005ea0:	f002 f924 	bl	80080ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005ea4:	2301      	movs	r3, #1
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	e000ed04 	.word	0xe000ed04

08005eb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b08e      	sub	sp, #56	@ 0x38
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
 8005ec0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10b      	bne.n	8005ee0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ecc:	f383 8811 	msr	BASEPRI, r3
 8005ed0:	f3bf 8f6f 	isb	sy
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005eda:	bf00      	nop
 8005edc:	bf00      	nop
 8005ede:	e7fd      	b.n	8005edc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10b      	bne.n	8005efe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ef8:	bf00      	nop
 8005efa:	bf00      	nop
 8005efc:	e7fd      	b.n	8005efa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <xQueueGenericCreateStatic+0x56>
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d001      	beq.n	8005f0e <xQueueGenericCreateStatic+0x5a>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <xQueueGenericCreateStatic+0x5c>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10b      	bne.n	8005f2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f18:	f383 8811 	msr	BASEPRI, r3
 8005f1c:	f3bf 8f6f 	isb	sy
 8005f20:	f3bf 8f4f 	dsb	sy
 8005f24:	623b      	str	r3, [r7, #32]
}
 8005f26:	bf00      	nop
 8005f28:	bf00      	nop
 8005f2a:	e7fd      	b.n	8005f28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d102      	bne.n	8005f38 <xQueueGenericCreateStatic+0x84>
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <xQueueGenericCreateStatic+0x88>
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e000      	b.n	8005f3e <xQueueGenericCreateStatic+0x8a>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10b      	bne.n	8005f5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f46:	f383 8811 	msr	BASEPRI, r3
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	61fb      	str	r3, [r7, #28]
}
 8005f54:	bf00      	nop
 8005f56:	bf00      	nop
 8005f58:	e7fd      	b.n	8005f56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f5a:	2350      	movs	r3, #80	@ 0x50
 8005f5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b50      	cmp	r3, #80	@ 0x50
 8005f62:	d00b      	beq.n	8005f7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	61bb      	str	r3, [r7, #24]
}
 8005f76:	bf00      	nop
 8005f78:	bf00      	nop
 8005f7a:	e7fd      	b.n	8005f78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00d      	beq.n	8005fa4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f96:	9300      	str	r3, [sp, #0]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	68b9      	ldr	r1, [r7, #8]
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f805 	bl	8005fae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3730      	adds	r7, #48	@ 0x30
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}

08005fae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b084      	sub	sp, #16
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	60f8      	str	r0, [r7, #12]
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	607a      	str	r2, [r7, #4]
 8005fba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d103      	bne.n	8005fca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	601a      	str	r2, [r3, #0]
 8005fc8:	e002      	b.n	8005fd0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fdc:	2101      	movs	r1, #1
 8005fde:	69b8      	ldr	r0, [r7, #24]
 8005fe0:	f7ff fefe 	bl	8005de0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	78fa      	ldrb	r2, [r7, #3]
 8005fe8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005fec:	bf00      	nop
 8005fee:	3710      	adds	r7, #16
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}

08005ff4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b08e      	sub	sp, #56	@ 0x38
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
 8006000:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006002:	2300      	movs	r3, #0
 8006004:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800600a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600c:	2b00      	cmp	r3, #0
 800600e:	d10b      	bne.n	8006028 <xQueueGenericSend+0x34>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006022:	bf00      	nop
 8006024:	bf00      	nop
 8006026:	e7fd      	b.n	8006024 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d103      	bne.n	8006036 <xQueueGenericSend+0x42>
 800602e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <xQueueGenericSend+0x46>
 8006036:	2301      	movs	r3, #1
 8006038:	e000      	b.n	800603c <xQueueGenericSend+0x48>
 800603a:	2300      	movs	r3, #0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d10b      	bne.n	8006058 <xQueueGenericSend+0x64>
	__asm volatile
 8006040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	2b02      	cmp	r3, #2
 800605c:	d103      	bne.n	8006066 <xQueueGenericSend+0x72>
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <xQueueGenericSend+0x76>
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <xQueueGenericSend+0x78>
 800606a:	2300      	movs	r3, #0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10b      	bne.n	8006088 <xQueueGenericSend+0x94>
	__asm volatile
 8006070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006074:	f383 8811 	msr	BASEPRI, r3
 8006078:	f3bf 8f6f 	isb	sy
 800607c:	f3bf 8f4f 	dsb	sy
 8006080:	623b      	str	r3, [r7, #32]
}
 8006082:	bf00      	nop
 8006084:	bf00      	nop
 8006086:	e7fd      	b.n	8006084 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006088:	f001 f9ce 	bl	8007428 <xTaskGetSchedulerState>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <xQueueGenericSend+0xa4>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <xQueueGenericSend+0xa8>
 8006098:	2301      	movs	r3, #1
 800609a:	e000      	b.n	800609e <xQueueGenericSend+0xaa>
 800609c:	2300      	movs	r3, #0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10b      	bne.n	80060ba <xQueueGenericSend+0xc6>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	61fb      	str	r3, [r7, #28]
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop
 80060b8:	e7fd      	b.n	80060b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060ba:	f001 ffe5 	bl	8008088 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d302      	bcc.n	80060d0 <xQueueGenericSend+0xdc>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d129      	bne.n	8006124 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	68b9      	ldr	r1, [r7, #8]
 80060d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060d6:	f000 fa0f 	bl	80064f8 <prvCopyDataToQueue>
 80060da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d010      	beq.n	8006106 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e6:	3324      	adds	r3, #36	@ 0x24
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 ffdd 	bl	80070a8 <xTaskRemoveFromEventList>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d013      	beq.n	800611c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80060f4:	4b3f      	ldr	r3, [pc, #252]	@ (80061f4 <xQueueGenericSend+0x200>)
 80060f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	e00a      	b.n	800611c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006108:	2b00      	cmp	r3, #0
 800610a:	d007      	beq.n	800611c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800610c:	4b39      	ldr	r3, [pc, #228]	@ (80061f4 <xQueueGenericSend+0x200>)
 800610e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	f3bf 8f4f 	dsb	sy
 8006118:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800611c:	f001 ffe6 	bl	80080ec <vPortExitCritical>
				return pdPASS;
 8006120:	2301      	movs	r3, #1
 8006122:	e063      	b.n	80061ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d103      	bne.n	8006132 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800612a:	f001 ffdf 	bl	80080ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800612e:	2300      	movs	r3, #0
 8006130:	e05c      	b.n	80061ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006134:	2b00      	cmp	r3, #0
 8006136:	d106      	bne.n	8006146 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006138:	f107 0314 	add.w	r3, r7, #20
 800613c:	4618      	mov	r0, r3
 800613e:	f001 f817 	bl	8007170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006142:	2301      	movs	r3, #1
 8006144:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006146:	f001 ffd1 	bl	80080ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800614a:	f000 fd87 	bl	8006c5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800614e:	f001 ff9b 	bl	8008088 <vPortEnterCritical>
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006158:	b25b      	sxtb	r3, r3
 800615a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800615e:	d103      	bne.n	8006168 <xQueueGenericSend+0x174>
 8006160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006162:	2200      	movs	r2, #0
 8006164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800616e:	b25b      	sxtb	r3, r3
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006174:	d103      	bne.n	800617e <xQueueGenericSend+0x18a>
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800617e:	f001 ffb5 	bl	80080ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006182:	1d3a      	adds	r2, r7, #4
 8006184:	f107 0314 	add.w	r3, r7, #20
 8006188:	4611      	mov	r1, r2
 800618a:	4618      	mov	r0, r3
 800618c:	f001 f806 	bl	800719c <xTaskCheckForTimeOut>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d124      	bne.n	80061e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006196:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006198:	f000 faa6 	bl	80066e8 <prvIsQueueFull>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d018      	beq.n	80061d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	3310      	adds	r3, #16
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	4611      	mov	r1, r2
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 ff2a 	bl	8007004 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80061b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061b2:	f000 fa31 	bl	8006618 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80061b6:	f000 fd5f 	bl	8006c78 <xTaskResumeAll>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f47f af7c 	bne.w	80060ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80061c2:	4b0c      	ldr	r3, [pc, #48]	@ (80061f4 <xQueueGenericSend+0x200>)
 80061c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061c8:	601a      	str	r2, [r3, #0]
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	e772      	b.n	80060ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80061d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061d6:	f000 fa1f 	bl	8006618 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80061da:	f000 fd4d 	bl	8006c78 <xTaskResumeAll>
 80061de:	e76c      	b.n	80060ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80061e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061e2:	f000 fa19 	bl	8006618 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061e6:	f000 fd47 	bl	8006c78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80061ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3738      	adds	r7, #56	@ 0x38
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	e000ed04 	.word	0xe000ed04

080061f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b090      	sub	sp, #64	@ 0x40
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
 8006204:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800620a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10b      	bne.n	8006228 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006214:	f383 8811 	msr	BASEPRI, r3
 8006218:	f3bf 8f6f 	isb	sy
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006222:	bf00      	nop
 8006224:	bf00      	nop
 8006226:	e7fd      	b.n	8006224 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d103      	bne.n	8006236 <xQueueGenericSendFromISR+0x3e>
 800622e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <xQueueGenericSendFromISR+0x42>
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <xQueueGenericSendFromISR+0x44>
 800623a:	2300      	movs	r3, #0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d10b      	bne.n	8006258 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006252:	bf00      	nop
 8006254:	bf00      	nop
 8006256:	e7fd      	b.n	8006254 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b02      	cmp	r3, #2
 800625c:	d103      	bne.n	8006266 <xQueueGenericSendFromISR+0x6e>
 800625e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006262:	2b01      	cmp	r3, #1
 8006264:	d101      	bne.n	800626a <xQueueGenericSendFromISR+0x72>
 8006266:	2301      	movs	r3, #1
 8006268:	e000      	b.n	800626c <xQueueGenericSendFromISR+0x74>
 800626a:	2300      	movs	r3, #0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10b      	bne.n	8006288 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	623b      	str	r3, [r7, #32]
}
 8006282:	bf00      	nop
 8006284:	bf00      	nop
 8006286:	e7fd      	b.n	8006284 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006288:	f001 ffde 	bl	8008248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800628c:	f3ef 8211 	mrs	r2, BASEPRI
 8006290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	61fa      	str	r2, [r7, #28]
 80062a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80062a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d302      	bcc.n	80062ba <xQueueGenericSendFromISR+0xc2>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d12f      	bne.n	800631a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80062ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	68b9      	ldr	r1, [r7, #8]
 80062ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80062d0:	f000 f912 	bl	80064f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80062d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80062d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062dc:	d112      	bne.n	8006304 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d016      	beq.n	8006314 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e8:	3324      	adds	r3, #36	@ 0x24
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fedc 	bl	80070a8 <xTaskRemoveFromEventList>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00e      	beq.n	8006314 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00b      	beq.n	8006314 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	601a      	str	r2, [r3, #0]
 8006302:	e007      	b.n	8006314 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006304:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006308:	3301      	adds	r3, #1
 800630a:	b2db      	uxtb	r3, r3
 800630c:	b25a      	sxtb	r2, r3
 800630e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006314:	2301      	movs	r3, #1
 8006316:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006318:	e001      	b.n	800631e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800631a:	2300      	movs	r3, #0
 800631c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800631e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006320:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006328:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800632a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800632c:	4618      	mov	r0, r3
 800632e:	3740      	adds	r7, #64	@ 0x40
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b08c      	sub	sp, #48	@ 0x30
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006340:	2300      	movs	r3, #0
 8006342:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634a:	2b00      	cmp	r3, #0
 800634c:	d10b      	bne.n	8006366 <xQueueReceive+0x32>
	__asm volatile
 800634e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	623b      	str	r3, [r7, #32]
}
 8006360:	bf00      	nop
 8006362:	bf00      	nop
 8006364:	e7fd      	b.n	8006362 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d103      	bne.n	8006374 <xQueueReceive+0x40>
 800636c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <xQueueReceive+0x44>
 8006374:	2301      	movs	r3, #1
 8006376:	e000      	b.n	800637a <xQueueReceive+0x46>
 8006378:	2300      	movs	r3, #0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10b      	bne.n	8006396 <xQueueReceive+0x62>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	61fb      	str	r3, [r7, #28]
}
 8006390:	bf00      	nop
 8006392:	bf00      	nop
 8006394:	e7fd      	b.n	8006392 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006396:	f001 f847 	bl	8007428 <xTaskGetSchedulerState>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	d102      	bne.n	80063a6 <xQueueReceive+0x72>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <xQueueReceive+0x76>
 80063a6:	2301      	movs	r3, #1
 80063a8:	e000      	b.n	80063ac <xQueueReceive+0x78>
 80063aa:	2300      	movs	r3, #0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10b      	bne.n	80063c8 <xQueueReceive+0x94>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	61bb      	str	r3, [r7, #24]
}
 80063c2:	bf00      	nop
 80063c4:	bf00      	nop
 80063c6:	e7fd      	b.n	80063c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063c8:	f001 fe5e 	bl	8008088 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d01f      	beq.n	8006418 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063d8:	68b9      	ldr	r1, [r7, #8]
 80063da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063dc:	f000 f8f6 	bl	80065cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e2:	1e5a      	subs	r2, r3, #1
 80063e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00f      	beq.n	8006410 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f2:	3310      	adds	r3, #16
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 fe57 	bl	80070a8 <xTaskRemoveFromEventList>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d007      	beq.n	8006410 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006400:	4b3c      	ldr	r3, [pc, #240]	@ (80064f4 <xQueueReceive+0x1c0>)
 8006402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006410:	f001 fe6c 	bl	80080ec <vPortExitCritical>
				return pdPASS;
 8006414:	2301      	movs	r3, #1
 8006416:	e069      	b.n	80064ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d103      	bne.n	8006426 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800641e:	f001 fe65 	bl	80080ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006422:	2300      	movs	r3, #0
 8006424:	e062      	b.n	80064ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006428:	2b00      	cmp	r3, #0
 800642a:	d106      	bne.n	800643a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800642c:	f107 0310 	add.w	r3, r7, #16
 8006430:	4618      	mov	r0, r3
 8006432:	f000 fe9d 	bl	8007170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006436:	2301      	movs	r3, #1
 8006438:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800643a:	f001 fe57 	bl	80080ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800643e:	f000 fc0d 	bl	8006c5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006442:	f001 fe21 	bl	8008088 <vPortEnterCritical>
 8006446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800644c:	b25b      	sxtb	r3, r3
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d103      	bne.n	800645c <xQueueReceive+0x128>
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006462:	b25b      	sxtb	r3, r3
 8006464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006468:	d103      	bne.n	8006472 <xQueueReceive+0x13e>
 800646a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006472:	f001 fe3b 	bl	80080ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006476:	1d3a      	adds	r2, r7, #4
 8006478:	f107 0310 	add.w	r3, r7, #16
 800647c:	4611      	mov	r1, r2
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fe8c 	bl	800719c <xTaskCheckForTimeOut>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d123      	bne.n	80064d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800648a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800648c:	f000 f916 	bl	80066bc <prvIsQueueEmpty>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d017      	beq.n	80064c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	3324      	adds	r3, #36	@ 0x24
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	4611      	mov	r1, r2
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fdb0 	bl	8007004 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80064a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064a6:	f000 f8b7 	bl	8006618 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80064aa:	f000 fbe5 	bl	8006c78 <xTaskResumeAll>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d189      	bne.n	80063c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80064b4:	4b0f      	ldr	r3, [pc, #60]	@ (80064f4 <xQueueReceive+0x1c0>)
 80064b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ba:	601a      	str	r2, [r3, #0]
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	e780      	b.n	80063c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80064c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064c8:	f000 f8a6 	bl	8006618 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064cc:	f000 fbd4 	bl	8006c78 <xTaskResumeAll>
 80064d0:	e77a      	b.n	80063c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80064d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064d4:	f000 f8a0 	bl	8006618 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064d8:	f000 fbce 	bl	8006c78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064de:	f000 f8ed 	bl	80066bc <prvIsQueueEmpty>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f43f af6f 	beq.w	80063c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3730      	adds	r7, #48	@ 0x30
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	e000ed04 	.word	0xe000ed04

080064f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006504:	2300      	movs	r3, #0
 8006506:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10d      	bne.n	8006532 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d14d      	bne.n	80065ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	4618      	mov	r0, r3
 8006524:	f000 ff9e 	bl	8007464 <xTaskPriorityDisinherit>
 8006528:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	609a      	str	r2, [r3, #8]
 8006530:	e043      	b.n	80065ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d119      	bne.n	800656c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6858      	ldr	r0, [r3, #4]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006540:	461a      	mov	r2, r3
 8006542:	68b9      	ldr	r1, [r7, #8]
 8006544:	f002 f8dc 	bl	8008700 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006550:	441a      	add	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	685a      	ldr	r2, [r3, #4]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	429a      	cmp	r2, r3
 8006560:	d32b      	bcc.n	80065ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	605a      	str	r2, [r3, #4]
 800656a:	e026      	b.n	80065ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68d8      	ldr	r0, [r3, #12]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006574:	461a      	mov	r2, r3
 8006576:	68b9      	ldr	r1, [r7, #8]
 8006578:	f002 f8c2 	bl	8008700 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006584:	425b      	negs	r3, r3
 8006586:	441a      	add	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	429a      	cmp	r2, r3
 8006596:	d207      	bcs.n	80065a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a0:	425b      	negs	r3, r3
 80065a2:	441a      	add	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d105      	bne.n	80065ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	3b01      	subs	r3, #1
 80065b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065c2:	697b      	ldr	r3, [r7, #20]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d018      	beq.n	8006610 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e6:	441a      	add	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d303      	bcc.n	8006600 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68d9      	ldr	r1, [r3, #12]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006608:	461a      	mov	r2, r3
 800660a:	6838      	ldr	r0, [r7, #0]
 800660c:	f002 f878 	bl	8008700 <memcpy>
	}
}
 8006610:	bf00      	nop
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006620:	f001 fd32 	bl	8008088 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800662a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800662c:	e011      	b.n	8006652 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006632:	2b00      	cmp	r3, #0
 8006634:	d012      	beq.n	800665c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	3324      	adds	r3, #36	@ 0x24
 800663a:	4618      	mov	r0, r3
 800663c:	f000 fd34 	bl	80070a8 <xTaskRemoveFromEventList>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006646:	f000 fe0d 	bl	8007264 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800664a:	7bfb      	ldrb	r3, [r7, #15]
 800664c:	3b01      	subs	r3, #1
 800664e:	b2db      	uxtb	r3, r3
 8006650:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006656:	2b00      	cmp	r3, #0
 8006658:	dce9      	bgt.n	800662e <prvUnlockQueue+0x16>
 800665a:	e000      	b.n	800665e <prvUnlockQueue+0x46>
					break;
 800665c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	22ff      	movs	r2, #255	@ 0xff
 8006662:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006666:	f001 fd41 	bl	80080ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800666a:	f001 fd0d 	bl	8008088 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006674:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006676:	e011      	b.n	800669c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d012      	beq.n	80066a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	3310      	adds	r3, #16
 8006684:	4618      	mov	r0, r3
 8006686:	f000 fd0f 	bl	80070a8 <xTaskRemoveFromEventList>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d001      	beq.n	8006694 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006690:	f000 fde8 	bl	8007264 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006694:	7bbb      	ldrb	r3, [r7, #14]
 8006696:	3b01      	subs	r3, #1
 8006698:	b2db      	uxtb	r3, r3
 800669a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800669c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dce9      	bgt.n	8006678 <prvUnlockQueue+0x60>
 80066a4:	e000      	b.n	80066a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80066a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	22ff      	movs	r2, #255	@ 0xff
 80066ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80066b0:	f001 fd1c 	bl	80080ec <vPortExitCritical>
}
 80066b4:	bf00      	nop
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066c4:	f001 fce0 	bl	8008088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d102      	bne.n	80066d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066d0:	2301      	movs	r3, #1
 80066d2:	60fb      	str	r3, [r7, #12]
 80066d4:	e001      	b.n	80066da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066d6:	2300      	movs	r3, #0
 80066d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066da:	f001 fd07 	bl	80080ec <vPortExitCritical>

	return xReturn;
 80066de:	68fb      	ldr	r3, [r7, #12]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066f0:	f001 fcca 	bl	8008088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d102      	bne.n	8006706 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006700:	2301      	movs	r3, #1
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	e001      	b.n	800670a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800670a:	f001 fcef 	bl	80080ec <vPortExitCritical>

	return xReturn;
 800670e:	68fb      	ldr	r3, [r7, #12]
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006722:	2300      	movs	r3, #0
 8006724:	60fb      	str	r3, [r7, #12]
 8006726:	e014      	b.n	8006752 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006728:	4a0f      	ldr	r2, [pc, #60]	@ (8006768 <vQueueAddToRegistry+0x50>)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d10b      	bne.n	800674c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006734:	490c      	ldr	r1, [pc, #48]	@ (8006768 <vQueueAddToRegistry+0x50>)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800673e:	4a0a      	ldr	r2, [pc, #40]	@ (8006768 <vQueueAddToRegistry+0x50>)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	4413      	add	r3, r2
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800674a:	e006      	b.n	800675a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	3301      	adds	r3, #1
 8006750:	60fb      	str	r3, [r7, #12]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2b07      	cmp	r3, #7
 8006756:	d9e7      	bls.n	8006728 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006758:	bf00      	nop
 800675a:	bf00      	nop
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	200009b0 	.word	0x200009b0

0800676c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800677c:	f001 fc84 	bl	8008088 <vPortEnterCritical>
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006786:	b25b      	sxtb	r3, r3
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d103      	bne.n	8006796 <vQueueWaitForMessageRestricted+0x2a>
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800679c:	b25b      	sxtb	r3, r3
 800679e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a2:	d103      	bne.n	80067ac <vQueueWaitForMessageRestricted+0x40>
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067ac:	f001 fc9e 	bl	80080ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d106      	bne.n	80067c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	3324      	adds	r3, #36	@ 0x24
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	68b9      	ldr	r1, [r7, #8]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 fc45 	bl	8007050 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80067c6:	6978      	ldr	r0, [r7, #20]
 80067c8:	f7ff ff26 	bl	8006618 <prvUnlockQueue>
	}
 80067cc:	bf00      	nop
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b08e      	sub	sp, #56	@ 0x38
 80067d8:	af04      	add	r7, sp, #16
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
 80067e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10b      	bne.n	8006800 <xTaskCreateStatic+0x2c>
	__asm volatile
 80067e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	623b      	str	r3, [r7, #32]
}
 80067fa:	bf00      	nop
 80067fc:	bf00      	nop
 80067fe:	e7fd      	b.n	80067fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006802:	2b00      	cmp	r3, #0
 8006804:	d10b      	bne.n	800681e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680a:	f383 8811 	msr	BASEPRI, r3
 800680e:	f3bf 8f6f 	isb	sy
 8006812:	f3bf 8f4f 	dsb	sy
 8006816:	61fb      	str	r3, [r7, #28]
}
 8006818:	bf00      	nop
 800681a:	bf00      	nop
 800681c:	e7fd      	b.n	800681a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800681e:	235c      	movs	r3, #92	@ 0x5c
 8006820:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	2b5c      	cmp	r3, #92	@ 0x5c
 8006826:	d00b      	beq.n	8006840 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	61bb      	str	r3, [r7, #24]
}
 800683a:	bf00      	nop
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006840:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006844:	2b00      	cmp	r3, #0
 8006846:	d01e      	beq.n	8006886 <xTaskCreateStatic+0xb2>
 8006848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684a:	2b00      	cmp	r3, #0
 800684c:	d01b      	beq.n	8006886 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800684e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006850:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006854:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006856:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685a:	2202      	movs	r2, #2
 800685c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006860:	2300      	movs	r3, #0
 8006862:	9303      	str	r3, [sp, #12]
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	9302      	str	r3, [sp, #8]
 8006868:	f107 0314 	add.w	r3, r7, #20
 800686c:	9301      	str	r3, [sp, #4]
 800686e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	68b9      	ldr	r1, [r7, #8]
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f000 f850 	bl	800691e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800687e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006880:	f000 f8de 	bl	8006a40 <prvAddNewTaskToReadyList>
 8006884:	e001      	b.n	800688a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006886:	2300      	movs	r3, #0
 8006888:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800688a:	697b      	ldr	r3, [r7, #20]
	}
 800688c:	4618      	mov	r0, r3
 800688e:	3728      	adds	r7, #40	@ 0x28
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006894:	b580      	push	{r7, lr}
 8006896:	b08c      	sub	sp, #48	@ 0x30
 8006898:	af04      	add	r7, sp, #16
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	603b      	str	r3, [r7, #0]
 80068a0:	4613      	mov	r3, r2
 80068a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80068a4:	88fb      	ldrh	r3, [r7, #6]
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4618      	mov	r0, r3
 80068aa:	f001 fd0f 	bl	80082cc <pvPortMalloc>
 80068ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00e      	beq.n	80068d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80068b6:	205c      	movs	r0, #92	@ 0x5c
 80068b8:	f001 fd08 	bl	80082cc <pvPortMalloc>
 80068bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d003      	beq.n	80068cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80068ca:	e005      	b.n	80068d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068cc:	6978      	ldr	r0, [r7, #20]
 80068ce:	f001 fdcb 	bl	8008468 <vPortFree>
 80068d2:	e001      	b.n	80068d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d017      	beq.n	800690e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068e6:	88fa      	ldrh	r2, [r7, #6]
 80068e8:	2300      	movs	r3, #0
 80068ea:	9303      	str	r3, [sp, #12]
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	9302      	str	r3, [sp, #8]
 80068f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f2:	9301      	str	r3, [sp, #4]
 80068f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	68b9      	ldr	r1, [r7, #8]
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 f80e 	bl	800691e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006902:	69f8      	ldr	r0, [r7, #28]
 8006904:	f000 f89c 	bl	8006a40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006908:	2301      	movs	r3, #1
 800690a:	61bb      	str	r3, [r7, #24]
 800690c:	e002      	b.n	8006914 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800690e:	f04f 33ff 	mov.w	r3, #4294967295
 8006912:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006914:	69bb      	ldr	r3, [r7, #24]
	}
 8006916:	4618      	mov	r0, r3
 8006918:	3720      	adds	r7, #32
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b088      	sub	sp, #32
 8006922:	af00      	add	r7, sp, #0
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	607a      	str	r2, [r7, #4]
 800692a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800692c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	461a      	mov	r2, r3
 8006936:	21a5      	movs	r1, #165	@ 0xa5
 8006938:	f001 feb6 	bl	80086a8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800693c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006946:	3b01      	subs	r3, #1
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4413      	add	r3, r2
 800694c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	f023 0307 	bic.w	r3, r3, #7
 8006954:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00b      	beq.n	8006978 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	617b      	str	r3, [r7, #20]
}
 8006972:	bf00      	nop
 8006974:	bf00      	nop
 8006976:	e7fd      	b.n	8006974 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d01f      	beq.n	80069be <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800697e:	2300      	movs	r3, #0
 8006980:	61fb      	str	r3, [r7, #28]
 8006982:	e012      	b.n	80069aa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	4413      	add	r3, r2
 800698a:	7819      	ldrb	r1, [r3, #0]
 800698c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	4413      	add	r3, r2
 8006992:	3334      	adds	r3, #52	@ 0x34
 8006994:	460a      	mov	r2, r1
 8006996:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	4413      	add	r3, r2
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d006      	beq.n	80069b2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	3301      	adds	r3, #1
 80069a8:	61fb      	str	r3, [r7, #28]
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	2b0f      	cmp	r3, #15
 80069ae:	d9e9      	bls.n	8006984 <prvInitialiseNewTask+0x66>
 80069b0:	e000      	b.n	80069b4 <prvInitialiseNewTask+0x96>
			{
				break;
 80069b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80069b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069bc:	e003      	b.n	80069c6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80069be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c8:	2b37      	cmp	r3, #55	@ 0x37
 80069ca:	d901      	bls.n	80069d0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069cc:	2337      	movs	r3, #55	@ 0x37
 80069ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069da:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80069dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069de:	2200      	movs	r2, #0
 80069e0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e4:	3304      	adds	r3, #4
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7ff f966 	bl	8005cb8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ee:	3318      	adds	r3, #24
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7ff f961 	bl	8005cb8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a04:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a0a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0e:	2200      	movs	r2, #0
 8006a10:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a1a:	683a      	ldr	r2, [r7, #0]
 8006a1c:	68f9      	ldr	r1, [r7, #12]
 8006a1e:	69b8      	ldr	r0, [r7, #24]
 8006a20:	f001 f9fe 	bl	8007e20 <pxPortInitialiseStack>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d002      	beq.n	8006a36 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a36:	bf00      	nop
 8006a38:	3720      	adds	r7, #32
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
	...

08006a40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a48:	f001 fb1e 	bl	8008088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8006b04 <prvAddNewTaskToReadyList+0xc4>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	3301      	adds	r3, #1
 8006a52:	4a2c      	ldr	r2, [pc, #176]	@ (8006b04 <prvAddNewTaskToReadyList+0xc4>)
 8006a54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a56:	4b2c      	ldr	r3, [pc, #176]	@ (8006b08 <prvAddNewTaskToReadyList+0xc8>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d109      	bne.n	8006a72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006b08 <prvAddNewTaskToReadyList+0xc8>)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a64:	4b27      	ldr	r3, [pc, #156]	@ (8006b04 <prvAddNewTaskToReadyList+0xc4>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d110      	bne.n	8006a8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a6c:	f000 fc1e 	bl	80072ac <prvInitialiseTaskLists>
 8006a70:	e00d      	b.n	8006a8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a72:	4b26      	ldr	r3, [pc, #152]	@ (8006b0c <prvAddNewTaskToReadyList+0xcc>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d109      	bne.n	8006a8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a7a:	4b23      	ldr	r3, [pc, #140]	@ (8006b08 <prvAddNewTaskToReadyList+0xc8>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d802      	bhi.n	8006a8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a88:	4a1f      	ldr	r2, [pc, #124]	@ (8006b08 <prvAddNewTaskToReadyList+0xc8>)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a8e:	4b20      	ldr	r3, [pc, #128]	@ (8006b10 <prvAddNewTaskToReadyList+0xd0>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3301      	adds	r3, #1
 8006a94:	4a1e      	ldr	r2, [pc, #120]	@ (8006b10 <prvAddNewTaskToReadyList+0xd0>)
 8006a96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a98:	4b1d      	ldr	r3, [pc, #116]	@ (8006b10 <prvAddNewTaskToReadyList+0xd0>)
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8006b14 <prvAddNewTaskToReadyList+0xd4>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d903      	bls.n	8006ab4 <prvAddNewTaskToReadyList+0x74>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab0:	4a18      	ldr	r2, [pc, #96]	@ (8006b14 <prvAddNewTaskToReadyList+0xd4>)
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab8:	4613      	mov	r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	4a15      	ldr	r2, [pc, #84]	@ (8006b18 <prvAddNewTaskToReadyList+0xd8>)
 8006ac2:	441a      	add	r2, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	3304      	adds	r3, #4
 8006ac8:	4619      	mov	r1, r3
 8006aca:	4610      	mov	r0, r2
 8006acc:	f7ff f901 	bl	8005cd2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ad0:	f001 fb0c 	bl	80080ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8006b0c <prvAddNewTaskToReadyList+0xcc>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00e      	beq.n	8006afa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006adc:	4b0a      	ldr	r3, [pc, #40]	@ (8006b08 <prvAddNewTaskToReadyList+0xc8>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d207      	bcs.n	8006afa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006aea:	4b0c      	ldr	r3, [pc, #48]	@ (8006b1c <prvAddNewTaskToReadyList+0xdc>)
 8006aec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006af0:	601a      	str	r2, [r3, #0]
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006afa:	bf00      	nop
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	20000ec4 	.word	0x20000ec4
 8006b08:	200009f0 	.word	0x200009f0
 8006b0c:	20000ed0 	.word	0x20000ed0
 8006b10:	20000ee0 	.word	0x20000ee0
 8006b14:	20000ecc 	.word	0x20000ecc
 8006b18:	200009f4 	.word	0x200009f4
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d018      	beq.n	8006b64 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b32:	4b14      	ldr	r3, [pc, #80]	@ (8006b84 <vTaskDelay+0x64>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00b      	beq.n	8006b52 <vTaskDelay+0x32>
	__asm volatile
 8006b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3e:	f383 8811 	msr	BASEPRI, r3
 8006b42:	f3bf 8f6f 	isb	sy
 8006b46:	f3bf 8f4f 	dsb	sy
 8006b4a:	60bb      	str	r3, [r7, #8]
}
 8006b4c:	bf00      	nop
 8006b4e:	bf00      	nop
 8006b50:	e7fd      	b.n	8006b4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b52:	f000 f883 	bl	8006c5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b56:	2100      	movs	r1, #0
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fcf3 	bl	8007544 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b5e:	f000 f88b 	bl	8006c78 <xTaskResumeAll>
 8006b62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d107      	bne.n	8006b7a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006b6a:	4b07      	ldr	r3, [pc, #28]	@ (8006b88 <vTaskDelay+0x68>)
 8006b6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b7a:	bf00      	nop
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	20000eec 	.word	0x20000eec
 8006b88:	e000ed04 	.word	0xe000ed04

08006b8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b08a      	sub	sp, #40	@ 0x28
 8006b90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b96:	2300      	movs	r3, #0
 8006b98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b9a:	463a      	mov	r2, r7
 8006b9c:	1d39      	adds	r1, r7, #4
 8006b9e:	f107 0308 	add.w	r3, r7, #8
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7ff f834 	bl	8005c10 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ba8:	6839      	ldr	r1, [r7, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	9202      	str	r2, [sp, #8]
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	460a      	mov	r2, r1
 8006bba:	4922      	ldr	r1, [pc, #136]	@ (8006c44 <vTaskStartScheduler+0xb8>)
 8006bbc:	4822      	ldr	r0, [pc, #136]	@ (8006c48 <vTaskStartScheduler+0xbc>)
 8006bbe:	f7ff fe09 	bl	80067d4 <xTaskCreateStatic>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	4a21      	ldr	r2, [pc, #132]	@ (8006c4c <vTaskStartScheduler+0xc0>)
 8006bc6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bc8:	4b20      	ldr	r3, [pc, #128]	@ (8006c4c <vTaskStartScheduler+0xc0>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	617b      	str	r3, [r7, #20]
 8006bd4:	e001      	b.n	8006bda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d102      	bne.n	8006be6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006be0:	f000 fd04 	bl	80075ec <xTimerCreateTimerTask>
 8006be4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d116      	bne.n	8006c1a <vTaskStartScheduler+0x8e>
	__asm volatile
 8006bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf0:	f383 8811 	msr	BASEPRI, r3
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	f3bf 8f4f 	dsb	sy
 8006bfc:	613b      	str	r3, [r7, #16]
}
 8006bfe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c00:	4b13      	ldr	r3, [pc, #76]	@ (8006c50 <vTaskStartScheduler+0xc4>)
 8006c02:	f04f 32ff 	mov.w	r2, #4294967295
 8006c06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c08:	4b12      	ldr	r3, [pc, #72]	@ (8006c54 <vTaskStartScheduler+0xc8>)
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c0e:	4b12      	ldr	r3, [pc, #72]	@ (8006c58 <vTaskStartScheduler+0xcc>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c14:	f001 f994 	bl	8007f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c18:	e00f      	b.n	8006c3a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c20:	d10b      	bne.n	8006c3a <vTaskStartScheduler+0xae>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	60fb      	str	r3, [r7, #12]
}
 8006c34:	bf00      	nop
 8006c36:	bf00      	nop
 8006c38:	e7fd      	b.n	8006c36 <vTaskStartScheduler+0xaa>
}
 8006c3a:	bf00      	nop
 8006c3c:	3718      	adds	r7, #24
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	080087fc 	.word	0x080087fc
 8006c48:	0800727d 	.word	0x0800727d
 8006c4c:	20000ee8 	.word	0x20000ee8
 8006c50:	20000ee4 	.word	0x20000ee4
 8006c54:	20000ed0 	.word	0x20000ed0
 8006c58:	20000ec8 	.word	0x20000ec8

08006c5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006c60:	4b04      	ldr	r3, [pc, #16]	@ (8006c74 <vTaskSuspendAll+0x18>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3301      	adds	r3, #1
 8006c66:	4a03      	ldr	r2, [pc, #12]	@ (8006c74 <vTaskSuspendAll+0x18>)
 8006c68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006c6a:	bf00      	nop
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	20000eec 	.word	0x20000eec

08006c78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b084      	sub	sp, #16
 8006c7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c82:	2300      	movs	r3, #0
 8006c84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c86:	4b42      	ldr	r3, [pc, #264]	@ (8006d90 <xTaskResumeAll+0x118>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10b      	bne.n	8006ca6 <xTaskResumeAll+0x2e>
	__asm volatile
 8006c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c92:	f383 8811 	msr	BASEPRI, r3
 8006c96:	f3bf 8f6f 	isb	sy
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	603b      	str	r3, [r7, #0]
}
 8006ca0:	bf00      	nop
 8006ca2:	bf00      	nop
 8006ca4:	e7fd      	b.n	8006ca2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ca6:	f001 f9ef 	bl	8008088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006caa:	4b39      	ldr	r3, [pc, #228]	@ (8006d90 <xTaskResumeAll+0x118>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	4a37      	ldr	r2, [pc, #220]	@ (8006d90 <xTaskResumeAll+0x118>)
 8006cb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cb4:	4b36      	ldr	r3, [pc, #216]	@ (8006d90 <xTaskResumeAll+0x118>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d162      	bne.n	8006d82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cbc:	4b35      	ldr	r3, [pc, #212]	@ (8006d94 <xTaskResumeAll+0x11c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d05e      	beq.n	8006d82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cc4:	e02f      	b.n	8006d26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cc6:	4b34      	ldr	r3, [pc, #208]	@ (8006d98 <xTaskResumeAll+0x120>)
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	3318      	adds	r3, #24
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7ff f85a 	bl	8005d8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7ff f855 	bl	8005d8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce6:	4b2d      	ldr	r3, [pc, #180]	@ (8006d9c <xTaskResumeAll+0x124>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d903      	bls.n	8006cf6 <xTaskResumeAll+0x7e>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8006d9c <xTaskResumeAll+0x124>)
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4a27      	ldr	r2, [pc, #156]	@ (8006da0 <xTaskResumeAll+0x128>)
 8006d04:	441a      	add	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	3304      	adds	r3, #4
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	4610      	mov	r0, r2
 8006d0e:	f7fe ffe0 	bl	8005cd2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d16:	4b23      	ldr	r3, [pc, #140]	@ (8006da4 <xTaskResumeAll+0x12c>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d302      	bcc.n	8006d26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d20:	4b21      	ldr	r3, [pc, #132]	@ (8006da8 <xTaskResumeAll+0x130>)
 8006d22:	2201      	movs	r2, #1
 8006d24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d26:	4b1c      	ldr	r3, [pc, #112]	@ (8006d98 <xTaskResumeAll+0x120>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1cb      	bne.n	8006cc6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d001      	beq.n	8006d38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d34:	f000 fb58 	bl	80073e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d38:	4b1c      	ldr	r3, [pc, #112]	@ (8006dac <xTaskResumeAll+0x134>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d010      	beq.n	8006d66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d44:	f000 f846 	bl	8006dd4 <xTaskIncrementTick>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d002      	beq.n	8006d54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006d4e:	4b16      	ldr	r3, [pc, #88]	@ (8006da8 <xTaskResumeAll+0x130>)
 8006d50:	2201      	movs	r2, #1
 8006d52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3b01      	subs	r3, #1
 8006d58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1f1      	bne.n	8006d44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006d60:	4b12      	ldr	r3, [pc, #72]	@ (8006dac <xTaskResumeAll+0x134>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d66:	4b10      	ldr	r3, [pc, #64]	@ (8006da8 <xTaskResumeAll+0x130>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d009      	beq.n	8006d82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d72:	4b0f      	ldr	r3, [pc, #60]	@ (8006db0 <xTaskResumeAll+0x138>)
 8006d74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d82:	f001 f9b3 	bl	80080ec <vPortExitCritical>

	return xAlreadyYielded;
 8006d86:	68bb      	ldr	r3, [r7, #8]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	20000eec 	.word	0x20000eec
 8006d94:	20000ec4 	.word	0x20000ec4
 8006d98:	20000e84 	.word	0x20000e84
 8006d9c:	20000ecc 	.word	0x20000ecc
 8006da0:	200009f4 	.word	0x200009f4
 8006da4:	200009f0 	.word	0x200009f0
 8006da8:	20000ed8 	.word	0x20000ed8
 8006dac:	20000ed4 	.word	0x20000ed4
 8006db0:	e000ed04 	.word	0xe000ed04

08006db4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006dba:	4b05      	ldr	r3, [pc, #20]	@ (8006dd0 <xTaskGetTickCount+0x1c>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006dc0:	687b      	ldr	r3, [r7, #4]
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	20000ec8 	.word	0x20000ec8

08006dd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b086      	sub	sp, #24
 8006dd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dde:	4b4f      	ldr	r3, [pc, #316]	@ (8006f1c <xTaskIncrementTick+0x148>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	f040 8090 	bne.w	8006f08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006de8:	4b4d      	ldr	r3, [pc, #308]	@ (8006f20 <xTaskIncrementTick+0x14c>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	3301      	adds	r3, #1
 8006dee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006df0:	4a4b      	ldr	r2, [pc, #300]	@ (8006f20 <xTaskIncrementTick+0x14c>)
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d121      	bne.n	8006e40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006dfc:	4b49      	ldr	r3, [pc, #292]	@ (8006f24 <xTaskIncrementTick+0x150>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00b      	beq.n	8006e1e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	603b      	str	r3, [r7, #0]
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	e7fd      	b.n	8006e1a <xTaskIncrementTick+0x46>
 8006e1e:	4b41      	ldr	r3, [pc, #260]	@ (8006f24 <xTaskIncrementTick+0x150>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	60fb      	str	r3, [r7, #12]
 8006e24:	4b40      	ldr	r3, [pc, #256]	@ (8006f28 <xTaskIncrementTick+0x154>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a3e      	ldr	r2, [pc, #248]	@ (8006f24 <xTaskIncrementTick+0x150>)
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	4a3e      	ldr	r2, [pc, #248]	@ (8006f28 <xTaskIncrementTick+0x154>)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	4b3e      	ldr	r3, [pc, #248]	@ (8006f2c <xTaskIncrementTick+0x158>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	3301      	adds	r3, #1
 8006e38:	4a3c      	ldr	r2, [pc, #240]	@ (8006f2c <xTaskIncrementTick+0x158>)
 8006e3a:	6013      	str	r3, [r2, #0]
 8006e3c:	f000 fad4 	bl	80073e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e40:	4b3b      	ldr	r3, [pc, #236]	@ (8006f30 <xTaskIncrementTick+0x15c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d349      	bcc.n	8006ede <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e4a:	4b36      	ldr	r3, [pc, #216]	@ (8006f24 <xTaskIncrementTick+0x150>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d104      	bne.n	8006e5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e54:	4b36      	ldr	r3, [pc, #216]	@ (8006f30 <xTaskIncrementTick+0x15c>)
 8006e56:	f04f 32ff 	mov.w	r2, #4294967295
 8006e5a:	601a      	str	r2, [r3, #0]
					break;
 8006e5c:	e03f      	b.n	8006ede <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e5e:	4b31      	ldr	r3, [pc, #196]	@ (8006f24 <xTaskIncrementTick+0x150>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d203      	bcs.n	8006e7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e76:	4a2e      	ldr	r2, [pc, #184]	@ (8006f30 <xTaskIncrementTick+0x15c>)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e7c:	e02f      	b.n	8006ede <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	3304      	adds	r3, #4
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7fe ff82 	bl	8005d8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d004      	beq.n	8006e9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	3318      	adds	r3, #24
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7fe ff79 	bl	8005d8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e9e:	4b25      	ldr	r3, [pc, #148]	@ (8006f34 <xTaskIncrementTick+0x160>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d903      	bls.n	8006eae <xTaskIncrementTick+0xda>
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eaa:	4a22      	ldr	r2, [pc, #136]	@ (8006f34 <xTaskIncrementTick+0x160>)
 8006eac:	6013      	str	r3, [r2, #0]
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4413      	add	r3, r2
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4a1f      	ldr	r2, [pc, #124]	@ (8006f38 <xTaskIncrementTick+0x164>)
 8006ebc:	441a      	add	r2, r3
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f7fe ff04 	bl	8005cd2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ece:	4b1b      	ldr	r3, [pc, #108]	@ (8006f3c <xTaskIncrementTick+0x168>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d3b8      	bcc.n	8006e4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006edc:	e7b5      	b.n	8006e4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ede:	4b17      	ldr	r3, [pc, #92]	@ (8006f3c <xTaskIncrementTick+0x168>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ee4:	4914      	ldr	r1, [pc, #80]	@ (8006f38 <xTaskIncrementTick+0x164>)
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	4413      	add	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	440b      	add	r3, r1
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d901      	bls.n	8006efa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006efa:	4b11      	ldr	r3, [pc, #68]	@ (8006f40 <xTaskIncrementTick+0x16c>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d007      	beq.n	8006f12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006f02:	2301      	movs	r3, #1
 8006f04:	617b      	str	r3, [r7, #20]
 8006f06:	e004      	b.n	8006f12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f08:	4b0e      	ldr	r3, [pc, #56]	@ (8006f44 <xTaskIncrementTick+0x170>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	4a0d      	ldr	r2, [pc, #52]	@ (8006f44 <xTaskIncrementTick+0x170>)
 8006f10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f12:	697b      	ldr	r3, [r7, #20]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3718      	adds	r7, #24
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	20000eec 	.word	0x20000eec
 8006f20:	20000ec8 	.word	0x20000ec8
 8006f24:	20000e7c 	.word	0x20000e7c
 8006f28:	20000e80 	.word	0x20000e80
 8006f2c:	20000edc 	.word	0x20000edc
 8006f30:	20000ee4 	.word	0x20000ee4
 8006f34:	20000ecc 	.word	0x20000ecc
 8006f38:	200009f4 	.word	0x200009f4
 8006f3c:	200009f0 	.word	0x200009f0
 8006f40:	20000ed8 	.word	0x20000ed8
 8006f44:	20000ed4 	.word	0x20000ed4

08006f48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f4e:	4b28      	ldr	r3, [pc, #160]	@ (8006ff0 <vTaskSwitchContext+0xa8>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d003      	beq.n	8006f5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f56:	4b27      	ldr	r3, [pc, #156]	@ (8006ff4 <vTaskSwitchContext+0xac>)
 8006f58:	2201      	movs	r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f5c:	e042      	b.n	8006fe4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006f5e:	4b25      	ldr	r3, [pc, #148]	@ (8006ff4 <vTaskSwitchContext+0xac>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f64:	4b24      	ldr	r3, [pc, #144]	@ (8006ff8 <vTaskSwitchContext+0xb0>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	60fb      	str	r3, [r7, #12]
 8006f6a:	e011      	b.n	8006f90 <vTaskSwitchContext+0x48>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10b      	bne.n	8006f8a <vTaskSwitchContext+0x42>
	__asm volatile
 8006f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f76:	f383 8811 	msr	BASEPRI, r3
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	607b      	str	r3, [r7, #4]
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	e7fd      	b.n	8006f86 <vTaskSwitchContext+0x3e>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	60fb      	str	r3, [r7, #12]
 8006f90:	491a      	ldr	r1, [pc, #104]	@ (8006ffc <vTaskSwitchContext+0xb4>)
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	4613      	mov	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d0e3      	beq.n	8006f6c <vTaskSwitchContext+0x24>
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	4413      	add	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	4a13      	ldr	r2, [pc, #76]	@ (8006ffc <vTaskSwitchContext+0xb4>)
 8006fb0:	4413      	add	r3, r2
 8006fb2:	60bb      	str	r3, [r7, #8]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	605a      	str	r2, [r3, #4]
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	685a      	ldr	r2, [r3, #4]
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	3308      	adds	r3, #8
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d104      	bne.n	8006fd4 <vTaskSwitchContext+0x8c>
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	605a      	str	r2, [r3, #4]
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	4a09      	ldr	r2, [pc, #36]	@ (8007000 <vTaskSwitchContext+0xb8>)
 8006fdc:	6013      	str	r3, [r2, #0]
 8006fde:	4a06      	ldr	r2, [pc, #24]	@ (8006ff8 <vTaskSwitchContext+0xb0>)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6013      	str	r3, [r2, #0]
}
 8006fe4:	bf00      	nop
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr
 8006ff0:	20000eec 	.word	0x20000eec
 8006ff4:	20000ed8 	.word	0x20000ed8
 8006ff8:	20000ecc 	.word	0x20000ecc
 8006ffc:	200009f4 	.word	0x200009f4
 8007000:	200009f0 	.word	0x200009f0

08007004 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10b      	bne.n	800702c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007018:	f383 8811 	msr	BASEPRI, r3
 800701c:	f3bf 8f6f 	isb	sy
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	60fb      	str	r3, [r7, #12]
}
 8007026:	bf00      	nop
 8007028:	bf00      	nop
 800702a:	e7fd      	b.n	8007028 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800702c:	4b07      	ldr	r3, [pc, #28]	@ (800704c <vTaskPlaceOnEventList+0x48>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	3318      	adds	r3, #24
 8007032:	4619      	mov	r1, r3
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7fe fe70 	bl	8005d1a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800703a:	2101      	movs	r1, #1
 800703c:	6838      	ldr	r0, [r7, #0]
 800703e:	f000 fa81 	bl	8007544 <prvAddCurrentTaskToDelayedList>
}
 8007042:	bf00      	nop
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	200009f0 	.word	0x200009f0

08007050 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10b      	bne.n	800707a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007066:	f383 8811 	msr	BASEPRI, r3
 800706a:	f3bf 8f6f 	isb	sy
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	617b      	str	r3, [r7, #20]
}
 8007074:	bf00      	nop
 8007076:	bf00      	nop
 8007078:	e7fd      	b.n	8007076 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800707a:	4b0a      	ldr	r3, [pc, #40]	@ (80070a4 <vTaskPlaceOnEventListRestricted+0x54>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3318      	adds	r3, #24
 8007080:	4619      	mov	r1, r3
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f7fe fe25 	bl	8005cd2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d002      	beq.n	8007094 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800708e:	f04f 33ff 	mov.w	r3, #4294967295
 8007092:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007094:	6879      	ldr	r1, [r7, #4]
 8007096:	68b8      	ldr	r0, [r7, #8]
 8007098:	f000 fa54 	bl	8007544 <prvAddCurrentTaskToDelayedList>
	}
 800709c:	bf00      	nop
 800709e:	3718      	adds	r7, #24
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	200009f0 	.word	0x200009f0

080070a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b086      	sub	sp, #24
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10b      	bne.n	80070d6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80070be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c2:	f383 8811 	msr	BASEPRI, r3
 80070c6:	f3bf 8f6f 	isb	sy
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	60fb      	str	r3, [r7, #12]
}
 80070d0:	bf00      	nop
 80070d2:	bf00      	nop
 80070d4:	e7fd      	b.n	80070d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	3318      	adds	r3, #24
 80070da:	4618      	mov	r0, r3
 80070dc:	f7fe fe56 	bl	8005d8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007158 <xTaskRemoveFromEventList+0xb0>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d11d      	bne.n	8007124 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	3304      	adds	r3, #4
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7fe fe4d 	bl	8005d8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070f6:	4b19      	ldr	r3, [pc, #100]	@ (800715c <xTaskRemoveFromEventList+0xb4>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d903      	bls.n	8007106 <xTaskRemoveFromEventList+0x5e>
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007102:	4a16      	ldr	r2, [pc, #88]	@ (800715c <xTaskRemoveFromEventList+0xb4>)
 8007104:	6013      	str	r3, [r2, #0]
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800710a:	4613      	mov	r3, r2
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4a13      	ldr	r2, [pc, #76]	@ (8007160 <xTaskRemoveFromEventList+0xb8>)
 8007114:	441a      	add	r2, r3
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	3304      	adds	r3, #4
 800711a:	4619      	mov	r1, r3
 800711c:	4610      	mov	r0, r2
 800711e:	f7fe fdd8 	bl	8005cd2 <vListInsertEnd>
 8007122:	e005      	b.n	8007130 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	3318      	adds	r3, #24
 8007128:	4619      	mov	r1, r3
 800712a:	480e      	ldr	r0, [pc, #56]	@ (8007164 <xTaskRemoveFromEventList+0xbc>)
 800712c:	f7fe fdd1 	bl	8005cd2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007134:	4b0c      	ldr	r3, [pc, #48]	@ (8007168 <xTaskRemoveFromEventList+0xc0>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800713a:	429a      	cmp	r2, r3
 800713c:	d905      	bls.n	800714a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800713e:	2301      	movs	r3, #1
 8007140:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007142:	4b0a      	ldr	r3, [pc, #40]	@ (800716c <xTaskRemoveFromEventList+0xc4>)
 8007144:	2201      	movs	r2, #1
 8007146:	601a      	str	r2, [r3, #0]
 8007148:	e001      	b.n	800714e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800714a:	2300      	movs	r3, #0
 800714c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800714e:	697b      	ldr	r3, [r7, #20]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3718      	adds	r7, #24
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	20000eec 	.word	0x20000eec
 800715c:	20000ecc 	.word	0x20000ecc
 8007160:	200009f4 	.word	0x200009f4
 8007164:	20000e84 	.word	0x20000e84
 8007168:	200009f0 	.word	0x200009f0
 800716c:	20000ed8 	.word	0x20000ed8

08007170 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007178:	4b06      	ldr	r3, [pc, #24]	@ (8007194 <vTaskInternalSetTimeOutState+0x24>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007180:	4b05      	ldr	r3, [pc, #20]	@ (8007198 <vTaskInternalSetTimeOutState+0x28>)
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	605a      	str	r2, [r3, #4]
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr
 8007194:	20000edc 	.word	0x20000edc
 8007198:	20000ec8 	.word	0x20000ec8

0800719c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d10b      	bne.n	80071c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80071ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b0:	f383 8811 	msr	BASEPRI, r3
 80071b4:	f3bf 8f6f 	isb	sy
 80071b8:	f3bf 8f4f 	dsb	sy
 80071bc:	613b      	str	r3, [r7, #16]
}
 80071be:	bf00      	nop
 80071c0:	bf00      	nop
 80071c2:	e7fd      	b.n	80071c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10b      	bne.n	80071e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80071ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ce:	f383 8811 	msr	BASEPRI, r3
 80071d2:	f3bf 8f6f 	isb	sy
 80071d6:	f3bf 8f4f 	dsb	sy
 80071da:	60fb      	str	r3, [r7, #12]
}
 80071dc:	bf00      	nop
 80071de:	bf00      	nop
 80071e0:	e7fd      	b.n	80071de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80071e2:	f000 ff51 	bl	8008088 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80071e6:	4b1d      	ldr	r3, [pc, #116]	@ (800725c <xTaskCheckForTimeOut+0xc0>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	69ba      	ldr	r2, [r7, #24]
 80071f2:	1ad3      	subs	r3, r2, r3
 80071f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071fe:	d102      	bne.n	8007206 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007200:	2300      	movs	r3, #0
 8007202:	61fb      	str	r3, [r7, #28]
 8007204:	e023      	b.n	800724e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	4b15      	ldr	r3, [pc, #84]	@ (8007260 <xTaskCheckForTimeOut+0xc4>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	429a      	cmp	r2, r3
 8007210:	d007      	beq.n	8007222 <xTaskCheckForTimeOut+0x86>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	429a      	cmp	r2, r3
 800721a:	d302      	bcc.n	8007222 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800721c:	2301      	movs	r3, #1
 800721e:	61fb      	str	r3, [r7, #28]
 8007220:	e015      	b.n	800724e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	429a      	cmp	r2, r3
 800722a:	d20b      	bcs.n	8007244 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	1ad2      	subs	r2, r2, r3
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7ff ff99 	bl	8007170 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800723e:	2300      	movs	r3, #0
 8007240:	61fb      	str	r3, [r7, #28]
 8007242:	e004      	b.n	800724e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	2200      	movs	r2, #0
 8007248:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800724a:	2301      	movs	r3, #1
 800724c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800724e:	f000 ff4d 	bl	80080ec <vPortExitCritical>

	return xReturn;
 8007252:	69fb      	ldr	r3, [r7, #28]
}
 8007254:	4618      	mov	r0, r3
 8007256:	3720      	adds	r7, #32
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	20000ec8 	.word	0x20000ec8
 8007260:	20000edc 	.word	0x20000edc

08007264 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007264:	b480      	push	{r7}
 8007266:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007268:	4b03      	ldr	r3, [pc, #12]	@ (8007278 <vTaskMissedYield+0x14>)
 800726a:	2201      	movs	r2, #1
 800726c:	601a      	str	r2, [r3, #0]
}
 800726e:	bf00      	nop
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr
 8007278:	20000ed8 	.word	0x20000ed8

0800727c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007284:	f000 f852 	bl	800732c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007288:	4b06      	ldr	r3, [pc, #24]	@ (80072a4 <prvIdleTask+0x28>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2b01      	cmp	r3, #1
 800728e:	d9f9      	bls.n	8007284 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007290:	4b05      	ldr	r3, [pc, #20]	@ (80072a8 <prvIdleTask+0x2c>)
 8007292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007296:	601a      	str	r2, [r3, #0]
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80072a0:	e7f0      	b.n	8007284 <prvIdleTask+0x8>
 80072a2:	bf00      	nop
 80072a4:	200009f4 	.word	0x200009f4
 80072a8:	e000ed04 	.word	0xe000ed04

080072ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072b2:	2300      	movs	r3, #0
 80072b4:	607b      	str	r3, [r7, #4]
 80072b6:	e00c      	b.n	80072d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	4613      	mov	r3, r2
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4413      	add	r3, r2
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4a12      	ldr	r2, [pc, #72]	@ (800730c <prvInitialiseTaskLists+0x60>)
 80072c4:	4413      	add	r3, r2
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7fe fcd6 	bl	8005c78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	3301      	adds	r3, #1
 80072d0:	607b      	str	r3, [r7, #4]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b37      	cmp	r3, #55	@ 0x37
 80072d6:	d9ef      	bls.n	80072b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80072d8:	480d      	ldr	r0, [pc, #52]	@ (8007310 <prvInitialiseTaskLists+0x64>)
 80072da:	f7fe fccd 	bl	8005c78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80072de:	480d      	ldr	r0, [pc, #52]	@ (8007314 <prvInitialiseTaskLists+0x68>)
 80072e0:	f7fe fcca 	bl	8005c78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80072e4:	480c      	ldr	r0, [pc, #48]	@ (8007318 <prvInitialiseTaskLists+0x6c>)
 80072e6:	f7fe fcc7 	bl	8005c78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80072ea:	480c      	ldr	r0, [pc, #48]	@ (800731c <prvInitialiseTaskLists+0x70>)
 80072ec:	f7fe fcc4 	bl	8005c78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80072f0:	480b      	ldr	r0, [pc, #44]	@ (8007320 <prvInitialiseTaskLists+0x74>)
 80072f2:	f7fe fcc1 	bl	8005c78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80072f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007324 <prvInitialiseTaskLists+0x78>)
 80072f8:	4a05      	ldr	r2, [pc, #20]	@ (8007310 <prvInitialiseTaskLists+0x64>)
 80072fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007328 <prvInitialiseTaskLists+0x7c>)
 80072fe:	4a05      	ldr	r2, [pc, #20]	@ (8007314 <prvInitialiseTaskLists+0x68>)
 8007300:	601a      	str	r2, [r3, #0]
}
 8007302:	bf00      	nop
 8007304:	3708      	adds	r7, #8
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	200009f4 	.word	0x200009f4
 8007310:	20000e54 	.word	0x20000e54
 8007314:	20000e68 	.word	0x20000e68
 8007318:	20000e84 	.word	0x20000e84
 800731c:	20000e98 	.word	0x20000e98
 8007320:	20000eb0 	.word	0x20000eb0
 8007324:	20000e7c 	.word	0x20000e7c
 8007328:	20000e80 	.word	0x20000e80

0800732c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007332:	e019      	b.n	8007368 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007334:	f000 fea8 	bl	8008088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007338:	4b10      	ldr	r3, [pc, #64]	@ (800737c <prvCheckTasksWaitingTermination+0x50>)
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	3304      	adds	r3, #4
 8007344:	4618      	mov	r0, r3
 8007346:	f7fe fd21 	bl	8005d8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800734a:	4b0d      	ldr	r3, [pc, #52]	@ (8007380 <prvCheckTasksWaitingTermination+0x54>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3b01      	subs	r3, #1
 8007350:	4a0b      	ldr	r2, [pc, #44]	@ (8007380 <prvCheckTasksWaitingTermination+0x54>)
 8007352:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007354:	4b0b      	ldr	r3, [pc, #44]	@ (8007384 <prvCheckTasksWaitingTermination+0x58>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3b01      	subs	r3, #1
 800735a:	4a0a      	ldr	r2, [pc, #40]	@ (8007384 <prvCheckTasksWaitingTermination+0x58>)
 800735c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800735e:	f000 fec5 	bl	80080ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f810 	bl	8007388 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007368:	4b06      	ldr	r3, [pc, #24]	@ (8007384 <prvCheckTasksWaitingTermination+0x58>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1e1      	bne.n	8007334 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007370:	bf00      	nop
 8007372:	bf00      	nop
 8007374:	3708      	adds	r7, #8
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	20000e98 	.word	0x20000e98
 8007380:	20000ec4 	.word	0x20000ec4
 8007384:	20000eac 	.word	0x20000eac

08007388 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007388:	b580      	push	{r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007396:	2b00      	cmp	r3, #0
 8007398:	d108      	bne.n	80073ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800739e:	4618      	mov	r0, r3
 80073a0:	f001 f862 	bl	8008468 <vPortFree>
				vPortFree( pxTCB );
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f001 f85f 	bl	8008468 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80073aa:	e019      	b.n	80073e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d103      	bne.n	80073be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f001 f856 	bl	8008468 <vPortFree>
	}
 80073bc:	e010      	b.n	80073e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d00b      	beq.n	80073e0 <prvDeleteTCB+0x58>
	__asm volatile
 80073c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	60fb      	str	r3, [r7, #12]
}
 80073da:	bf00      	nop
 80073dc:	bf00      	nop
 80073de:	e7fd      	b.n	80073dc <prvDeleteTCB+0x54>
	}
 80073e0:	bf00      	nop
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007420 <prvResetNextTaskUnblockTime+0x38>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d104      	bne.n	8007402 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <prvResetNextTaskUnblockTime+0x3c>)
 80073fa:	f04f 32ff 	mov.w	r2, #4294967295
 80073fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007400:	e008      	b.n	8007414 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007402:	4b07      	ldr	r3, [pc, #28]	@ (8007420 <prvResetNextTaskUnblockTime+0x38>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	68db      	ldr	r3, [r3, #12]
 800740a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	4a04      	ldr	r2, [pc, #16]	@ (8007424 <prvResetNextTaskUnblockTime+0x3c>)
 8007412:	6013      	str	r3, [r2, #0]
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr
 8007420:	20000e7c 	.word	0x20000e7c
 8007424:	20000ee4 	.word	0x20000ee4

08007428 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800742e:	4b0b      	ldr	r3, [pc, #44]	@ (800745c <xTaskGetSchedulerState+0x34>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d102      	bne.n	800743c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007436:	2301      	movs	r3, #1
 8007438:	607b      	str	r3, [r7, #4]
 800743a:	e008      	b.n	800744e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800743c:	4b08      	ldr	r3, [pc, #32]	@ (8007460 <xTaskGetSchedulerState+0x38>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d102      	bne.n	800744a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007444:	2302      	movs	r3, #2
 8007446:	607b      	str	r3, [r7, #4]
 8007448:	e001      	b.n	800744e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800744a:	2300      	movs	r3, #0
 800744c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800744e:	687b      	ldr	r3, [r7, #4]
	}
 8007450:	4618      	mov	r0, r3
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr
 800745c:	20000ed0 	.word	0x20000ed0
 8007460:	20000eec 	.word	0x20000eec

08007464 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007464:	b580      	push	{r7, lr}
 8007466:	b086      	sub	sp, #24
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007470:	2300      	movs	r3, #0
 8007472:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d058      	beq.n	800752c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800747a:	4b2f      	ldr	r3, [pc, #188]	@ (8007538 <xTaskPriorityDisinherit+0xd4>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	693a      	ldr	r2, [r7, #16]
 8007480:	429a      	cmp	r2, r3
 8007482:	d00b      	beq.n	800749c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007488:	f383 8811 	msr	BASEPRI, r3
 800748c:	f3bf 8f6f 	isb	sy
 8007490:	f3bf 8f4f 	dsb	sy
 8007494:	60fb      	str	r3, [r7, #12]
}
 8007496:	bf00      	nop
 8007498:	bf00      	nop
 800749a:	e7fd      	b.n	8007498 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10b      	bne.n	80074bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80074a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a8:	f383 8811 	msr	BASEPRI, r3
 80074ac:	f3bf 8f6f 	isb	sy
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	60bb      	str	r3, [r7, #8]
}
 80074b6:	bf00      	nop
 80074b8:	bf00      	nop
 80074ba:	e7fd      	b.n	80074b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074c0:	1e5a      	subs	r2, r3, #1
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d02c      	beq.n	800752c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d128      	bne.n	800752c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	3304      	adds	r3, #4
 80074de:	4618      	mov	r0, r3
 80074e0:	f7fe fc54 	bl	8005d8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074fc:	4b0f      	ldr	r3, [pc, #60]	@ (800753c <xTaskPriorityDisinherit+0xd8>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	429a      	cmp	r2, r3
 8007502:	d903      	bls.n	800750c <xTaskPriorityDisinherit+0xa8>
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007508:	4a0c      	ldr	r2, [pc, #48]	@ (800753c <xTaskPriorityDisinherit+0xd8>)
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007510:	4613      	mov	r3, r2
 8007512:	009b      	lsls	r3, r3, #2
 8007514:	4413      	add	r3, r2
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	4a09      	ldr	r2, [pc, #36]	@ (8007540 <xTaskPriorityDisinherit+0xdc>)
 800751a:	441a      	add	r2, r3
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	3304      	adds	r3, #4
 8007520:	4619      	mov	r1, r3
 8007522:	4610      	mov	r0, r2
 8007524:	f7fe fbd5 	bl	8005cd2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007528:	2301      	movs	r3, #1
 800752a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800752c:	697b      	ldr	r3, [r7, #20]
	}
 800752e:	4618      	mov	r0, r3
 8007530:	3718      	adds	r7, #24
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	200009f0 	.word	0x200009f0
 800753c:	20000ecc 	.word	0x20000ecc
 8007540:	200009f4 	.word	0x200009f4

08007544 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800754e:	4b21      	ldr	r3, [pc, #132]	@ (80075d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007554:	4b20      	ldr	r3, [pc, #128]	@ (80075d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	3304      	adds	r3, #4
 800755a:	4618      	mov	r0, r3
 800755c:	f7fe fc16 	bl	8005d8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007566:	d10a      	bne.n	800757e <prvAddCurrentTaskToDelayedList+0x3a>
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d007      	beq.n	800757e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800756e:	4b1a      	ldr	r3, [pc, #104]	@ (80075d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3304      	adds	r3, #4
 8007574:	4619      	mov	r1, r3
 8007576:	4819      	ldr	r0, [pc, #100]	@ (80075dc <prvAddCurrentTaskToDelayedList+0x98>)
 8007578:	f7fe fbab 	bl	8005cd2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800757c:	e026      	b.n	80075cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800757e:	68fa      	ldr	r2, [r7, #12]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4413      	add	r3, r2
 8007584:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007586:	4b14      	ldr	r3, [pc, #80]	@ (80075d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800758e:	68ba      	ldr	r2, [r7, #8]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	429a      	cmp	r2, r3
 8007594:	d209      	bcs.n	80075aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007596:	4b12      	ldr	r3, [pc, #72]	@ (80075e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	4b0f      	ldr	r3, [pc, #60]	@ (80075d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	3304      	adds	r3, #4
 80075a0:	4619      	mov	r1, r3
 80075a2:	4610      	mov	r0, r2
 80075a4:	f7fe fbb9 	bl	8005d1a <vListInsert>
}
 80075a8:	e010      	b.n	80075cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075aa:	4b0e      	ldr	r3, [pc, #56]	@ (80075e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	4b0a      	ldr	r3, [pc, #40]	@ (80075d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3304      	adds	r3, #4
 80075b4:	4619      	mov	r1, r3
 80075b6:	4610      	mov	r0, r2
 80075b8:	f7fe fbaf 	bl	8005d1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075bc:	4b0a      	ldr	r3, [pc, #40]	@ (80075e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d202      	bcs.n	80075cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80075c6:	4a08      	ldr	r2, [pc, #32]	@ (80075e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	6013      	str	r3, [r2, #0]
}
 80075cc:	bf00      	nop
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	20000ec8 	.word	0x20000ec8
 80075d8:	200009f0 	.word	0x200009f0
 80075dc:	20000eb0 	.word	0x20000eb0
 80075e0:	20000e80 	.word	0x20000e80
 80075e4:	20000e7c 	.word	0x20000e7c
 80075e8:	20000ee4 	.word	0x20000ee4

080075ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b08a      	sub	sp, #40	@ 0x28
 80075f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80075f2:	2300      	movs	r3, #0
 80075f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80075f6:	f000 fbb1 	bl	8007d5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80075fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007670 <xTimerCreateTimerTask+0x84>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d021      	beq.n	8007646 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007602:	2300      	movs	r3, #0
 8007604:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007606:	2300      	movs	r3, #0
 8007608:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800760a:	1d3a      	adds	r2, r7, #4
 800760c:	f107 0108 	add.w	r1, r7, #8
 8007610:	f107 030c 	add.w	r3, r7, #12
 8007614:	4618      	mov	r0, r3
 8007616:	f7fe fb15 	bl	8005c44 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800761a:	6879      	ldr	r1, [r7, #4]
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	9202      	str	r2, [sp, #8]
 8007622:	9301      	str	r3, [sp, #4]
 8007624:	2302      	movs	r3, #2
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	2300      	movs	r3, #0
 800762a:	460a      	mov	r2, r1
 800762c:	4911      	ldr	r1, [pc, #68]	@ (8007674 <xTimerCreateTimerTask+0x88>)
 800762e:	4812      	ldr	r0, [pc, #72]	@ (8007678 <xTimerCreateTimerTask+0x8c>)
 8007630:	f7ff f8d0 	bl	80067d4 <xTaskCreateStatic>
 8007634:	4603      	mov	r3, r0
 8007636:	4a11      	ldr	r2, [pc, #68]	@ (800767c <xTimerCreateTimerTask+0x90>)
 8007638:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800763a:	4b10      	ldr	r3, [pc, #64]	@ (800767c <xTimerCreateTimerTask+0x90>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007642:	2301      	movs	r3, #1
 8007644:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10b      	bne.n	8007664 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800764c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	613b      	str	r3, [r7, #16]
}
 800765e:	bf00      	nop
 8007660:	bf00      	nop
 8007662:	e7fd      	b.n	8007660 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007664:	697b      	ldr	r3, [r7, #20]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3718      	adds	r7, #24
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	20000f20 	.word	0x20000f20
 8007674:	08008804 	.word	0x08008804
 8007678:	080078f5 	.word	0x080078f5
 800767c:	20000f24 	.word	0x20000f24

08007680 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8007680:	b580      	push	{r7, lr}
 8007682:	b088      	sub	sp, #32
 8007684:	af02      	add	r7, sp, #8
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
 800768c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800768e:	202c      	movs	r0, #44	@ 0x2c
 8007690:	f000 fe1c 	bl	80082cc <pvPortMalloc>
 8007694:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00d      	beq.n	80076b8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	9301      	str	r3, [sp, #4]
 80076a8:	6a3b      	ldr	r3, [r7, #32]
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	68b9      	ldr	r1, [r7, #8]
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 f845 	bl	8007742 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80076b8:	697b      	ldr	r3, [r7, #20]
	}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3718      	adds	r7, #24
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b08a      	sub	sp, #40	@ 0x28
 80076c6:	af02      	add	r7, sp, #8
 80076c8:	60f8      	str	r0, [r7, #12]
 80076ca:	60b9      	str	r1, [r7, #8]
 80076cc:	607a      	str	r2, [r7, #4]
 80076ce:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80076d0:	232c      	movs	r3, #44	@ 0x2c
 80076d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	2b2c      	cmp	r3, #44	@ 0x2c
 80076d8:	d00b      	beq.n	80076f2 <xTimerCreateStatic+0x30>
	__asm volatile
 80076da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076de:	f383 8811 	msr	BASEPRI, r3
 80076e2:	f3bf 8f6f 	isb	sy
 80076e6:	f3bf 8f4f 	dsb	sy
 80076ea:	61bb      	str	r3, [r7, #24]
}
 80076ec:	bf00      	nop
 80076ee:	bf00      	nop
 80076f0:	e7fd      	b.n	80076ee <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80076f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 80076f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10b      	bne.n	8007712 <xTimerCreateStatic+0x50>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	617b      	str	r3, [r7, #20]
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	e7fd      	b.n	800770e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8007712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007714:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00d      	beq.n	8007738 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	2202      	movs	r2, #2
 8007720:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	9301      	str	r3, [sp, #4]
 8007728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	68b9      	ldr	r1, [r7, #8]
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f000 f805 	bl	8007742 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007738:	69fb      	ldr	r3, [r7, #28]
	}
 800773a:	4618      	mov	r0, r3
 800773c:	3720      	adds	r7, #32
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b086      	sub	sp, #24
 8007746:	af00      	add	r7, sp, #0
 8007748:	60f8      	str	r0, [r7, #12]
 800774a:	60b9      	str	r1, [r7, #8]
 800774c:	607a      	str	r2, [r7, #4]
 800774e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10b      	bne.n	800776e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8007756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775a:	f383 8811 	msr	BASEPRI, r3
 800775e:	f3bf 8f6f 	isb	sy
 8007762:	f3bf 8f4f 	dsb	sy
 8007766:	617b      	str	r3, [r7, #20]
}
 8007768:	bf00      	nop
 800776a:	bf00      	nop
 800776c:	e7fd      	b.n	800776a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800776e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007770:	2b00      	cmp	r3, #0
 8007772:	d01e      	beq.n	80077b2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8007774:	f000 faf2 	bl	8007d5c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8007778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	68ba      	ldr	r2, [r7, #8]
 8007782:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8007784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800778a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778c:	6a3a      	ldr	r2, [r7, #32]
 800778e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007792:	3304      	adds	r3, #4
 8007794:	4618      	mov	r0, r3
 8007796:	f7fe fa8f 	bl	8005cb8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d008      	beq.n	80077b2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077a6:	f043 0304 	orr.w	r3, r3, #4
 80077aa:	b2da      	uxtb	r2, r3
 80077ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80077b2:	bf00      	nop
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
	...

080077bc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b08a      	sub	sp, #40	@ 0x28
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
 80077c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077ca:	2300      	movs	r3, #0
 80077cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10b      	bne.n	80077ec <xTimerGenericCommand+0x30>
	__asm volatile
 80077d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	623b      	str	r3, [r7, #32]
}
 80077e6:	bf00      	nop
 80077e8:	bf00      	nop
 80077ea:	e7fd      	b.n	80077e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80077ec:	4b19      	ldr	r3, [pc, #100]	@ (8007854 <xTimerGenericCommand+0x98>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d02a      	beq.n	800784a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	2b05      	cmp	r3, #5
 8007804:	dc18      	bgt.n	8007838 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007806:	f7ff fe0f 	bl	8007428 <xTaskGetSchedulerState>
 800780a:	4603      	mov	r3, r0
 800780c:	2b02      	cmp	r3, #2
 800780e:	d109      	bne.n	8007824 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007810:	4b10      	ldr	r3, [pc, #64]	@ (8007854 <xTimerGenericCommand+0x98>)
 8007812:	6818      	ldr	r0, [r3, #0]
 8007814:	f107 0110 	add.w	r1, r7, #16
 8007818:	2300      	movs	r3, #0
 800781a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800781c:	f7fe fbea 	bl	8005ff4 <xQueueGenericSend>
 8007820:	6278      	str	r0, [r7, #36]	@ 0x24
 8007822:	e012      	b.n	800784a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007824:	4b0b      	ldr	r3, [pc, #44]	@ (8007854 <xTimerGenericCommand+0x98>)
 8007826:	6818      	ldr	r0, [r3, #0]
 8007828:	f107 0110 	add.w	r1, r7, #16
 800782c:	2300      	movs	r3, #0
 800782e:	2200      	movs	r2, #0
 8007830:	f7fe fbe0 	bl	8005ff4 <xQueueGenericSend>
 8007834:	6278      	str	r0, [r7, #36]	@ 0x24
 8007836:	e008      	b.n	800784a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007838:	4b06      	ldr	r3, [pc, #24]	@ (8007854 <xTimerGenericCommand+0x98>)
 800783a:	6818      	ldr	r0, [r3, #0]
 800783c:	f107 0110 	add.w	r1, r7, #16
 8007840:	2300      	movs	r3, #0
 8007842:	683a      	ldr	r2, [r7, #0]
 8007844:	f7fe fcd8 	bl	80061f8 <xQueueGenericSendFromISR>
 8007848:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800784a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800784c:	4618      	mov	r0, r3
 800784e:	3728      	adds	r7, #40	@ 0x28
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	20000f20 	.word	0x20000f20

08007858 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b088      	sub	sp, #32
 800785c:	af02      	add	r7, sp, #8
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007862:	4b23      	ldr	r3, [pc, #140]	@ (80078f0 <prvProcessExpiredTimer+0x98>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	3304      	adds	r3, #4
 8007870:	4618      	mov	r0, r3
 8007872:	f7fe fa8b 	bl	8005d8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800787c:	f003 0304 	and.w	r3, r3, #4
 8007880:	2b00      	cmp	r3, #0
 8007882:	d023      	beq.n	80078cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	699a      	ldr	r2, [r3, #24]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	18d1      	adds	r1, r2, r3
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	6978      	ldr	r0, [r7, #20]
 8007892:	f000 f8d5 	bl	8007a40 <prvInsertTimerInActiveList>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d020      	beq.n	80078de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800789c:	2300      	movs	r3, #0
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	2300      	movs	r3, #0
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	2100      	movs	r1, #0
 80078a6:	6978      	ldr	r0, [r7, #20]
 80078a8:	f7ff ff88 	bl	80077bc <xTimerGenericCommand>
 80078ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d114      	bne.n	80078de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80078b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b8:	f383 8811 	msr	BASEPRI, r3
 80078bc:	f3bf 8f6f 	isb	sy
 80078c0:	f3bf 8f4f 	dsb	sy
 80078c4:	60fb      	str	r3, [r7, #12]
}
 80078c6:	bf00      	nop
 80078c8:	bf00      	nop
 80078ca:	e7fd      	b.n	80078c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078d2:	f023 0301 	bic.w	r3, r3, #1
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	6978      	ldr	r0, [r7, #20]
 80078e4:	4798      	blx	r3
}
 80078e6:	bf00      	nop
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	20000f18 	.word	0x20000f18

080078f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078fc:	f107 0308 	add.w	r3, r7, #8
 8007900:	4618      	mov	r0, r3
 8007902:	f000 f859 	bl	80079b8 <prvGetNextExpireTime>
 8007906:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	4619      	mov	r1, r3
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 f805 	bl	800791c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007912:	f000 f8d7 	bl	8007ac4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007916:	bf00      	nop
 8007918:	e7f0      	b.n	80078fc <prvTimerTask+0x8>
	...

0800791c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007926:	f7ff f999 	bl	8006c5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800792a:	f107 0308 	add.w	r3, r7, #8
 800792e:	4618      	mov	r0, r3
 8007930:	f000 f866 	bl	8007a00 <prvSampleTimeNow>
 8007934:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d130      	bne.n	800799e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10a      	bne.n	8007958 <prvProcessTimerOrBlockTask+0x3c>
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	429a      	cmp	r2, r3
 8007948:	d806      	bhi.n	8007958 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800794a:	f7ff f995 	bl	8006c78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800794e:	68f9      	ldr	r1, [r7, #12]
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff ff81 	bl	8007858 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007956:	e024      	b.n	80079a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d008      	beq.n	8007970 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800795e:	4b13      	ldr	r3, [pc, #76]	@ (80079ac <prvProcessTimerOrBlockTask+0x90>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d101      	bne.n	800796c <prvProcessTimerOrBlockTask+0x50>
 8007968:	2301      	movs	r3, #1
 800796a:	e000      	b.n	800796e <prvProcessTimerOrBlockTask+0x52>
 800796c:	2300      	movs	r3, #0
 800796e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007970:	4b0f      	ldr	r3, [pc, #60]	@ (80079b0 <prvProcessTimerOrBlockTask+0x94>)
 8007972:	6818      	ldr	r0, [r3, #0]
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	4619      	mov	r1, r3
 800797e:	f7fe fef5 	bl	800676c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007982:	f7ff f979 	bl	8006c78 <xTaskResumeAll>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10a      	bne.n	80079a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800798c:	4b09      	ldr	r3, [pc, #36]	@ (80079b4 <prvProcessTimerOrBlockTask+0x98>)
 800798e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	f3bf 8f4f 	dsb	sy
 8007998:	f3bf 8f6f 	isb	sy
}
 800799c:	e001      	b.n	80079a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800799e:	f7ff f96b 	bl	8006c78 <xTaskResumeAll>
}
 80079a2:	bf00      	nop
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	20000f1c 	.word	0x20000f1c
 80079b0:	20000f20 	.word	0x20000f20
 80079b4:	e000ed04 	.word	0xe000ed04

080079b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079c0:	4b0e      	ldr	r3, [pc, #56]	@ (80079fc <prvGetNextExpireTime+0x44>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d101      	bne.n	80079ce <prvGetNextExpireTime+0x16>
 80079ca:	2201      	movs	r2, #1
 80079cc:	e000      	b.n	80079d0 <prvGetNextExpireTime+0x18>
 80079ce:	2200      	movs	r2, #0
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d105      	bne.n	80079e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079dc:	4b07      	ldr	r3, [pc, #28]	@ (80079fc <prvGetNextExpireTime+0x44>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	60fb      	str	r3, [r7, #12]
 80079e6:	e001      	b.n	80079ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079e8:	2300      	movs	r3, #0
 80079ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80079ec:	68fb      	ldr	r3, [r7, #12]
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3714      	adds	r7, #20
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	20000f18 	.word	0x20000f18

08007a00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007a08:	f7ff f9d4 	bl	8006db4 <xTaskGetTickCount>
 8007a0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a3c <prvSampleTimeNow+0x3c>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d205      	bcs.n	8007a24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a18:	f000 f93a 	bl	8007c90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	601a      	str	r2, [r3, #0]
 8007a22:	e002      	b.n	8007a2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a2a:	4a04      	ldr	r2, [pc, #16]	@ (8007a3c <prvSampleTimeNow+0x3c>)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a30:	68fb      	ldr	r3, [r7, #12]
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	3710      	adds	r7, #16
 8007a36:	46bd      	mov	sp, r7
 8007a38:	bd80      	pop	{r7, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20000f28 	.word	0x20000f28

08007a40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
 8007a4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	68ba      	ldr	r2, [r7, #8]
 8007a56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d812      	bhi.n	8007a8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	1ad2      	subs	r2, r2, r3
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d302      	bcc.n	8007a7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a74:	2301      	movs	r3, #1
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	e01b      	b.n	8007ab2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a7a:	4b10      	ldr	r3, [pc, #64]	@ (8007abc <prvInsertTimerInActiveList+0x7c>)
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	3304      	adds	r3, #4
 8007a82:	4619      	mov	r1, r3
 8007a84:	4610      	mov	r0, r2
 8007a86:	f7fe f948 	bl	8005d1a <vListInsert>
 8007a8a:	e012      	b.n	8007ab2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d206      	bcs.n	8007aa2 <prvInsertTimerInActiveList+0x62>
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d302      	bcc.n	8007aa2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	617b      	str	r3, [r7, #20]
 8007aa0:	e007      	b.n	8007ab2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007aa2:	4b07      	ldr	r3, [pc, #28]	@ (8007ac0 <prvInsertTimerInActiveList+0x80>)
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	3304      	adds	r3, #4
 8007aaa:	4619      	mov	r1, r3
 8007aac:	4610      	mov	r0, r2
 8007aae:	f7fe f934 	bl	8005d1a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007ab2:	697b      	ldr	r3, [r7, #20]
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3718      	adds	r7, #24
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	20000f1c 	.word	0x20000f1c
 8007ac0:	20000f18 	.word	0x20000f18

08007ac4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b08e      	sub	sp, #56	@ 0x38
 8007ac8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007aca:	e0ce      	b.n	8007c6a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	da19      	bge.n	8007b06 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ad2:	1d3b      	adds	r3, r7, #4
 8007ad4:	3304      	adds	r3, #4
 8007ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10b      	bne.n	8007af6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	61fb      	str	r3, [r7, #28]
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	e7fd      	b.n	8007af2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007afc:	6850      	ldr	r0, [r2, #4]
 8007afe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b00:	6892      	ldr	r2, [r2, #8]
 8007b02:	4611      	mov	r1, r2
 8007b04:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f2c0 80ae 	blt.w	8007c6a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b14:	695b      	ldr	r3, [r3, #20]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d004      	beq.n	8007b24 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1c:	3304      	adds	r3, #4
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7fe f934 	bl	8005d8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b24:	463b      	mov	r3, r7
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff ff6a 	bl	8007a00 <prvSampleTimeNow>
 8007b2c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b09      	cmp	r3, #9
 8007b32:	f200 8097 	bhi.w	8007c64 <prvProcessReceivedCommands+0x1a0>
 8007b36:	a201      	add	r2, pc, #4	@ (adr r2, 8007b3c <prvProcessReceivedCommands+0x78>)
 8007b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b3c:	08007b65 	.word	0x08007b65
 8007b40:	08007b65 	.word	0x08007b65
 8007b44:	08007b65 	.word	0x08007b65
 8007b48:	08007bdb 	.word	0x08007bdb
 8007b4c:	08007bef 	.word	0x08007bef
 8007b50:	08007c3b 	.word	0x08007c3b
 8007b54:	08007b65 	.word	0x08007b65
 8007b58:	08007b65 	.word	0x08007b65
 8007b5c:	08007bdb 	.word	0x08007bdb
 8007b60:	08007bef 	.word	0x08007bef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b6a:	f043 0301 	orr.w	r3, r3, #1
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	18d1      	adds	r1, r2, r3
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b84:	f7ff ff5c 	bl	8007a40 <prvInsertTimerInActiveList>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d06c      	beq.n	8007c68 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b9c:	f003 0304 	and.w	r3, r3, #4
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d061      	beq.n	8007c68 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba8:	699b      	ldr	r3, [r3, #24]
 8007baa:	441a      	add	r2, r3
 8007bac:	2300      	movs	r3, #0
 8007bae:	9300      	str	r3, [sp, #0]
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bb6:	f7ff fe01 	bl	80077bc <xTimerGenericCommand>
 8007bba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007bbc:	6a3b      	ldr	r3, [r7, #32]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d152      	bne.n	8007c68 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	61bb      	str	r3, [r7, #24]
}
 8007bd4:	bf00      	nop
 8007bd6:	bf00      	nop
 8007bd8:	e7fd      	b.n	8007bd6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007be0:	f023 0301 	bic.w	r3, r3, #1
 8007be4:	b2da      	uxtb	r2, r3
 8007be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007bec:	e03d      	b.n	8007c6a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bf4:	f043 0301 	orr.w	r3, r3, #1
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bfc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c00:	68ba      	ldr	r2, [r7, #8]
 8007c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c04:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c08:	699b      	ldr	r3, [r3, #24]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10b      	bne.n	8007c26 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	617b      	str	r3, [r7, #20]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c28:	699a      	ldr	r2, [r3, #24]
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2c:	18d1      	adds	r1, r2, r3
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c34:	f7ff ff04 	bl	8007a40 <prvInsertTimerInActiveList>
					break;
 8007c38:	e017      	b.n	8007c6a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c40:	f003 0302 	and.w	r3, r3, #2
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d103      	bne.n	8007c50 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007c48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c4a:	f000 fc0d 	bl	8008468 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007c4e:	e00c      	b.n	8007c6a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c56:	f023 0301 	bic.w	r3, r3, #1
 8007c5a:	b2da      	uxtb	r2, r3
 8007c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007c62:	e002      	b.n	8007c6a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007c64:	bf00      	nop
 8007c66:	e000      	b.n	8007c6a <prvProcessReceivedCommands+0x1a6>
					break;
 8007c68:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c6a:	4b08      	ldr	r3, [pc, #32]	@ (8007c8c <prvProcessReceivedCommands+0x1c8>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	1d39      	adds	r1, r7, #4
 8007c70:	2200      	movs	r2, #0
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7fe fb5e 	bl	8006334 <xQueueReceive>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f47f af26 	bne.w	8007acc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007c80:	bf00      	nop
 8007c82:	bf00      	nop
 8007c84:	3730      	adds	r7, #48	@ 0x30
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	20000f20 	.word	0x20000f20

08007c90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b088      	sub	sp, #32
 8007c94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c96:	e049      	b.n	8007d2c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c98:	4b2e      	ldr	r3, [pc, #184]	@ (8007d54 <prvSwitchTimerLists+0xc4>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8007d54 <prvSwitchTimerLists+0xc4>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	3304      	adds	r3, #4
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f7fe f86b 	bl	8005d8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cc4:	f003 0304 	and.w	r3, r3, #4
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d02f      	beq.n	8007d2c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	699b      	ldr	r3, [r3, #24]
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007cd6:	68ba      	ldr	r2, [r7, #8]
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d90e      	bls.n	8007cfc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cea:	4b1a      	ldr	r3, [pc, #104]	@ (8007d54 <prvSwitchTimerLists+0xc4>)
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	3304      	adds	r3, #4
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	4610      	mov	r0, r2
 8007cf6:	f7fe f810 	bl	8005d1a <vListInsert>
 8007cfa:	e017      	b.n	8007d2c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	2300      	movs	r3, #0
 8007d02:	693a      	ldr	r2, [r7, #16]
 8007d04:	2100      	movs	r1, #0
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f7ff fd58 	bl	80077bc <xTimerGenericCommand>
 8007d0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10b      	bne.n	8007d2c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	603b      	str	r3, [r7, #0]
}
 8007d26:	bf00      	nop
 8007d28:	bf00      	nop
 8007d2a:	e7fd      	b.n	8007d28 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d2c:	4b09      	ldr	r3, [pc, #36]	@ (8007d54 <prvSwitchTimerLists+0xc4>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1b0      	bne.n	8007c98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007d36:	4b07      	ldr	r3, [pc, #28]	@ (8007d54 <prvSwitchTimerLists+0xc4>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007d3c:	4b06      	ldr	r3, [pc, #24]	@ (8007d58 <prvSwitchTimerLists+0xc8>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a04      	ldr	r2, [pc, #16]	@ (8007d54 <prvSwitchTimerLists+0xc4>)
 8007d42:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007d44:	4a04      	ldr	r2, [pc, #16]	@ (8007d58 <prvSwitchTimerLists+0xc8>)
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	6013      	str	r3, [r2, #0]
}
 8007d4a:	bf00      	nop
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	20000f18 	.word	0x20000f18
 8007d58:	20000f1c 	.word	0x20000f1c

08007d5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007d62:	f000 f991 	bl	8008088 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007d66:	4b15      	ldr	r3, [pc, #84]	@ (8007dbc <prvCheckForValidListAndQueue+0x60>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d120      	bne.n	8007db0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d6e:	4814      	ldr	r0, [pc, #80]	@ (8007dc0 <prvCheckForValidListAndQueue+0x64>)
 8007d70:	f7fd ff82 	bl	8005c78 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d74:	4813      	ldr	r0, [pc, #76]	@ (8007dc4 <prvCheckForValidListAndQueue+0x68>)
 8007d76:	f7fd ff7f 	bl	8005c78 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d7a:	4b13      	ldr	r3, [pc, #76]	@ (8007dc8 <prvCheckForValidListAndQueue+0x6c>)
 8007d7c:	4a10      	ldr	r2, [pc, #64]	@ (8007dc0 <prvCheckForValidListAndQueue+0x64>)
 8007d7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d80:	4b12      	ldr	r3, [pc, #72]	@ (8007dcc <prvCheckForValidListAndQueue+0x70>)
 8007d82:	4a10      	ldr	r2, [pc, #64]	@ (8007dc4 <prvCheckForValidListAndQueue+0x68>)
 8007d84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d86:	2300      	movs	r3, #0
 8007d88:	9300      	str	r3, [sp, #0]
 8007d8a:	4b11      	ldr	r3, [pc, #68]	@ (8007dd0 <prvCheckForValidListAndQueue+0x74>)
 8007d8c:	4a11      	ldr	r2, [pc, #68]	@ (8007dd4 <prvCheckForValidListAndQueue+0x78>)
 8007d8e:	2110      	movs	r1, #16
 8007d90:	200a      	movs	r0, #10
 8007d92:	f7fe f88f 	bl	8005eb4 <xQueueGenericCreateStatic>
 8007d96:	4603      	mov	r3, r0
 8007d98:	4a08      	ldr	r2, [pc, #32]	@ (8007dbc <prvCheckForValidListAndQueue+0x60>)
 8007d9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d9c:	4b07      	ldr	r3, [pc, #28]	@ (8007dbc <prvCheckForValidListAndQueue+0x60>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d005      	beq.n	8007db0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007da4:	4b05      	ldr	r3, [pc, #20]	@ (8007dbc <prvCheckForValidListAndQueue+0x60>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	490b      	ldr	r1, [pc, #44]	@ (8007dd8 <prvCheckForValidListAndQueue+0x7c>)
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fe fcb4 	bl	8006718 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007db0:	f000 f99c 	bl	80080ec <vPortExitCritical>
}
 8007db4:	bf00      	nop
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	20000f20 	.word	0x20000f20
 8007dc0:	20000ef0 	.word	0x20000ef0
 8007dc4:	20000f04 	.word	0x20000f04
 8007dc8:	20000f18 	.word	0x20000f18
 8007dcc:	20000f1c 	.word	0x20000f1c
 8007dd0:	20000fcc 	.word	0x20000fcc
 8007dd4:	20000f2c 	.word	0x20000f2c
 8007dd8:	0800880c 	.word	0x0800880c

08007ddc <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d10b      	bne.n	8007e06 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8007dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df2:	f383 8811 	msr	BASEPRI, r3
 8007df6:	f3bf 8f6f 	isb	sy
 8007dfa:	f3bf 8f4f 	dsb	sy
 8007dfe:	60fb      	str	r3, [r7, #12]
}
 8007e00:	bf00      	nop
 8007e02:	bf00      	nop
 8007e04:	e7fd      	b.n	8007e02 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8007e06:	f000 f93f 	bl	8008088 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	69db      	ldr	r3, [r3, #28]
 8007e0e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8007e10:	f000 f96c 	bl	80080ec <vPortExitCritical>

	return pvReturn;
 8007e14:	693b      	ldr	r3, [r7, #16]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	3b04      	subs	r3, #4
 8007e30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007e38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	3b04      	subs	r3, #4
 8007e3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	f023 0201 	bic.w	r2, r3, #1
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	3b04      	subs	r3, #4
 8007e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e50:	4a0c      	ldr	r2, [pc, #48]	@ (8007e84 <pxPortInitialiseStack+0x64>)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	3b14      	subs	r3, #20
 8007e5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	3b04      	subs	r3, #4
 8007e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f06f 0202 	mvn.w	r2, #2
 8007e6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	3b20      	subs	r3, #32
 8007e74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e76:	68fb      	ldr	r3, [r7, #12]
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3714      	adds	r7, #20
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr
 8007e84:	08007e89 	.word	0x08007e89

08007e88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007e92:	4b13      	ldr	r3, [pc, #76]	@ (8007ee0 <prvTaskExitError+0x58>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e9a:	d00b      	beq.n	8007eb4 <prvTaskExitError+0x2c>
	__asm volatile
 8007e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea0:	f383 8811 	msr	BASEPRI, r3
 8007ea4:	f3bf 8f6f 	isb	sy
 8007ea8:	f3bf 8f4f 	dsb	sy
 8007eac:	60fb      	str	r3, [r7, #12]
}
 8007eae:	bf00      	nop
 8007eb0:	bf00      	nop
 8007eb2:	e7fd      	b.n	8007eb0 <prvTaskExitError+0x28>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	60bb      	str	r3, [r7, #8]
}
 8007ec6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ec8:	bf00      	nop
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d0fc      	beq.n	8007eca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ed0:	bf00      	nop
 8007ed2:	bf00      	nop
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	20000048 	.word	0x20000048
	...

08007ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ef0:	4b07      	ldr	r3, [pc, #28]	@ (8007f10 <pxCurrentTCBConst2>)
 8007ef2:	6819      	ldr	r1, [r3, #0]
 8007ef4:	6808      	ldr	r0, [r1, #0]
 8007ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efa:	f380 8809 	msr	PSP, r0
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f04f 0000 	mov.w	r0, #0
 8007f06:	f380 8811 	msr	BASEPRI, r0
 8007f0a:	4770      	bx	lr
 8007f0c:	f3af 8000 	nop.w

08007f10 <pxCurrentTCBConst2>:
 8007f10:	200009f0 	.word	0x200009f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop

08007f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f18:	4808      	ldr	r0, [pc, #32]	@ (8007f3c <prvPortStartFirstTask+0x24>)
 8007f1a:	6800      	ldr	r0, [r0, #0]
 8007f1c:	6800      	ldr	r0, [r0, #0]
 8007f1e:	f380 8808 	msr	MSP, r0
 8007f22:	f04f 0000 	mov.w	r0, #0
 8007f26:	f380 8814 	msr	CONTROL, r0
 8007f2a:	b662      	cpsie	i
 8007f2c:	b661      	cpsie	f
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	f3bf 8f6f 	isb	sy
 8007f36:	df00      	svc	0
 8007f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f3a:	bf00      	nop
 8007f3c:	e000ed08 	.word	0xe000ed08

08007f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f46:	4b47      	ldr	r3, [pc, #284]	@ (8008064 <xPortStartScheduler+0x124>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a47      	ldr	r2, [pc, #284]	@ (8008068 <xPortStartScheduler+0x128>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d10b      	bne.n	8007f68 <xPortStartScheduler+0x28>
	__asm volatile
 8007f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	60fb      	str	r3, [r7, #12]
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	e7fd      	b.n	8007f64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f68:	4b3e      	ldr	r3, [pc, #248]	@ (8008064 <xPortStartScheduler+0x124>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800806c <xPortStartScheduler+0x12c>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d10b      	bne.n	8007f8a <xPortStartScheduler+0x4a>
	__asm volatile
 8007f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f76:	f383 8811 	msr	BASEPRI, r3
 8007f7a:	f3bf 8f6f 	isb	sy
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	613b      	str	r3, [r7, #16]
}
 8007f84:	bf00      	nop
 8007f86:	bf00      	nop
 8007f88:	e7fd      	b.n	8007f86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f8a:	4b39      	ldr	r3, [pc, #228]	@ (8008070 <xPortStartScheduler+0x130>)
 8007f8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	22ff      	movs	r2, #255	@ 0xff
 8007f9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007fa4:	78fb      	ldrb	r3, [r7, #3]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007fac:	b2da      	uxtb	r2, r3
 8007fae:	4b31      	ldr	r3, [pc, #196]	@ (8008074 <xPortStartScheduler+0x134>)
 8007fb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007fb2:	4b31      	ldr	r3, [pc, #196]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fb4:	2207      	movs	r2, #7
 8007fb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fb8:	e009      	b.n	8007fce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007fba:	4b2f      	ldr	r3, [pc, #188]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fc4:	78fb      	ldrb	r3, [r7, #3]
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd6:	2b80      	cmp	r3, #128	@ 0x80
 8007fd8:	d0ef      	beq.n	8007fba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007fda:	4b27      	ldr	r3, [pc, #156]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f1c3 0307 	rsb	r3, r3, #7
 8007fe2:	2b04      	cmp	r3, #4
 8007fe4:	d00b      	beq.n	8007ffe <xPortStartScheduler+0xbe>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	60bb      	str	r3, [r7, #8]
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	e7fd      	b.n	8007ffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8008078 <xPortStartScheduler+0x138>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	021b      	lsls	r3, r3, #8
 8008004:	4a1c      	ldr	r2, [pc, #112]	@ (8008078 <xPortStartScheduler+0x138>)
 8008006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008008:	4b1b      	ldr	r3, [pc, #108]	@ (8008078 <xPortStartScheduler+0x138>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008010:	4a19      	ldr	r2, [pc, #100]	@ (8008078 <xPortStartScheduler+0x138>)
 8008012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	b2da      	uxtb	r2, r3
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800801c:	4b17      	ldr	r3, [pc, #92]	@ (800807c <xPortStartScheduler+0x13c>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a16      	ldr	r2, [pc, #88]	@ (800807c <xPortStartScheduler+0x13c>)
 8008022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008028:	4b14      	ldr	r3, [pc, #80]	@ (800807c <xPortStartScheduler+0x13c>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a13      	ldr	r2, [pc, #76]	@ (800807c <xPortStartScheduler+0x13c>)
 800802e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008034:	f000 f8da 	bl	80081ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008038:	4b11      	ldr	r3, [pc, #68]	@ (8008080 <xPortStartScheduler+0x140>)
 800803a:	2200      	movs	r2, #0
 800803c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800803e:	f000 f8f9 	bl	8008234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008042:	4b10      	ldr	r3, [pc, #64]	@ (8008084 <xPortStartScheduler+0x144>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a0f      	ldr	r2, [pc, #60]	@ (8008084 <xPortStartScheduler+0x144>)
 8008048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800804c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800804e:	f7ff ff63 	bl	8007f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008052:	f7fe ff79 	bl	8006f48 <vTaskSwitchContext>
	prvTaskExitError();
 8008056:	f7ff ff17 	bl	8007e88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3718      	adds	r7, #24
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	e000ed00 	.word	0xe000ed00
 8008068:	410fc271 	.word	0x410fc271
 800806c:	410fc270 	.word	0x410fc270
 8008070:	e000e400 	.word	0xe000e400
 8008074:	2000101c 	.word	0x2000101c
 8008078:	20001020 	.word	0x20001020
 800807c:	e000ed20 	.word	0xe000ed20
 8008080:	20000048 	.word	0x20000048
 8008084:	e000ef34 	.word	0xe000ef34

08008088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
	__asm volatile
 800808e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	607b      	str	r3, [r7, #4]
}
 80080a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080a2:	4b10      	ldr	r3, [pc, #64]	@ (80080e4 <vPortEnterCritical+0x5c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	3301      	adds	r3, #1
 80080a8:	4a0e      	ldr	r2, [pc, #56]	@ (80080e4 <vPortEnterCritical+0x5c>)
 80080aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80080ac:	4b0d      	ldr	r3, [pc, #52]	@ (80080e4 <vPortEnterCritical+0x5c>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d110      	bne.n	80080d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80080b4:	4b0c      	ldr	r3, [pc, #48]	@ (80080e8 <vPortEnterCritical+0x60>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00b      	beq.n	80080d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	603b      	str	r3, [r7, #0]
}
 80080d0:	bf00      	nop
 80080d2:	bf00      	nop
 80080d4:	e7fd      	b.n	80080d2 <vPortEnterCritical+0x4a>
	}
}
 80080d6:	bf00      	nop
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20000048 	.word	0x20000048
 80080e8:	e000ed04 	.word	0xe000ed04

080080ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80080ec:	b480      	push	{r7}
 80080ee:	b083      	sub	sp, #12
 80080f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80080f2:	4b12      	ldr	r3, [pc, #72]	@ (800813c <vPortExitCritical+0x50>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10b      	bne.n	8008112 <vPortExitCritical+0x26>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	607b      	str	r3, [r7, #4]
}
 800810c:	bf00      	nop
 800810e:	bf00      	nop
 8008110:	e7fd      	b.n	800810e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008112:	4b0a      	ldr	r3, [pc, #40]	@ (800813c <vPortExitCritical+0x50>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3b01      	subs	r3, #1
 8008118:	4a08      	ldr	r2, [pc, #32]	@ (800813c <vPortExitCritical+0x50>)
 800811a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800811c:	4b07      	ldr	r3, [pc, #28]	@ (800813c <vPortExitCritical+0x50>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d105      	bne.n	8008130 <vPortExitCritical+0x44>
 8008124:	2300      	movs	r3, #0
 8008126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	f383 8811 	msr	BASEPRI, r3
}
 800812e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	20000048 	.word	0x20000048

08008140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008140:	f3ef 8009 	mrs	r0, PSP
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	4b15      	ldr	r3, [pc, #84]	@ (80081a0 <pxCurrentTCBConst>)
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	f01e 0f10 	tst.w	lr, #16
 8008150:	bf08      	it	eq
 8008152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815a:	6010      	str	r0, [r2, #0]
 800815c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008164:	f380 8811 	msr	BASEPRI, r0
 8008168:	f3bf 8f4f 	dsb	sy
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f7fe feea 	bl	8006f48 <vTaskSwitchContext>
 8008174:	f04f 0000 	mov.w	r0, #0
 8008178:	f380 8811 	msr	BASEPRI, r0
 800817c:	bc09      	pop	{r0, r3}
 800817e:	6819      	ldr	r1, [r3, #0]
 8008180:	6808      	ldr	r0, [r1, #0]
 8008182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008186:	f01e 0f10 	tst.w	lr, #16
 800818a:	bf08      	it	eq
 800818c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008190:	f380 8809 	msr	PSP, r0
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	f3af 8000 	nop.w

080081a0 <pxCurrentTCBConst>:
 80081a0:	200009f0 	.word	0x200009f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80081a4:	bf00      	nop
 80081a6:	bf00      	nop

080081a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	607b      	str	r3, [r7, #4]
}
 80081c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80081c2:	f7fe fe07 	bl	8006dd4 <xTaskIncrementTick>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d003      	beq.n	80081d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081cc:	4b06      	ldr	r3, [pc, #24]	@ (80081e8 <xPortSysTickHandler+0x40>)
 80081ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081d2:	601a      	str	r2, [r3, #0]
 80081d4:	2300      	movs	r3, #0
 80081d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f383 8811 	msr	BASEPRI, r3
}
 80081de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80081e0:	bf00      	nop
 80081e2:	3708      	adds	r7, #8
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}
 80081e8:	e000ed04 	.word	0xe000ed04

080081ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80081ec:	b480      	push	{r7}
 80081ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008220 <vPortSetupTimerInterrupt+0x34>)
 80081f2:	2200      	movs	r2, #0
 80081f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008224 <vPortSetupTimerInterrupt+0x38>)
 80081f8:	2200      	movs	r2, #0
 80081fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008228 <vPortSetupTimerInterrupt+0x3c>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a0a      	ldr	r2, [pc, #40]	@ (800822c <vPortSetupTimerInterrupt+0x40>)
 8008202:	fba2 2303 	umull	r2, r3, r2, r3
 8008206:	099b      	lsrs	r3, r3, #6
 8008208:	4a09      	ldr	r2, [pc, #36]	@ (8008230 <vPortSetupTimerInterrupt+0x44>)
 800820a:	3b01      	subs	r3, #1
 800820c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800820e:	4b04      	ldr	r3, [pc, #16]	@ (8008220 <vPortSetupTimerInterrupt+0x34>)
 8008210:	2207      	movs	r2, #7
 8008212:	601a      	str	r2, [r3, #0]
}
 8008214:	bf00      	nop
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
 800821e:	bf00      	nop
 8008220:	e000e010 	.word	0xe000e010
 8008224:	e000e018 	.word	0xe000e018
 8008228:	2000003c 	.word	0x2000003c
 800822c:	10624dd3 	.word	0x10624dd3
 8008230:	e000e014 	.word	0xe000e014

08008234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008244 <vPortEnableVFP+0x10>
 8008238:	6801      	ldr	r1, [r0, #0]
 800823a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800823e:	6001      	str	r1, [r0, #0]
 8008240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008242:	bf00      	nop
 8008244:	e000ed88 	.word	0xe000ed88

08008248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800824e:	f3ef 8305 	mrs	r3, IPSR
 8008252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2b0f      	cmp	r3, #15
 8008258:	d915      	bls.n	8008286 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800825a:	4a18      	ldr	r2, [pc, #96]	@ (80082bc <vPortValidateInterruptPriority+0x74>)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	4413      	add	r3, r2
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008264:	4b16      	ldr	r3, [pc, #88]	@ (80082c0 <vPortValidateInterruptPriority+0x78>)
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	7afa      	ldrb	r2, [r7, #11]
 800826a:	429a      	cmp	r2, r3
 800826c:	d20b      	bcs.n	8008286 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800826e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	607b      	str	r3, [r7, #4]
}
 8008280:	bf00      	nop
 8008282:	bf00      	nop
 8008284:	e7fd      	b.n	8008282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008286:	4b0f      	ldr	r3, [pc, #60]	@ (80082c4 <vPortValidateInterruptPriority+0x7c>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800828e:	4b0e      	ldr	r3, [pc, #56]	@ (80082c8 <vPortValidateInterruptPriority+0x80>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	429a      	cmp	r2, r3
 8008294:	d90b      	bls.n	80082ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829a:	f383 8811 	msr	BASEPRI, r3
 800829e:	f3bf 8f6f 	isb	sy
 80082a2:	f3bf 8f4f 	dsb	sy
 80082a6:	603b      	str	r3, [r7, #0]
}
 80082a8:	bf00      	nop
 80082aa:	bf00      	nop
 80082ac:	e7fd      	b.n	80082aa <vPortValidateInterruptPriority+0x62>
	}
 80082ae:	bf00      	nop
 80082b0:	3714      	adds	r7, #20
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	e000e3f0 	.word	0xe000e3f0
 80082c0:	2000101c 	.word	0x2000101c
 80082c4:	e000ed0c 	.word	0xe000ed0c
 80082c8:	20001020 	.word	0x20001020

080082cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08a      	sub	sp, #40	@ 0x28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80082d4:	2300      	movs	r3, #0
 80082d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80082d8:	f7fe fcc0 	bl	8006c5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80082dc:	4b5c      	ldr	r3, [pc, #368]	@ (8008450 <pvPortMalloc+0x184>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d101      	bne.n	80082e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80082e4:	f000 f924 	bl	8008530 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082e8:	4b5a      	ldr	r3, [pc, #360]	@ (8008454 <pvPortMalloc+0x188>)
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	4013      	ands	r3, r2
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	f040 8095 	bne.w	8008420 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d01e      	beq.n	800833a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80082fc:	2208      	movs	r2, #8
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4413      	add	r3, r2
 8008302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	2b00      	cmp	r3, #0
 800830c:	d015      	beq.n	800833a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f023 0307 	bic.w	r3, r3, #7
 8008314:	3308      	adds	r3, #8
 8008316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f003 0307 	and.w	r3, r3, #7
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00b      	beq.n	800833a <pvPortMalloc+0x6e>
	__asm volatile
 8008322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008326:	f383 8811 	msr	BASEPRI, r3
 800832a:	f3bf 8f6f 	isb	sy
 800832e:	f3bf 8f4f 	dsb	sy
 8008332:	617b      	str	r3, [r7, #20]
}
 8008334:	bf00      	nop
 8008336:	bf00      	nop
 8008338:	e7fd      	b.n	8008336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d06f      	beq.n	8008420 <pvPortMalloc+0x154>
 8008340:	4b45      	ldr	r3, [pc, #276]	@ (8008458 <pvPortMalloc+0x18c>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	429a      	cmp	r2, r3
 8008348:	d86a      	bhi.n	8008420 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800834a:	4b44      	ldr	r3, [pc, #272]	@ (800845c <pvPortMalloc+0x190>)
 800834c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800834e:	4b43      	ldr	r3, [pc, #268]	@ (800845c <pvPortMalloc+0x190>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008354:	e004      	b.n	8008360 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008358:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800835a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	429a      	cmp	r2, r3
 8008368:	d903      	bls.n	8008372 <pvPortMalloc+0xa6>
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1f1      	bne.n	8008356 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008372:	4b37      	ldr	r3, [pc, #220]	@ (8008450 <pvPortMalloc+0x184>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008378:	429a      	cmp	r2, r3
 800837a:	d051      	beq.n	8008420 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800837c:	6a3b      	ldr	r3, [r7, #32]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2208      	movs	r2, #8
 8008382:	4413      	add	r3, r2
 8008384:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800838e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008390:	685a      	ldr	r2, [r3, #4]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	1ad2      	subs	r2, r2, r3
 8008396:	2308      	movs	r3, #8
 8008398:	005b      	lsls	r3, r3, #1
 800839a:	429a      	cmp	r2, r3
 800839c:	d920      	bls.n	80083e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800839e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	4413      	add	r3, r2
 80083a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083a6:	69bb      	ldr	r3, [r7, #24]
 80083a8:	f003 0307 	and.w	r3, r3, #7
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00b      	beq.n	80083c8 <pvPortMalloc+0xfc>
	__asm volatile
 80083b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b4:	f383 8811 	msr	BASEPRI, r3
 80083b8:	f3bf 8f6f 	isb	sy
 80083bc:	f3bf 8f4f 	dsb	sy
 80083c0:	613b      	str	r3, [r7, #16]
}
 80083c2:	bf00      	nop
 80083c4:	bf00      	nop
 80083c6:	e7fd      	b.n	80083c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ca:	685a      	ldr	r2, [r3, #4]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	1ad2      	subs	r2, r2, r3
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80083d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083da:	69b8      	ldr	r0, [r7, #24]
 80083dc:	f000 f90a 	bl	80085f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008458 <pvPortMalloc+0x18c>)
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	1ad3      	subs	r3, r2, r3
 80083ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008458 <pvPortMalloc+0x18c>)
 80083ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008458 <pvPortMalloc+0x18c>)
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008460 <pvPortMalloc+0x194>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d203      	bcs.n	8008402 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80083fa:	4b17      	ldr	r3, [pc, #92]	@ (8008458 <pvPortMalloc+0x18c>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a18      	ldr	r2, [pc, #96]	@ (8008460 <pvPortMalloc+0x194>)
 8008400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008404:	685a      	ldr	r2, [r3, #4]
 8008406:	4b13      	ldr	r3, [pc, #76]	@ (8008454 <pvPortMalloc+0x188>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	431a      	orrs	r2, r3
 800840c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008412:	2200      	movs	r2, #0
 8008414:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008416:	4b13      	ldr	r3, [pc, #76]	@ (8008464 <pvPortMalloc+0x198>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	3301      	adds	r3, #1
 800841c:	4a11      	ldr	r2, [pc, #68]	@ (8008464 <pvPortMalloc+0x198>)
 800841e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008420:	f7fe fc2a 	bl	8006c78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	f003 0307 	and.w	r3, r3, #7
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00b      	beq.n	8008446 <pvPortMalloc+0x17a>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	60fb      	str	r3, [r7, #12]
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	e7fd      	b.n	8008442 <pvPortMalloc+0x176>
	return pvReturn;
 8008446:	69fb      	ldr	r3, [r7, #28]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3728      	adds	r7, #40	@ 0x28
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}
 8008450:	20001be4 	.word	0x20001be4
 8008454:	20001bf8 	.word	0x20001bf8
 8008458:	20001be8 	.word	0x20001be8
 800845c:	20001bdc 	.word	0x20001bdc
 8008460:	20001bec 	.word	0x20001bec
 8008464:	20001bf0 	.word	0x20001bf0

08008468 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d04f      	beq.n	800851a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800847a:	2308      	movs	r3, #8
 800847c:	425b      	negs	r3, r3
 800847e:	697a      	ldr	r2, [r7, #20]
 8008480:	4413      	add	r3, r2
 8008482:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	4b25      	ldr	r3, [pc, #148]	@ (8008524 <vPortFree+0xbc>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4013      	ands	r3, r2
 8008492:	2b00      	cmp	r3, #0
 8008494:	d10b      	bne.n	80084ae <vPortFree+0x46>
	__asm volatile
 8008496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849a:	f383 8811 	msr	BASEPRI, r3
 800849e:	f3bf 8f6f 	isb	sy
 80084a2:	f3bf 8f4f 	dsb	sy
 80084a6:	60fb      	str	r3, [r7, #12]
}
 80084a8:	bf00      	nop
 80084aa:	bf00      	nop
 80084ac:	e7fd      	b.n	80084aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d00b      	beq.n	80084ce <vPortFree+0x66>
	__asm volatile
 80084b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ba:	f383 8811 	msr	BASEPRI, r3
 80084be:	f3bf 8f6f 	isb	sy
 80084c2:	f3bf 8f4f 	dsb	sy
 80084c6:	60bb      	str	r3, [r7, #8]
}
 80084c8:	bf00      	nop
 80084ca:	bf00      	nop
 80084cc:	e7fd      	b.n	80084ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	685a      	ldr	r2, [r3, #4]
 80084d2:	4b14      	ldr	r3, [pc, #80]	@ (8008524 <vPortFree+0xbc>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4013      	ands	r3, r2
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d01e      	beq.n	800851a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d11a      	bne.n	800851a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	4b0e      	ldr	r3, [pc, #56]	@ (8008524 <vPortFree+0xbc>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	43db      	mvns	r3, r3
 80084ee:	401a      	ands	r2, r3
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80084f4:	f7fe fbb2 	bl	8006c5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008528 <vPortFree+0xc0>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4413      	add	r3, r2
 8008502:	4a09      	ldr	r2, [pc, #36]	@ (8008528 <vPortFree+0xc0>)
 8008504:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008506:	6938      	ldr	r0, [r7, #16]
 8008508:	f000 f874 	bl	80085f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800850c:	4b07      	ldr	r3, [pc, #28]	@ (800852c <vPortFree+0xc4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3301      	adds	r3, #1
 8008512:	4a06      	ldr	r2, [pc, #24]	@ (800852c <vPortFree+0xc4>)
 8008514:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008516:	f7fe fbaf 	bl	8006c78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800851a:	bf00      	nop
 800851c:	3718      	adds	r7, #24
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	20001bf8 	.word	0x20001bf8
 8008528:	20001be8 	.word	0x20001be8
 800852c:	20001bf4 	.word	0x20001bf4

08008530 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008536:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800853a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800853c:	4b27      	ldr	r3, [pc, #156]	@ (80085dc <prvHeapInit+0xac>)
 800853e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f003 0307 	and.w	r3, r3, #7
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00c      	beq.n	8008564 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	3307      	adds	r3, #7
 800854e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f023 0307 	bic.w	r3, r3, #7
 8008556:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008558:	68ba      	ldr	r2, [r7, #8]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	1ad3      	subs	r3, r2, r3
 800855e:	4a1f      	ldr	r2, [pc, #124]	@ (80085dc <prvHeapInit+0xac>)
 8008560:	4413      	add	r3, r2
 8008562:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008568:	4a1d      	ldr	r2, [pc, #116]	@ (80085e0 <prvHeapInit+0xb0>)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800856e:	4b1c      	ldr	r3, [pc, #112]	@ (80085e0 <prvHeapInit+0xb0>)
 8008570:	2200      	movs	r2, #0
 8008572:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	4413      	add	r3, r2
 800857a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800857c:	2208      	movs	r2, #8
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	1a9b      	subs	r3, r3, r2
 8008582:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f023 0307 	bic.w	r3, r3, #7
 800858a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	4a15      	ldr	r2, [pc, #84]	@ (80085e4 <prvHeapInit+0xb4>)
 8008590:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008592:	4b14      	ldr	r3, [pc, #80]	@ (80085e4 <prvHeapInit+0xb4>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2200      	movs	r2, #0
 8008598:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800859a:	4b12      	ldr	r3, [pc, #72]	@ (80085e4 <prvHeapInit+0xb4>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2200      	movs	r2, #0
 80085a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	1ad2      	subs	r2, r2, r3
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085b0:	4b0c      	ldr	r3, [pc, #48]	@ (80085e4 <prvHeapInit+0xb4>)
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	4a0a      	ldr	r2, [pc, #40]	@ (80085e8 <prvHeapInit+0xb8>)
 80085be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	4a09      	ldr	r2, [pc, #36]	@ (80085ec <prvHeapInit+0xbc>)
 80085c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085c8:	4b09      	ldr	r3, [pc, #36]	@ (80085f0 <prvHeapInit+0xc0>)
 80085ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80085ce:	601a      	str	r2, [r3, #0]
}
 80085d0:	bf00      	nop
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr
 80085dc:	20001024 	.word	0x20001024
 80085e0:	20001bdc 	.word	0x20001bdc
 80085e4:	20001be4 	.word	0x20001be4
 80085e8:	20001bec 	.word	0x20001bec
 80085ec:	20001be8 	.word	0x20001be8
 80085f0:	20001bf8 	.word	0x20001bf8

080085f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085fc:	4b28      	ldr	r3, [pc, #160]	@ (80086a0 <prvInsertBlockIntoFreeList+0xac>)
 80085fe:	60fb      	str	r3, [r7, #12]
 8008600:	e002      	b.n	8008608 <prvInsertBlockIntoFreeList+0x14>
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60fb      	str	r3, [r7, #12]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	429a      	cmp	r2, r3
 8008610:	d8f7      	bhi.n	8008602 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	4413      	add	r3, r2
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	429a      	cmp	r2, r3
 8008622:	d108      	bne.n	8008636 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	685a      	ldr	r2, [r3, #4]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	441a      	add	r2, r3
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	441a      	add	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	429a      	cmp	r2, r3
 8008648:	d118      	bne.n	800867c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	4b15      	ldr	r3, [pc, #84]	@ (80086a4 <prvInsertBlockIntoFreeList+0xb0>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	429a      	cmp	r2, r3
 8008654:	d00d      	beq.n	8008672 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	441a      	add	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	601a      	str	r2, [r3, #0]
 8008670:	e008      	b.n	8008684 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008672:	4b0c      	ldr	r3, [pc, #48]	@ (80086a4 <prvInsertBlockIntoFreeList+0xb0>)
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	601a      	str	r2, [r3, #0]
 800867a:	e003      	b.n	8008684 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	429a      	cmp	r2, r3
 800868a:	d002      	beq.n	8008692 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008692:	bf00      	nop
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	20001bdc 	.word	0x20001bdc
 80086a4:	20001be4 	.word	0x20001be4

080086a8 <memset>:
 80086a8:	4402      	add	r2, r0
 80086aa:	4603      	mov	r3, r0
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d100      	bne.n	80086b2 <memset+0xa>
 80086b0:	4770      	bx	lr
 80086b2:	f803 1b01 	strb.w	r1, [r3], #1
 80086b6:	e7f9      	b.n	80086ac <memset+0x4>

080086b8 <__libc_init_array>:
 80086b8:	b570      	push	{r4, r5, r6, lr}
 80086ba:	4d0d      	ldr	r5, [pc, #52]	@ (80086f0 <__libc_init_array+0x38>)
 80086bc:	4c0d      	ldr	r4, [pc, #52]	@ (80086f4 <__libc_init_array+0x3c>)
 80086be:	1b64      	subs	r4, r4, r5
 80086c0:	10a4      	asrs	r4, r4, #2
 80086c2:	2600      	movs	r6, #0
 80086c4:	42a6      	cmp	r6, r4
 80086c6:	d109      	bne.n	80086dc <__libc_init_array+0x24>
 80086c8:	4d0b      	ldr	r5, [pc, #44]	@ (80086f8 <__libc_init_array+0x40>)
 80086ca:	4c0c      	ldr	r4, [pc, #48]	@ (80086fc <__libc_init_array+0x44>)
 80086cc:	f000 f826 	bl	800871c <_init>
 80086d0:	1b64      	subs	r4, r4, r5
 80086d2:	10a4      	asrs	r4, r4, #2
 80086d4:	2600      	movs	r6, #0
 80086d6:	42a6      	cmp	r6, r4
 80086d8:	d105      	bne.n	80086e6 <__libc_init_array+0x2e>
 80086da:	bd70      	pop	{r4, r5, r6, pc}
 80086dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80086e0:	4798      	blx	r3
 80086e2:	3601      	adds	r6, #1
 80086e4:	e7ee      	b.n	80086c4 <__libc_init_array+0xc>
 80086e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80086ea:	4798      	blx	r3
 80086ec:	3601      	adds	r6, #1
 80086ee:	e7f2      	b.n	80086d6 <__libc_init_array+0x1e>
 80086f0:	080088d8 	.word	0x080088d8
 80086f4:	080088d8 	.word	0x080088d8
 80086f8:	080088d8 	.word	0x080088d8
 80086fc:	080088dc 	.word	0x080088dc

08008700 <memcpy>:
 8008700:	440a      	add	r2, r1
 8008702:	4291      	cmp	r1, r2
 8008704:	f100 33ff 	add.w	r3, r0, #4294967295
 8008708:	d100      	bne.n	800870c <memcpy+0xc>
 800870a:	4770      	bx	lr
 800870c:	b510      	push	{r4, lr}
 800870e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008712:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008716:	4291      	cmp	r1, r2
 8008718:	d1f9      	bne.n	800870e <memcpy+0xe>
 800871a:	bd10      	pop	{r4, pc}

0800871c <_init>:
 800871c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800871e:	bf00      	nop
 8008720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008722:	bc08      	pop	{r3}
 8008724:	469e      	mov	lr, r3
 8008726:	4770      	bx	lr

08008728 <_fini>:
 8008728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872a:	bf00      	nop
 800872c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800872e:	bc08      	pop	{r3}
 8008730:	469e      	mov	lr, r3
 8008732:	4770      	bx	lr
