-- generated by newgenasym Fri Jun 04 13:10:42 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \dc/dc_4_6w\ is
    port (    
	\v1in+\:   IN     STD_LOGIC;    
	\v1in-\:   IN     STD_LOGIC;    
	\v1o+\:    OUT    STD_LOGIC;    
	\v1o-\:    OUT    STD_LOGIC;    
	\v2in+\:   IN     STD_LOGIC;    
	\v2in-\:   IN     STD_LOGIC;    
	\v2o+\:    OUT    STD_LOGIC;    
	\v2o-\:    OUT    STD_LOGIC;    
	\v3in+\:   IN     STD_LOGIC;    
	\v3in-\:   IN     STD_LOGIC;    
	\v3o+\:    OUT    STD_LOGIC;    
	\v3o-\:    OUT    STD_LOGIC);
end \dc/dc_4_6w\;
