
---------- Begin Simulation Statistics ----------
final_tick                               155619038000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666012                       # Number of bytes of host memory used
host_op_rate                                   392047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.57                       # Real time elapsed on the host
host_tick_rate                              608904448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.155619                       # Number of seconds simulated
sim_ticks                                155619038000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.556190                       # CPI: cycles per instruction
system.cpu.discardedOps                        191206                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        23418019                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.642595                       # IPC: instructions per cycle
system.cpu.numCycles                        155619038                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132201019                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       107279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       421167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       843655                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            379                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485771                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735236                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103995                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101877                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899334                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51596602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51596602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51597168                       # number of overall hits
system.cpu.dcache.overall_hits::total        51597168                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       449823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         449823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       457676                       # number of overall misses
system.cpu.dcache.overall_misses::total        457676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24474244000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24474244000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24474244000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24474244000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52046425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52046425                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52054844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52054844                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54408.609609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54408.609609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53475.043481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53475.043481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       374245                       # number of writebacks
system.cpu.dcache.writebacks::total            374245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       418018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       418018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20713092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20713092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21139238000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21139238000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008106                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008106                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49550.717912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49550.717912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50096.067530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50096.067530                       # average overall mshr miss latency
system.cpu.dcache.replacements                 420950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40883804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40883804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       213390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        213390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8514255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8514255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41097194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41097194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39899.971882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39899.971882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       210806                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210806                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7960375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7960375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37761.614945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37761.614945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10712798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10712798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       236433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       236433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15959989000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15959989000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67503.220786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67503.220786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       207212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12752717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12752717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61544.297628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61544.297628                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    426146000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    426146000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107721.435794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107721.435794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.467460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            421974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.275884                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.467460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          665                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833300694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833300694                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685051                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474237                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025801                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8087416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8087416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8087416                       # number of overall hits
system.cpu.icache.overall_hits::total         8087416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          516                       # number of overall misses
system.cpu.icache.overall_misses::total           516                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48975000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48975000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48975000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48975000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8087932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8087932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8087932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8087932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94912.790698                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94912.790698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94912.790698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94912.790698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47943000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47943000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92912.790698                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92912.790698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92912.790698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92912.790698                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8087416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8087416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8087932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8087932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94912.790698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94912.790698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92912.790698                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92912.790698                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           259.816185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8087932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15674.286822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   259.816185                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.507453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.507453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8088448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8088448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 155619038000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               298433                       # number of demand (read+write) hits
system.l2.demand_hits::total                   298537                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data              298433                       # number of overall hits
system.l2.overall_hits::total                  298537                       # number of overall hits
system.l2.demand_misses::.cpu.inst                412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123541                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123953                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               412                       # number of overall misses
system.l2.overall_misses::.cpu.data            123541                       # number of overall misses
system.l2.overall_misses::total                123953                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13579554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13623640000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13579554000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13623640000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           421974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               422490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          421974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              422490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.798450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293387                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.798450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293387                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107004.854369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109919.411370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109909.723847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107004.854369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109919.411370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109909.723847                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73464                       # number of writebacks
system.l2.writebacks::total                     73464                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123948                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11108271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11144117000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11108271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11144117000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.798450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.292757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.798450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.292757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87004.854369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89919.302875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89909.615323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87004.854369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89919.302875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89909.615323                       # average overall mshr miss latency
system.l2.replacements                         107648                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       374245                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           374245                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       374245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       374245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85726                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9575706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9575706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        207212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.413712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.413712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111701.304155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111701.304155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7861186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7861186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.413712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.413712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91701.304155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91701.304155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44086000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44086000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.798450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.798450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107004.854369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107004.854369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.798450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.798450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87004.854369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87004.854369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        176947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            176947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4003848000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4003848000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       214762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        214762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.176079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105879.888933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105879.888933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3247085000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3247085000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85879.000264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85879.000264                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16070.328919                       # Cycle average of tags in use
system.l2.tags.total_refs                      843568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    124032                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.801213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.434774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.825082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16009.069063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980855                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3498332                       # Number of tag accesses
system.l2.tags.data_accesses                  3498332                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    146928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    247026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007377706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8774                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8774                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138335                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123948                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73464                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247896                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146928                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247896                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146928                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.246182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.365707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.318447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8756     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8774                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.742307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.709131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5714     65.12%     65.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.13%     66.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2696     30.73%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      1.08%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              140      1.60%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.15%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8774                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15865344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9403392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    101.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  155618971000                       # Total gap between requests
system.mem_ctrls.avgGap                     788295.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15809664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9401408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 338878.845916011895                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 101592094.406855300069                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60412968.238500490785                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          824                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       247072                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       146928                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27312500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8891418500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3624592474250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33146.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35987.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24669174.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15812608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15865344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9403392                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9403392                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          412                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       123536                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         123948                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        73464                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         73464                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       338879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    101611012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        101949891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       338879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       338879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60425717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60425717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60425717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       338879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    101611012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       162375609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               247850                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              146897                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        15694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9184                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4271543500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1239250000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8918731000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17234.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35984.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              201952                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             117464                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        75325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   335.387189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.881767                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   351.887742                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3434      4.56%      4.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        46643     61.92%     66.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4838      6.42%     72.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3115      4.14%     77.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          924      1.23%     78.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1005      1.33%     79.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          939      1.25%     80.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          788      1.05%     81.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13639     18.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        75325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15862400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9401408                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              101.930973                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.412968                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       270884460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       143970915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      886495260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     386259120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12284195040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24405847320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  39205418400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   77583070515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.544854                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 101644092500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5196360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48778585500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       266978880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       141887460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      883153740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     380543220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12284195040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24602271600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  39040008480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   77599038420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.647463                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 101215711750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5196360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49206966250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73464                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33807                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85726                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       355167                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 355167                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25268736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25268736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123948                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123948    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123948                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           818931000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1159360250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            215278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       447709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207212                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       214762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1264898                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1266145                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    101916032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              102009600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          107648                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9403392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           530138                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000870                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029476                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 529677     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    461      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             530138                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 155619038000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2341495000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2580000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2109874995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
