#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 23 21:04:05 2021
# Process ID: 511330
# Current directory: /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/scripts
# Command line: vivado -mode batch -nojournal -log 21_11_23-210403.vivado.log -source create_dcp_from_cl.tcl -tclargs 21_11_23-210403 TIMING 1.6.0 0x04182104 0xF000 0x1D0F 0x1D51 0xFEDD A0 B5 C0 2 0
# Log file: /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/scripts/21_11_23-210403.vivado.log
# Journal file: 
#-----------------------------------------------------------
source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_hello_world
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.6.0
# puts "Shell Version:          $shell_version";
Shell Version:          0x04182104
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               TIMING
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF000
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDD
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B5
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       0
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 21_11_23-210403
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-1008}      -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Opt 31-430}          -suppress
# set_msg_config -severity "CRITICAL WARNING" -string "WRAPPER_INST/SH" -suppress
# set_msg_config -severity "WARNING"          -string "WRAPPER_INST/SH" -suppress
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (21:04:12) Calling the encrypt.tcl.
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
TIMING strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-no_lc -shreg_min_size 5 -fsm_extraction one_hot -resource_sharing off $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  "Explore"
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  "ExtraNetDelay_high"
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 1
## set phys_options     ""
## set phys_directive   ""
## set phys_directive   "AggressiveExplore"
## set phys_preHookTcl  ""
## set phys_postHookTcl ""
## set route 1
## set route_options    "-tns_cleanup"
## set route_directive  "Explore"
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 1
## set post_phys_options     ""
## set post_phys_directive   "AggressiveExplore"
## set post_phys_preHookTcl  ""
## set post_phys_postHookTcl ""
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/cl_hello_world_defines.vh             $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                      $TARGET_DIR
## file copy -force $CL_DIR/design/wrapper_top.sv                      	$TARGET_DIR 
## file copy -force $CL_DIR/design/counter.sv                        	  $TARGET_DIR 
## file copy -force $CL_DIR/design/comparator.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/fifo_async.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/fifo_in_out.sv                    	  $TARGET_DIR
## file copy -force $CL_DIR/design/fsm_sha3_fifo.sv                   	  $TARGET_DIR
## file copy -force $CL_DIR/design/fsm_matrix2hash.sv                    $TARGET_DIR
## file copy -force $CL_DIR/design/heavy_hash_blk.sv                    	$TARGET_DIR
## file copy -force $CL_DIR/design/heavy_hash.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/matrix_controller.sv             	    $TARGET_DIR 
## file copy -force $CL_DIR/design/matrix_data_path.sv              	    $TARGET_DIR
## file copy -force $CL_DIR/design/matrix_ram.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/matrix_top.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/nonce_gen.sv                    	    $TARGET_DIR
## file copy -force $CL_DIR/design/PE.sv                           	    $TARGET_DIR
## file copy -force $CL_DIR/design/top.sv                          	    $TARGET_DIR
## file copy -force $CL_DIR/design/countern.vhd                          $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_bytepad.vhd                    $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_cons.vhd                       $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_control.vhd                   	$TARGET_DIR 
## file copy -force $CL_DIR/design/keccak_datapath.vhd                	  $TARGET_DIR 
## file copy -force $CL_DIR/design/keccak_fsm1.vhd                 	    $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_fsm2.vhd                  	    $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_pkg.vhd                    	  $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_round.vhd                   	  $TARGET_DIR
## file copy -force $CL_DIR/design/keccak_top.vhd                        $TARGET_DIR
## file copy -force $CL_DIR/design/piso.vhd                              $TARGET_DIR
## file copy -force $CL_DIR/design/regn.vhd                              $TARGET_DIR
## file copy -force $CL_DIR/design/sha3_fsm3.vhd                         $TARGET_DIR
## file copy -force $CL_DIR/design/sha3_pkg.vhd                          $TARGET_DIR
## file copy -force $CL_DIR/design/sipo.vhd                              $TARGET_DIR
## file copy -force $CL_DIR/design/sr_reg.vhd                            $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2020.2
## puts "vivado_version $vivado_version"
vivado_version 2020.2
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog  [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (21:04:12) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# }
AWS FPGA: (21:04:14) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (21:04:14) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
AWS FPGA: Reading AWS constraints
AWS FPGA: (21:04:17) Start design synthesis.

Running synth_design for cl_hello_world /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/scripts [Tue Nov 23 21:04:19 2021]
Command: synth_design -top cl_hello_world -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -no_lc -shreg_min_size 5 -fsm_extraction one_hot -resource_sharing off -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/src_register_slice.xci
/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/dest_register_slice/dest_register_slice.xci
/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/axi_register_slice/axi_register_slice.xci
/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/axi_register_slice_light/axi_register_slice_light.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Synthesis license expires in 24 day(s)
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 511377
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3050.617 ; gain = 231.688 ; free physical = 14168 ; free virtual = 38348
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function get_keccak_capacity does not always return a value [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_pkg.vhd:51]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (1#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (1#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (2#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (2#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (3#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (5#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (6#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (7#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (8#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (8#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (8#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (8#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (9#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (10#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (11#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (11#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (11#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-638] synthesizing module 'keccak_top' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_top.vhd:30]
INFO: [Synth 8-638] synthesizing module 'keccak_control' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:53]
	Parameter hs bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'keccak_fsm1' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:44]
	Parameter mw bound to: 1088 - type: integer 
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_final_segment' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sr_reg' (12#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'word_counter_gen' of component 'countern' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'countern' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'countern' (13#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_full_block' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:166]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_pos1' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'keccak_fsm1' (14#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'keccak_fsm2' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:40]
	Parameter hs bound to: 256 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'proc_counter_gen' of component 'countern' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:55]
	Parameter init bound to: 1'b1 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sf_gen' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'sr_reg__parameterized2' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
	Parameter init bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sr_reg__parameterized2' (14#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'keccak_fsm2' (15#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_fsm2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sha3_fsm3_beh' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd:34]
	Parameter h bound to: 256 - type: integer 
	Parameter w bound to: 64 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'kcount_gen' of component 'countern' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd:46]
INFO: [Synth 8-638] synthesizing module 'countern__parameterized2' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
	Parameter N bound to: 2 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'countern__parameterized2' (15#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sha3_fsm3_beh' (16#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sha3_fsm3.vhd:34]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_blk_ready' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:105]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_msg_end' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:108]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_output_write' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:111]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-3491] module 'sr_reg' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sr_reg.vhd:10' bound to instance 'sr_output_busy' of component 'sr_reg' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'keccak_control' (17#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_control.vhd:53]
INFO: [Synth 8-638] synthesizing module 'keccak_datapath' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:54]
	Parameter b bound to: 1088 - type: integer 
	Parameter hs bound to: 256 - type: integer 
	Parameter version bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'keccak_bytepad' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_bytepad.vhd:21]
	Parameter w bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'keccak_bytepad' (18#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_bytepad.vhd:21]
	Parameter N bound to: 1088 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sipo' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd:14' bound to instance 'in_buf' of component 'sipo' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:126]
INFO: [Synth 8-638] synthesizing module 'sipo' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd:27]
	Parameter N bound to: 1088 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sipo' (19#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/sipo.vhd:27]
	Parameter N bound to: 1600 - type: integer 
	Parameter init bound to: 1600'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'regn' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd:12' bound to instance 'state' of component 'regn' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:136]
INFO: [Synth 8-638] synthesizing module 'regn' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd:26]
	Parameter N bound to: 1600 - type: integer 
	Parameter init bound to: 1600'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'regn' (20#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/regn.vhd:26]
INFO: [Synth 8-638] synthesizing module 'keccak_cons' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_cons.vhd:22]
	Parameter ur bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'keccak_cons' (21#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_cons.vhd:22]
INFO: [Synth 8-638] synthesizing module 'keccak_round_mrogawski_round' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_round.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'keccak_round_mrogawski_round' (22#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_round.vhd:232]
	Parameter N bound to: 5 - type: integer 
	Parameter step bound to: 1 - type: integer 
	Parameter style bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'countern' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/countern.vhd:16' bound to instance 'ctr' of component 'countern' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:146]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'piso' declared at '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd:14' bound to instance 'out_buf' of component 'piso' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:157]
INFO: [Synth 8-638] synthesizing module 'piso' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd:28]
	Parameter N bound to: 256 - type: integer 
	Parameter M bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'piso' (23#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/piso.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'keccak_datapath' (24#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_datapath.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'keccak_top' (25#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/src_post_encryption/keccak_top.vhd:30]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 4 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized2' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized2' (26#1) [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 0 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
	Parameter DDR_A_IO bound to: 1 - type: integer 
	Parameter DDR_D_IO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (37#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (41#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36485]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (42#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36485]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36259]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (43#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36259]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (44#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (45#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_light' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (46#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (46#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (46#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (46#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (47#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (48#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (49#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_light' (50#1) [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3542.680 ; gain = 723.750 ; free physical = 13912 ; free virtual = 38101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 3542.680 ; gain = 723.750 ; free physical = 13934 ; free virtual = 38124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 3542.680 ; gain = 723.750 ; free physical = 13934 ; free virtual = 38124
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4793.398 ; gain = 0.000 ; free physical = 12444 ; free virtual = 36629
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
write_xdc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7054.984 ; gain = 296.000 ; free physical = 10440 ; free virtual = 34628
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_hello_world_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_hello_world_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7054.984 ; gain = 0.000 ; free physical = 10446 ; free virtual = 34636
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 273 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7054.984 ; gain = 0.000 ; free physical = 10460 ; free virtual = 34650
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:18 ; elapsed = 00:02:55 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 13557 ; free virtual = 37747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:18 ; elapsed = 00:02:55 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 13555 ; free virtual = 37745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /sync_rd_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /sync_rd_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /sync_wr_rst/\in_q_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /sync_wr_rst/\sync_out_reg[0] . (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 50).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/in_q_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC0/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC1/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/DDR_STAT_INC_SYNC2/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[0].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[1].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].CCF_XSDB_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_FROM_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\ddr_stat[2].SAVE_RST_TO_DDR_SYNC /sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[0].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[1].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_ACK /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_read_ptr_wr/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property ASYNC_REG = true for SH_DDR/\gen_ddr_tst[2].CCF_DDR_STAT_REQ /CCF_CTL/sync_write_ptr_rd/sync_out_reg. (constraint file  /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for AXIL_OCL_REG_SLC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_araddr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_block_header. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_matrix. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_rdata. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_target. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_nonce_size. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_arvalid. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_block_header_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_matrix_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_rdata_valid_heavyhash_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_target_we. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_ack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_stop. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[9].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[10].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[11].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[12].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[13].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[14].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[15].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[16].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[17].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[18].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[19].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[20].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[21].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[22].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[23].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[24].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[25].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[26].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[27].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[28].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[29].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[30].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[31].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[32].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[33].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[34].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[35].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[36].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[37].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[38].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[39].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[40].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[41].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[42].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[43].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[44].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[45].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[46].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[47].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[48].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[49].heavy_hash_blk_dut /sync_rst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:29 ; elapsed = 00:03:05 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 12583 ; free virtual = 36775
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_fsm1_reg' in module 'keccak_fsm1'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'keccak_fsm2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'fsm_sha3_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'fsm_matrix2hash'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'comparator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'nonce_gen__parameterized48'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            10000 |                              000
        wait_for_header1 |                            00010 |                              001
          wait_for_load1 |                            01000 |                              011
              load_block |                            00100 |                              010
          wait_for_load2 |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_fsm1_reg' using encoding 'one-hot' in module 'keccak_fsm1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           100000 |                              000
                    idle |                           001000 |                              001
      process_last_block |                           000010 |                              011
            finalization |                           010000 |                              100
             output_data |                           000001 |                              101
           process_block |                           000100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'keccak_fsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              READ_HASH0 |                         00000001 | 00000000000000000000000000000000
              READ_HASH1 |                         00000010 | 00000000000000000000000000000001
              READ_HASH2 |                         00000100 | 00000000000000000000000000000010
              READ_HASH3 |                         00001000 | 00000000000000000000000000000011
             WRITE_FIFO0 |                         00010000 | 00000000000000000000000000000100
             WRITE_FIFO1 |                         00100000 | 00000000000000000000000000000101
             WRITE_FIFO2 |                         01000000 | 00000000000000000000000000000110
             WRITE_FIFO3 |                         10000000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'fsm_sha3_fifo'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_wide.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_wide.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-6904] The RAM "xilinx_single_port_ram_no_change:/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WRITE_HEADER |                            00001 | 00000000000000000000000000000000
             WRITE_DATA0 |                            00010 | 00000000000000000000000000000001
             WRITE_DATA1 |                            00100 | 00000000000000000000000000000010
             WRITE_DATA2 |                            01000 | 00000000000000000000000000000011
             WRITE_DATA3 |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'fsm_matrix2hash'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                          0000001 | 00000000000000000000000000000000
             READ_TARGET |                          0000010 | 00000000000000000000000000000001
               COMPARE_0 |                          0000100 | 00000000000000000000000000000010
               COMPARE_1 |                          0001000 | 00000000000000000000000000000011
               COMPARE_2 |                          0010000 | 00000000000000000000000000000100
               COMPARE_3 |                          0100000 | 00000000000000000000000000000101
        DETERMINE_RESULT |                          1000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'comparator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 | 00000000000000000000000000000000
       READ_BLOCK_HEADER |                            00010 | 00000000000000000000000000000001
         CHECK_NONCE_END |                            00100 | 00000000000000000000000000000010
            UPDATE_NONCE |                            01000 | 00000000000000000000000000000011
            WRITE_HASHIN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'nonce_gen__parameterized48'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:50 ; elapsed = 00:03:28 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 7071 ; free virtual = 31291
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 100   
	   2 Input   32 Bit       Adders := 100   
	   4 Input   11 Bit       Adders := 50    
	   4 Input   10 Bit       Adders := 150   
	   4 Input    9 Bit       Adders := 150   
	   4 Input    8 Bit       Adders := 450   
	   4 Input    7 Bit       Adders := 700   
	   2 Input    7 Bit       Adders := 200   
	   2 Input    5 Bit       Adders := 350   
	   2 Input    4 Bit       Adders := 50    
	   2 Input    3 Bit       Adders := 100   
	   2 Input    2 Bit       Adders := 124   
	   4 Input    2 Bit       Adders := 300   
	   3 Input    2 Bit       Adders := 12    
	   3 Input    1 Bit       Adders := 24    
+---XORs : 
	   2 Input   1600 Bit         XORs := 100   
	   5 Input     64 Bit         XORs := 500   
	   2 Input     64 Bit         XORs := 5450  
	   3 Input     64 Bit         XORs := 100   
	   2 Input     32 Bit         XORs := 300   
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 9324  
+---Registers : 
	             1600 Bit    Registers := 100   
	              640 Bit    Registers := 100   
	              256 Bit    Registers := 200   
	               64 Bit    Registers := 2450  
	               42 Bit    Registers := 9     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 100   
	               32 Bit    Registers := 2116  
	               27 Bit    Registers := 9     
	               16 Bit    Registers := 3404  
	               11 Bit    Registers := 50    
	               10 Bit    Registers := 150   
	                9 Bit    Registers := 159   
	                8 Bit    Registers := 459   
	                7 Bit    Registers := 900   
	                5 Bit    Registers := 356   
	                4 Bit    Registers := 500   
	                3 Bit    Registers := 400   
	                2 Bit    Registers := 1053  
	                1 Bit    Registers := 5814  
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 50    
	               8K Bit	(128 X 64 bit)          RAMs := 150   
	               8K Bit	(512 X 16 bit)          RAMs := 50    
	               4K Bit	(128 X 32 bit)          RAMs := 50    
	              256 Bit	(16 X 16 bit)          RAMs := 3200  
+---Muxes : 
	   2 Input 1600 Bit        Muxes := 200   
	   5 Input  640 Bit        Muxes := 100   
	   8 Input  256 Bit        Muxes := 100   
	   7 Input  256 Bit        Muxes := 150   
	   2 Input   64 Bit        Muxes := 900   
	   8 Input   64 Bit        Muxes := 50    
	   4 Input   64 Bit        Muxes := 150   
	   5 Input   64 Bit        Muxes := 100   
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 100   
	   5 Input   33 Bit        Muxes := 150   
	   2 Input   32 Bit        Muxes := 557   
	   4 Input   32 Bit        Muxes := 50    
	   7 Input   32 Bit        Muxes := 50    
	   5 Input   32 Bit        Muxes := 81    
	   8 Input   32 Bit        Muxes := 50    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 100   
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 750   
	   5 Input    8 Bit        Muxes := 100   
	   9 Input    8 Bit        Muxes := 200   
	   8 Input    8 Bit        Muxes := 50    
	   2 Input    7 Bit        Muxes := 450   
	   7 Input    7 Bit        Muxes := 50    
	   6 Input    6 Bit        Muxes := 100   
	   2 Input    6 Bit        Muxes := 1100  
	   2 Input    5 Bit        Muxes := 1300  
	   5 Input    5 Bit        Muxes := 200   
	   4 Input    4 Bit        Muxes := 300   
	   2 Input    4 Bit        Muxes := 1850  
	   7 Input    4 Bit        Muxes := 50    
	   2 Input    3 Bit        Muxes := 750   
	   5 Input    3 Bit        Muxes := 25    
	   2 Input    2 Bit        Muxes := 7950  
	   4 Input    2 Bit        Muxes := 1800  
	   3 Input    2 Bit        Muxes := 200   
	   5 Input    2 Bit        Muxes := 50    
	   2 Input    1 Bit        Muxes := 3531  
	   4 Input    1 Bit        Muxes := 1400  
	   8 Input    1 Bit        Muxes := 150   
	   5 Input    1 Bit        Muxes := 598   
	   6 Input    1 Bit        Muxes := 50    
	   7 Input    1 Bit        Muxes := 600   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[47].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[46].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[45].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[44].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[43].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[42].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[41].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[40].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[39].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[38].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[37].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[35].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[34].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[33].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[32].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[31].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[30].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[29].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[28].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[27].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[26].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[25].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[24].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[23].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[22].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[21].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[20].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[19].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[18].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[17].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[16].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[15].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[14].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[13].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[12].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[11].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[10].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[9].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[8].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[6].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[5].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[4].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[3].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[2].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[1].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[0].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[63].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[62].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[61].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[60].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[59].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[58].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[57].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[55].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[54].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[53].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[52].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[51].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[50].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[49].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[48].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("heavy_hash__GCM0:/\hashin_fifo_in/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("heavy_hash__GCM0:/\sha3_result_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[47].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[46].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[45].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[44].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[43].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[42].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[41].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[40].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[39].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[38].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[37].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[35].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[34].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[33].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[32].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[31].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[30].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[29].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[28].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[27].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[26].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[25].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[24].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[23].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[22].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[21].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[20].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[19].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[18].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[17].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "heavy_hash__GCM0:/matrix_inst/data_path_dut/genblk1[16].your_instance_name/BRAM_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("heavy_hash__GCM0:/\Matrix_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:38 ; elapsed = 00:07:24 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 6247 ; free virtual = 30719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                  | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|heavy_hash__GCM0:/\hashin_fifo_in/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1:                                                                             | gen_wr_a.gen_word_wide.mem_reg   | 128 x 64(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|xpm_memory_base__parameterized2:                                                                             | gen_wr_a.gen_word_wide.mem_reg   | 512 x 32(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|heavy_hash__GCM0:/\sha3_result_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\Matrix_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                            | RTL Object                                            | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10	  | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[47].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[46].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[45].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[44].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[43].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[42].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[41].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[40].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[39].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[38].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[37].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[36].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[35].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[34].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[33].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[32].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[31].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[30].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[29].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[28].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[27].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[26].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[25].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[24].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[23].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[22].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[21].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[20].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[19].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[18].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[17].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[16].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[15].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[14].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[13].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[12].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[11].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[10].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[9].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[8].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[7].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[6].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[5].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[4].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[3].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[2].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[1].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[0].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[63].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[62].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[61].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[60].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[59].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[58].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[57].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[56].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[55].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[54].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[53].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[52].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[51].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[50].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[49].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[48].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:43 ; elapsed = 00:10:32 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 6084 ; free virtual = 30546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:30 ; elapsed = 00:11:18 . Memory (MB): peak = 7054.984 ; gain = 4236.055 ; free physical = 5801 ; free virtual = 30282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                  | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|heavy_hash__GCM0:/\hashin_fifo_in/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1:                                                                             | gen_wr_a.gen_word_wide.mem_reg   | 128 x 64(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|xpm_memory_base__parameterized2:                                                                             | gen_wr_a.gen_word_wide.mem_reg   | 512 x 32(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|heavy_hash__GCM0:/\sha3_result_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\Matrix_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\hashin_fifo_in/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized1:                                                                             | gen_wr_a.gen_word_wide.mem_reg   | 128 x 64(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|xpm_memory_base__parameterized2:                                                                             | gen_wr_a.gen_word_wide.mem_reg   | 512 x 32(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|heavy_hash__GCM0:/\sha3_result_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|heavy_hash__GCM0:/\Matrix_fifo_out/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+-------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                            | RTL Object                                            | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+
|heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10	  | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[47].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[46].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[45].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[44].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[43].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[42].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[41].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[40].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[39].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[38].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[37].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[36].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[35].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[34].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[33].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[32].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[31].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[30].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[29].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[28].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[27].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[26].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[25].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[24].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[23].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[22].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[21].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[20].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[19].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[18].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[17].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[16].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[15].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[14].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[13].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[12].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[11].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[10].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[9].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[8].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[7].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[6].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[5].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[4].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[3].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[2].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[1].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[0].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[63].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[62].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[61].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[60].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[59].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[58].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[57].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[56].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[55].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[54].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[53].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[52].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[51].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[50].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[49].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[48].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/\nonce_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                      | Implied   | 128 x 32             | RAM64M8 x 10	  | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[47].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[46].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[45].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[44].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[43].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[42].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[41].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[40].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[39].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[38].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[37].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[36].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[35].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[34].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[33].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[32].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[31].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[30].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[29].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[28].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[27].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[26].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[25].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[24].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[23].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[22].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[21].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[20].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[19].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[18].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[17].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[16].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[15].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[14].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[13].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[12].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[11].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[10].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[9].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[8].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[7].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[6].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[5].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[4].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[3].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[2].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[1].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[0].your_instance_name/BRAM_reg  | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[63].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[62].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[61].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[60].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[59].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[58].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[57].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[56].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[55].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[54].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[53].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[52].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[51].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[50].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[49].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
|heavy_hash__GCM0:/matrix_inst                                                                          | data_path_dut/genblk1[48].your_instance_name/BRAM_reg | Implied   | 16 x 16              | RAM16X1S x 16	 | 
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:16:39 ; elapsed = 00:16:43 . Memory (MB): peak = 7691.469 ; gain = 4872.539 ; free physical = 2442 ; free virtual = 27014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:18:18 ; elapsed = 00:18:24 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 2311 ; free virtual = 26955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:18:22 ; elapsed = 00:18:28 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 2303 ; free virtual = 26949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:24 ; elapsed = 00:20:32 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 1771 ; free virtual = 26459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:20:41 ; elapsed = 00:20:49 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 1733 ; free virtual = 26433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:21:05 ; elapsed = 00:21:13 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 1809 ; free virtual = 26507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:21:10 ; elapsed = 00:21:18 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 1721 ; free virtual = 26422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |CARRY8   |  22100|
|2     |LUT1     |   2960|
|3     |LUT2     | 170506|
|4     |LUT3     |  69502|
|5     |LUT4     | 223080|
|6     |LUT5     | 115385|
|7     |LUT6     | 404606|
|8     |MUXF7    |    702|
|9     |RAM16X1S |  51200|
|10    |RAM64M8  |    500|
|11    |RAMB18E2 |     50|
|12    |RAMB36E2 |    200|
|14    |FDCE     |      2|
|15    |FDRE     | 704501|
|16    |FDSE     |   2700|
|17    |IBUFDS   |      3|
|18    |IOBUFDS  |     54|
|19    |IOBUFE3  |    216|
|20    |OBUF     |     84|
+------+---------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:21:12 ; elapsed = 00:21:21 . Memory (MB): peak = 8894.836 ; gain = 6075.906 ; free physical = 1728 ; free virtual = 26430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:18:23 ; elapsed = 00:19:07 . Memory (MB): peak = 8898.746 ; gain = 2567.512 ; free physical = 8174 ; free virtual = 32880
Synthesis Optimization Complete : Time (s): cpu = 00:21:16 ; elapsed = 00:21:24 . Memory (MB): peak = 8898.746 ; gain = 6079.816 ; free physical = 8173 ; free virtual = 32879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 9530.227 ; gain = 0.000 ; free physical = 6506 ; free virtual = 31226
INFO: [Netlist 29-17] Analyzing 74775 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 24 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/design/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:01:32 ; elapsed = 00:00:28 . Memory (MB): peak = 12086.625 ; gain = 1980.094 ; free physical = 4103 ; free virtual = 28858
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_synth_user.xdc]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 12202.023 ; gain = 0.000 ; free physical = 5658 ; free virtual = 30378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51973 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  RAM16X1S => RAM32X1S (RAMS32): 51200 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 500 instances

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 2 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:27:18 ; elapsed = 00:26:29 . Memory (MB): peak = 12202.023 ; gain = 9736.121 ; free physical = 8565 ; free virtual = 33284
AWS FPGA: (21:30:48) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 12242.043 ; gain = 0.000 ; free physical = 7124 ; free virtual = 31857
INFO: [Common 17-1381] The checkpoint '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:25 ; elapsed = 00:03:00 . Memory (MB): peak = 12242.043 ; gain = 40.020 ; free physical = 6791 ; free virtual = 31784
close_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 12242.043 ; gain = 0.000 ; free physical = 11323 ; free virtual = 36160
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
# 
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    set place_preHookTcl  ""
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #writing unencrypted dcp for analysis to checkpoints dir.
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
# 
#    #writing encrypted dcp which can be sent to AWS
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (21:34:00) - Combining Shell and CL design checkpoints

AWS FPGA: (21:34:00) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
Netlist sorting complete. Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 12242.043 ; gain = 0.000 ; free physical = 8700 ; free virtual = 33528
INFO: [Netlist 29-17] Analyzing 80048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM2_DP' already exists, overwriting the previous clock with the same name. [/proj/chimera_work/zhcz/F1/shell_small_no_ap/F1_Small_Shell/design/rtl/misc_ip/misc_ip.gen/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM0_DP' already exists, overwriting the previous clock with the same name. [/proj/chimera_work/zhcz/F1/shell_small_no_ap/F1_Small_Shell/design/rtl/misc_ip/misc_ip.gen/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM1_DP' already exists, overwriting the previous clock with the same name. [/proj/chimera_work/zhcz/F1/shell_small_no_ap/F1_Small_Shell/design/rtl/misc_ip/misc_ip.gen/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM3_DP' already exists, overwriting the previous clock with the same name. [/proj/chimera_work/zhcz/F1/shell_small_no_ap/F1_Small_Shell/design/rtl/misc_ip/misc_ip.gen/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth/cl_hello_world_early.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth/cl_hello_world_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera_scratch/zhcz/SmallShell/rl_build_2021-04-18-02-15-11116/PR_build/rl_build_SSI_SpreadLogic_high/shell_1.4/floorplan_1.4/floorplan.xdc:7]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera_scratch/zhcz/SmallShell/rl_build_2021-04-18-02-15-11116/PR_build/rl_build_SSI_SpreadLogic_high/shell_1.4/floorplan_1.4/floorplan.xdc:7]
get_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12242.043 ; gain = 0.000 ; free physical = 7771 ; free virtual = 32599
get_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12242.043 ; gain = 0.000 ; free physical = 7773 ; free virtual = 32608
INFO: [Timing 38-35] Done setting XDC timing constraints. [/proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:02:27 ; elapsed = 00:00:43 . Memory (MB): peak = 12258.051 ; gain = 16.008 ; free physical = 5837 ; free virtual = 30669
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5724 ; free virtual = 30556
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth/cl_hello_world.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth/cl_hello_world.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
all_fanout: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5803 ; free virtual = 30634
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5847 ; free virtual = 30679
Restored from archive | CPU: 16.080000 secs | Memory: 283.167244 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5845 ; free virtual = 30677
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth/cl_hello_world_late.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.CL.post_synth/cl_hello_world_late.xdc] for cell 'WRAPPER_INST/CL'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5744 ; free virtual = 30575
Restored from archive | CPU: 0.190000 secs | Memory: 0.003273 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5743 ; free virtual = 30574
Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_pnr_user.xdc]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 5716 ; free virtual = 30547
Finished Parsing XDC File [/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 12258.051 ; gain = 0.000 ; free physical = 7176 ; free virtual = 32006
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53365 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 108 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 36 instances
  RAM16X1S => RAM32X1S (RAMS32): 51200 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 751 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 546 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances

13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:14:55 ; elapsed = 00:12:31 . Memory (MB): peak = 12314.078 ; gain = 72.035 ; free physical = 6867 ; free virtual = 31699

AWS FPGA: (21:46:32) - PLATFORM.IMPL==2
AWS FPGA: (21:46:32) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (21:46:32) - Writing post-link_design checkpoint 21_11_23-210403.post_link.dcp
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 12314.078 ; gain = 0.000 ; free physical = 5975 ; free virtual = 31415
INFO: [Common 17-1381] The checkpoint '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:08 ; elapsed = 00:03:18 . Memory (MB): peak = 12314.078 ; gain = 0.000 ; free physical = 6527 ; free virtual = 31715

AWS FPGA: (21:49:50) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Tue Nov 23 21:49:50 2021]
	COMMAND: opt_design -directive Explore
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 12322.082 ; gain = 8.004 ; free physical = 6458 ; free virtual = 31648

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 8456 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 253831c15

Time (s): cpu = 00:05:00 ; elapsed = 00:02:16 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6195 ; free virtual = 31387
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 11668 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2b1f318e3

Time (s): cpu = 00:05:22 ; elapsed = 00:02:38 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6204 ; free virtual = 31397
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3573 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fc2e7861

Time (s): cpu = 00:06:16 ; elapsed = 00:03:32 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 5939 ; free virtual = 31127
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1345477 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1fc2e7861

Time (s): cpu = 00:06:47 ; elapsed = 00:04:03 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6167 ; free virtual = 31356
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 347 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fc2e7861

Time (s): cpu = 00:06:56 ; elapsed = 00:04:12 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6168 ; free virtual = 31356
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fc2e7861

Time (s): cpu = 00:07:10 ; elapsed = 00:04:26 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6127 ; free virtual = 31316
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 4076 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                          11668  |
|  Constant propagation         |               0  |               0  |                                           3573  |
|  Sweep                        |               0  |               0  |                                        1345477  |
|  BUFG optimization            |               0  |               0  |                                            347  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           4076  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6152 ; free virtual = 31341
Ending Logic Optimization Task | Checksum: 32728a464

Time (s): cpu = 00:08:01 ; elapsed = 00:05:18 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6109 ; free virtual = 31302

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 32728a464

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6255 ; free virtual = 31444

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.33 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6231 ; free virtual = 31424
Ending Netlist Obfuscation Task | Checksum: 32728a464

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.33 . Memory (MB): peak = 12322.082 ; gain = 0.000 ; free physical = 6253 ; free virtual = 31441
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:42 ; elapsed = 00:06:39 . Memory (MB): peak = 12322.082 ; gain = 8.004 ; free physical = 6251 ; free virtual = 31444
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_timing_paths: Time (s): cpu = 00:08:17 ; elapsed = 00:01:54 . Memory (MB): peak = 12684.094 ; gain = 362.012 ; free physical = 2690 ; free virtual = 27879
	Completed: opt_design (WNS=-2.223)
	################################
	Running post-opt_design script /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/common/shell_v04182104
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner
WARNING: [Vivado 12-1421] No ChipScope debug cores matched ''.
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
	Writing opt_design checkpoint: /home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.post_opt_design.dcp [Tue Nov 23 21:58:23 2021]

Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:07 ; elapsed = 00:00:18 . Memory (MB): peak = 13294.965 ; gain = 451.305 ; free physical = 1424 ; free virtual = 27433
INFO: [Common 17-1381] The checkpoint '/home/egoncu/Desktop/github/aws-fpga-off/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/checkpoints/21_11_23-210403.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:13 ; elapsed = 00:03:22 . Memory (MB): peak = 13294.965 ; gain = 610.871 ; free physical = 2143 ; free virtual = 27743
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:01:42 ; elapsed = 00:00:23 . Memory (MB): peak = 13828.961 ; gain = 533.996 ; free physical = 1653 ; free virtual = 27252
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:02:27 ; elapsed = 00:00:33 . Memory (MB): peak = 13828.961 ; gain = 0.000 ; free physical = 1696 ; free virtual = 27296

AWS FPGA: (22:02:41) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Tue Nov 23 22:02:41 2021]
	COMMAND: place_design -directive ExtraNetDelay_high
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: LUT as Logic over-utilized in Pblock pblock_SLR0 (Pblock pblock_SLR0 has 272033 LUT as Logic(s) assigned to it, but only 257280 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: LUT as Logic over-utilized in Pblock pblock_SLR1 (Pblock pblock_SLR1 has 271939 LUT as Logic(s) assigned to it, but only 251520 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: LUT as Logic over-utilized in Pblock pblock_SLR2 (Pblock pblock_SLR2 has 426925 LUT as Logic(s) assigned to it, but only 391768 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: Slice LUTs over-utilized in Pblock pblock_SLR0 (Pblock pblock_SLR0 has 287489 Slice LUTs(s) assigned to it, but only 257280 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: Slice LUTs over-utilized in Pblock pblock_SLR1 (Pblock pblock_SLR1 has 287395 Slice LUTs(s) assigned to it, but only 251520 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
CRITICAL WARNING: [DRC UTLZ-2] Resource utilization: Slice LUTs over-utilized in Pblock pblock_SLR2 (Pblock pblock_SLR2 has 451213 Slice LUTs(s) assigned to it, but only 391768 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Critical Warnings, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 14177.047 ; gain = 0.000 ; free physical = 1598 ; free virtual = 27197
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a3021d51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 14177.047 ; gain = 0.000 ; free physical = 1592 ; free virtual = 27191
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 14177.047 ; gain = 0.000 ; free physical = 1588 ; free virtual = 27187
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y600 CLEM_X73Y600 CLEL_R_X73Y600 CLEL_R_X74Y600 CLEM_X75Y600 CLEM_X76Y600 CLEL_R_X76Y600 CLEM_X78Y600 CLEL_R_X79Y600 CLEM_X80Y600 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-640] Place Check : Pblock pblock_SLR0 has 280321 Slice LUTs(s) assigned to it, but only 257280 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
CRITICAL WARNING: [Place 30-640] Place Check : Pblock pblock_SLR0 has 272033 LUT as Logic(s) assigned to it, but only 257280 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.
CRITICAL WARNING: [Place 30-640] Place Check : Pblock pblock_SLR1 has 280227 Slice LUTs(s) assigned to it, but only 251520 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
CRITICAL WARNING: [Place 30-640] Place Check : Pblock pblock_SLR1 has 271939 LUT as Logic(s) assigned to it, but only 251520 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.
CRITICAL WARNING: [Place 30-640] Place Check : Pblock pblock_SLR2 has 439949 Slice LUTs(s) assigned to it, but only 391768 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
CRITICAL WARNING: [Place 30-640] Place Check : Pblock pblock_SLR2 has 426925 LUT as Logic(s) assigned to it, but only 391768 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c6ca215a

Time (s): cpu = 00:07:19 ; elapsed = 00:06:26 . Memory (MB): peak = 14912.062 ; gain = 735.016 ; free physical = 2018 ; free virtual = 27480

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23cf66703

Time (s): cpu = 00:16:56 ; elapsed = 00:10:42 . Memory (MB): peak = 20605.758 ; gain = 6428.711 ; free physical = 4161 ; free virtual = 24516

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23cf66703

Time (s): cpu = 00:17:13 ; elapsed = 00:10:59 . Memory (MB): peak = 20605.758 ; gain = 6428.711 ; free physical = 4161 ; free virtual = 24516
Phase 1 Placer Initialization | Checksum: 23cf66703

Time (s): cpu = 00:17:26 ; elapsed = 00:11:12 . Memory (MB): peak = 20605.758 ; gain = 6428.711 ; free physical = 3993 ; free virtual = 24348

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 286612cb7

Time (s): cpu = 00:42:39 ; elapsed = 00:20:55 . Memory (MB): peak = 20843.023 ; gain = 6665.977 ; free physical = 2397 ; free virtual = 22775

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 26e214b8e

Time (s): cpu = 00:44:11 ; elapsed = 00:22:29 . Memory (MB): peak = 20843.023 ; gain = 6665.977 ; free physical = 2187 ; free virtual = 22572

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 26e214b8e

Time (s): cpu = 00:44:22 ; elapsed = 00:22:36 . Memory (MB): peak = 20875.039 ; gain = 6697.992 ; free physical = 2097 ; free virtual = 22482

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2aaeb6e90

Time (s): cpu = 00:46:42 ; elapsed = 00:23:16 . Memory (MB): peak = 20875.039 ; gain = 6697.992 ; free physical = 1996 ; free virtual = 22386

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2aaeb6e90

Time (s): cpu = 00:46:43 ; elapsed = 00:23:18 . Memory (MB): peak = 20875.039 ; gain = 6697.992 ; free physical = 2002 ; free virtual = 22392
Phase 2.1.1 Partition Driven Placement | Checksum: 2aaeb6e90

Time (s): cpu = 00:46:46 ; elapsed = 00:23:21 . Memory (MB): peak = 20875.039 ; gain = 6697.992 ; free physical = 2754 ; free virtual = 23140
Phase 2.1 Floorplanning | Checksum: 274b81e60

Time (s): cpu = 00:46:48 ; elapsed = 00:23:23 . Memory (MB): peak = 20875.039 ; gain = 6697.992 ; free physical = 2751 ; free virtual = 23136

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ad0098d0

Time (s): cpu = 00:47:01 ; elapsed = 00:23:30 . Memory (MB): peak = 20875.039 ; gain = 6697.992 ; free physical = 2792 ; free virtual = 23178

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0    13    69   238   280   456   118  1116    50  1440   773    14  Total:  4567
SLR(matching) [1-2]       0     0    81   215   204   221    40     9    32     0     0     0  Total:   802
SLR(matching) [0-1]       0     0    51   182   348   490   103  1116    52  1440   771    14  Total:  4567
SLR(matching) [1-2]       0     0    70   197   208   249    33    45     0     0     0     0  Total:   802
SLR(matching) [0-1]       0     0    70   177   319   479   129  1116    50  1440   775    12  Total:  4567
SLR(matching) [1-2]       0     0    70   203   220   266     6    37     0     0     0     0  Total:   802
SLR(matching) [0-1]       0     0    76   173   320   478   123  1120    52  1440   774    11  Total:  4567
SLR(matching) [1-2]       0     0    70   203   221   266     4    38     0     0     0     0  Total:   802
SLR(matching) [0-1]       0     0    83   163   323   502   101  1118    51  1440   774    12  Total:  4567
SLR(matching) [1-2]       0     0    76   191   200   268     6    61     0     0     0     0  Total:   802
SLR(matching) [0-1]       0     0   104   146   314   514    94  1118    51  1440   775    11  Total:  4567
SLR(matching) [1-2]       0     0    82   189   197   290     8    36     0     0     0     0  Total:   802
SLR(matching) [0-1]       0     0    89   142   315   528    98  1118    51  1440   774    12  Total:  4567
SLR(matching) [1-2]       0     0   107   161   188   293     7    46     0     0     0     0  Total:   802
SLR(matching) [0-1]       0     0   100   145   318   513    94  1120    51  1440   775    11  Total:  4567
SLR(matching) [1-2]       0     0   116   163   190   294     1    38     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    28    80   145   312   509    98  1118    51  1440   774    12  Total:  4567
SLR(matching) [1-2]       0     0   124   154   177   292     2    53     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    25    99   128   310   506    98  1124    51  1440   775    11  Total:  4567
SLR(matching) [1-2]       0     0   122   153   196   290     6    35     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    32    80   134   304   510   102  1129    48  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    33   142   184   141   266     3    33     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33    84   159   291   489   107  1127    44  1440   782    11  Total:  4567
SLR(matching) [1-2]       0    37   141   181   141   267     2    33     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33    81   162   290   488   112  1125    48  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    35   141   182   140   269     3    32     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33    82   161   290   489   111  1124    44  1440   782    11  Total:  4567
SLR(matching) [1-2]       0    36   142   181   140   269     1    33     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33    97   148   292   485   112  1124    48  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    36   154   166   141   269     3    33     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    32   105   155   281   483   118  1116    41  1440   786    10  Total:  4567
SLR(matching) [1-2]       0    35   156   163   145   270     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    32   109   139   325   466   103  1117    49  1440   778     9  Total:  4567
SLR(matching) [1-2]       0    33   160   166   149   261     0    33     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33   108   154   345   436    98  1116    41  1440   786    10  Total:  4567
SLR(matching) [1-2]       0    33   160   166   163   247     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33   109   189   350   395    98  1117    48  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    36   157   166   170   240     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    33   110   199   439   710   415   384    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       0    36   144   178   180   232     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]       0    36   175   396   594   601   277   211    49  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    36   156   195   154   229     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]       3    97   291   442   578   520   256   103    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       1    35   144   210   152   228     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      37    98   318   439   569   501   236    92    49  1440   779     9  Total:  4567
SLR(matching) [1-2]       3    33   167   167   161   230     9    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      46   104   283   423   595   508   253    78    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       1    35   170   169   168   227     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      46   102   278   479   567   497   244    77    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       3    33   174   172   160   227     0    33     0     0     0     0  Total:   802
SLR(matching) [0-1]      36   108   274   440   591   517   239    85    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       3    37   178   157   168   227     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      38   127   295   467   575   528   218    42    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       3    38   179   152   172   226     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      12   105   251   489   608   559   206    60    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       0    34   177   155   176   223     3    34     0     0     0     0  Total:   802
SLR(matching) [0-1]      10   106   251   491   612   558   200    62    49  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    37   160   163   185   219     4    34     0     0     0     0  Total:   802
SLR(matching) [0-1]      10   107   254   492   612   564   188    63    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       0    37   182   155   182   214     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      11   108   256   493   616   566   177    63    49  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    36   153   157   184   214    24    34     0     0     0     0  Total:   802
SLR(matching) [0-1]      13   126   288   476   607   545   173    62    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       0    37   153   162   204   214     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      16   151   280   478   600   535   170    60    49  1440   779     9  Total:  4567
SLR(matching) [1-2]       0    36   138   177   205   213     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      26   146   290   468   601   534   166    59    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       1    33   143   174   212   206     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      17   104   240   473   612   540   243    61    49  1440   779     9  Total:  4567
SLR(matching) [1-2]       1    33   160   158   213   205     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      40   122   203   499   618   572   174    62    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       5    32   142   173   221   197     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      51   110   217   468   633   546   206    59    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       3    30   156   176   200   201     3    33     0     0     0     0  Total:   802
SLR(matching) [0-1]      63   123   276   484   584   539   162    59    42  1440   785    10  Total:  4567
SLR(matching) [1-2]      10    28   152   185   215   180     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      45   116   226   497   639   547   188    32    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       2    24   144   173   212   202     4    41     0     0     0     0  Total:   802
SLR(matching) [0-1]      57   107   251   485   618   520   206    46    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       3    24   142   172   228   190     9    34     0     0     0     0  Total:   802
SLR(matching) [0-1]      21   115   241   521   630   546   176    40    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       2    23   133   193   226   183     9    33     0     0     0     0  Total:   802
SLR(matching) [0-1]      18   127   237   500   628   558   175    47    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       1    24   136   192   226   182     7    34     0     0     0     0  Total:   802
SLR(matching) [0-1]      26   129   251   502   615   546   174    47    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       0    25   141   194   227   182     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      41   136   277   492   603   530   166    45    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       3    23   155   160   233   186     8    34     0     0     0     0  Total:   802
SLR(matching) [0-1]      39   140   287   483   603   528   164    46    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       0    24   147   187   232   174     5    33     0     0     0     0  Total:   802
SLR(matching) [0-1]      42   140   288   488   598   526   163    45    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       1    26   142   191   224   176     5    37     0     0     0     0  Total:   802
SLR(matching) [0-1]      46   144   289   476   603   520   166    46    50  1440   778     9  Total:  4567
SLR(matching) [1-2]       1    26   141   197   268   137     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      47   145   289   476   599   524   166    44    42  1440   785    10  Total:  4567
SLR(matching) [1-2]       1    25   130   190   254   161     4    37     0     0     0     0  Total:   802
SLR(matching) [0-1]      49   131   294   500   632   525   134    25    51  1440   777     9  Total:  4567
SLR(matching) [1-2]       8    19   134   210   255   144     0    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      49   134   339   518   591   499   138    22    42  1440   785    10  Total:  4567
SLR(matching) [1-2]      14    22   131   204   261   137     1    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      58   134   335   464   615   502   158    24    52  1440   776     9  Total:  4567
SLR(matching) [1-2]      12    21   136   203   240   155     3    32     0     0     0     0  Total:   802
SLR(matching) [0-1]      63   148   321   452   616   474   186    30    42  1440   785    10  Total:  4567
SLR(matching) [1-2]      13    23   131   205   260   136     2    32     0     0     0     0  Total:   802

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 34049 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 14719 nets or cells. Created 0 new cell, deleted 14719 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 464 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 260 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 34 existing cells and moved 260 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 22306.410 ; gain = 0.000 ; free physical = 3460 ; free virtual = 22921
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1480 to 270. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 270.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1480 to 270. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 270.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1480 to 270. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 270.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1566 to 356. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 356.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/MGT_TOP/cfg_srs_ram_index_reg_n_0_[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1285 to 86. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 86.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/MGT_TOP/cfg_srs_ram_index_reg_n_0_[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1285 to 86. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 86.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[40].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[18].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[12].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_final. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[44].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[15].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[31].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[49].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[6].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[39].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[43].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[38].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[48].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[29].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[28].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[33].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[44].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[19].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[17].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[42].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[42].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 20 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[20].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[41].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[25].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[41].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[46].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[45].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[32].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[24].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[27].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[47].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[29].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[36].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[12].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[48].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[22].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[41].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[37].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[30].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[19].heavy_hash_blk_dut/nonce_gen_dut/state_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[14].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[43].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[45].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 20 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[28].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[36].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[3].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/rst_main_n_sync. Replicated 51 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[13].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[16].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[17].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[20].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[21].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[23].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[24].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[25].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[26].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[27].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[30].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[31].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[32].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[33].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[34].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 21 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[37].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[38].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[39].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[40].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[46].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 17 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[47].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 19 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[49].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[5].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[9].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/matrix_controller_inst/PE_en_reg_reg_reg_0[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/sel_final. Replicated 11 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/sel_xor. Replicated 11 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_final. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor. Replicated 10 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/sel_final. Replicated 8 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/sel_xor. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_final. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/E[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/sel_final. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_in/control_gen/sel_xor. Replicated 9 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/genblk1[11].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/E[0]. Replicated 9 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 100 nets. Created 1337 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 100 nets or cells. Created 1337 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 22306.410 ; gain = 0.000 ; free physical = 3439 ; free virtual = 22900
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_11 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_12 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_13 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_14 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_16 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_17 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_18 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_20 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_21 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_22 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_23 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_24 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_25 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_11 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_12 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_13 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_14 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_15 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_16 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_17 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_18 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_19 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_20 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_21 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_22 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_23 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_24 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_25 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/ICP_RAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 22306.410 ; gain = 0.000 ; free physical = 3487 ; free virtual = 22928
INFO: [Physopt 32-736] Net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/fsm2_gen/proc_counter_gen/sel_final_wire has fanout of one; hence not performing Critical-cell optimization
INFO: [Physopt 32-736] Net WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/fsm2_gen/proc_counter_gen/wr_state_wire has fanout of one; hence not performing Critical-cell optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-571] Net WRAPPER_INST/CL/genblk1[45].heavy_hash_blk_dut/nonce_gen_dut/FSM_onehot_state_reg_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 22306.410 ; gain = 0.000 ; free physical = 3507 ; free virtual = 22944

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |          14719  |                 14719  |           0  |           1  |  00:00:24  |
|  Equivalent Driver Rewiring                       |            0  |             34  |                    68  |           1  |           1  |  00:01:54  |
|  Very High Fanout                                 |         1337  |              0  |                   100  |           0  |           1  |  00:01:18  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         118  |           1  |  00:00:02  |
|  URAM Register                                    |            0  |              0  |                     0  |          52  |           1  |  00:00:02  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1337  |          14753  |                 14887  |         174  |          10  |  00:03:44  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 15838bf04

Time (s): cpu = 01:27:18 ; elapsed = 00:41:50 . Memory (MB): peak = 22306.410 ; gain = 8129.363 ; free physical = 3531 ; free virtual = 22968
SLR(matching) [0-1]     210   270   550   361   446   355    86    15    52  1440   776     8  Total:  4569
SLR(matching) [1-2]       1     6   135   221   259   134    16    32     2     0     0     0  Total:   806
Phase 2.3 Global Placement Core | Checksum: 4cd3159a

Time (s): cpu = 01:45:40 ; elapsed = 00:50:56 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 3019 ; free virtual = 22457
Phase 2 Global Placement | Checksum: 4cd3159a

Time (s): cpu = 01:45:42 ; elapsed = 00:50:58 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 4245 ; free virtual = 23682

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cb6f7882

Time (s): cpu = 01:47:34 ; elapsed = 00:51:37 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 4189 ; free virtual = 23628

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]     141   220   537   391   447   427   109    20    52  1440   776     8  Total:  4568
SLR(matching) [1-2]       0     7   116   202   252   144    52    33     0     0     0     0  Total:   806
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1637733f5

Time (s): cpu = 01:50:23 ; elapsed = 00:52:44 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 3883 ; free virtual = 23322

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
SLR(matching) [0-1]      38    48   300   229   320   560   456   341    52  1440   776     8  Total:  4568
SLR(matching) [1-2]       0     1   117   163   294   146    51    34     0     0     0     0  Total:   806
Phase 3.3.1 Small Shape Clustering | Checksum: f2ea7063

Time (s): cpu = 02:05:43 ; elapsed = 00:59:04 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 3059 ; free virtual = 22467
Phase 3.3 Small Shape DP | Checksum: f2ea7063

Time (s): cpu = 02:05:46 ; elapsed = 00:59:07 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 3067 ; free virtual = 22477
Phase 3 Detail Placement | Checksum: f2ea7063

Time (s): cpu = 02:05:49 ; elapsed = 00:59:10 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 3132 ; free virtual = 22542
ERROR: [Place 30-487] The packing of instances into a set of CLBs defined by a pblock constraint could not be obeyed. There are a total of 31440 CLBs in the pblock, of which 24216 CLBs are available, however, the unplaced instances require 27923 CLBs. The unavailable CLBs are either taken by placed instances or are blocked due to exclude placement constraints. Please analyze your design to determine if the pblock can be resized or the number of LUTs, FFs, and/or control sets can be reduced.

Number of control sets and instances constrained to the pBlock
	Control sets: 2522
	Luts: 251790 (combined) 257071 (total), available capacity: 251520 
	Flip flops: 184878, available capacity: 503040
	NOTE: each CLB can only accommodate up to 4 unique control sets so FFs cannot be packed to fully fill every CLB

To attempt placement at higher effort levels at the expense of runtime, please use the following tcl command, setting the value of limit to 2000 or more.
set_param place.sliceLegEffortLimit limit

	Names of cells:
		heavy_hash_blk__parameterized13  WRAPPER_INST/CL/genblk1[14].heavy_hash_blk_dut
		heavy_hash_blk__parameterized14  WRAPPER_INST/CL/genblk1[15].heavy_hash_blk_dut
		heavy_hash_blk__parameterized15  WRAPPER_INST/CL/genblk1[16].heavy_hash_blk_dut
		heavy_hash_blk__parameterized16  WRAPPER_INST/CL/genblk1[17].heavy_hash_blk_dut
		heavy_hash_blk__parameterized17  WRAPPER_INST/CL/genblk1[18].heavy_hash_blk_dut
		heavy_hash_blk__parameterized18  WRAPPER_INST/CL/genblk1[19].heavy_hash_blk_dut
		heavy_hash_blk__parameterized19  WRAPPER_INST/CL/genblk1[20].heavy_hash_blk_dut
		heavy_hash_blk__parameterized20  WRAPPER_INST/CL/genblk1[21].heavy_hash_blk_dut
		heavy_hash_blk__parameterized21  WRAPPER_INST/CL/genblk1[22].heavy_hash_blk_dut
		heavy_hash_blk__parameterized22  WRAPPER_INST/CL/genblk1[23].heavy_hash_blk_dut
		heavy_hash_blk__parameterized23  WRAPPER_INST/CL/genblk1[24].heavy_hash_blk_dut
		heavy_hash_blk__parameterized24  WRAPPER_INST/CL/genblk1[25].heavy_hash_blk_dut
		heavy_hash_blk__parameterized25  WRAPPER_INST/CL/genblk1[26].heavy_hash_blk_dut
		heavy_hash_blk__parameterized26  WRAPPER_INST/CL/genblk1[27].heavy_hash_blk_dut

Pblock name: "pblock_SLR1"
Pblock range: URAM288_X0Y80:URAM288_X2Y159
RIU_OR_X0Y20:RIU_OR_X0Y39
RAMB36_X0Y60:RAMB36_X7Y119
RAMB18_X0Y120:RAMB18_X7Y239
PLL_X0Y10:PLL_X0Y19
PCIE40E4_X0Y3:PCIE40E4_X0Y3
MMCM_X0Y5:MMCM_X0Y9
LAGUNA_X0Y240:LAGUNA_X15Y479
IOB_X0Y260:IOB_X0Y519
ILKNE4_X0Y3:ILKNE4_X0Y3
HPIO_VREF_SITE_X0Y10:HPIO_VREF_SITE_X0Y19
HPIOBDIFFOUTBUF_X0Y120:HPIOBDIFFOUTBUF_X0Y239
HPIOBDIFFINBUF_X0Y120:HPIOBDIFFINBUF_X0Y239
HARD_SYNC_X0Y10:HARD_SYNC_X15Y19
GTYE4_COMMON_X0Y5:GTYE4_COMMON_X0Y9
GTYE4_CHANNEL_X0Y20:GTYE4_CHANNEL_X0Y39
DSP48E2_X0Y120:DSP48E2_X13Y239
CMACE4_X0Y3:CMACE4_X0Y5
BUFG_GT_SYNC_X0Y75:BUFG_GT_SYNC_X0Y149
BUFG_GT_X0Y120:BUFG_GT_X0Y239
BUFGCTRL_X0Y40:BUFGCTRL_X0Y79
BUFGCE_DIV_X0Y20:BUFGCE_DIV_X0Y39
BUFGCE_X0Y120:BUFGCE_X0Y239
BITSLICE_TX_X0Y40:BITSLICE_TX_X0Y79
BITSLICE_RX_TX_X0Y260:BITSLICE_RX_TX_X0Y519
BITSLICE_CONTROL_X0Y40:BITSLICE_CONTROL_X0Y79
BIAS_X0Y10:BIAS_X0Y19
SLICE_X105Y300:SLICE_X107Y599
SLICE_X104Y360:SLICE_X104Y539
SLICE_X91Y300:SLICE_X103Y599
SLICE_X90Y360:SLICE_X90Y539
SLICE_X79Y300:SLICE_X89Y599
SLICE_X78Y360:SLICE_X78Y539
SLICE_X63Y300:SLICE_X77Y599
SLICE_X62Y360:SLICE_X62Y539
SLICE_X48Y300:SLICE_X61Y599
SLICE_X47Y360:SLICE_X47Y539
SLICE_X34Y300:SLICE_X46Y599
SLICE_X33Y360:SLICE_X33Y539
SLICE_X20Y300:SLICE_X32Y599
SLICE_X19Y360:SLICE_X19Y539
SLICE_X9Y300:SLICE_X18Y599
SLICE_X8Y360:SLICE_X8Y539
SLICE_X0Y300:SLICE_X7Y599


ERROR: [Place 30-487] The packing of instances into a set of CLBs defined by a pblock constraint could not be obeyed. There are a total of 32160 CLBs in the pblock, of which 24932 CLBs are available, however, the unplaced instances require 27923 CLBs. The unavailable CLBs are either taken by placed instances or are blocked due to exclude placement constraints. Please analyze your design to determine if the pblock can be resized or the number of LUTs, FFs, and/or control sets can be reduced.

Number of control sets and instances constrained to the pBlock
	Control sets: 2582
	Luts: 253181 (combined) 257235 (total), available capacity: 257280 
	Flip flops: 185041, available capacity: 514560
	NOTE: each CLB can only accommodate up to 4 unique control sets so FFs cannot be packed to fully fill every CLB

To attempt placement at higher effort levels at the expense of runtime, please use the following tcl command, setting the value of limit to 2000 or more.
set_param place.sliceLegEffortLimit limit

	Names of cells:
		heavy_hash_blk  WRAPPER_INST/CL/genblk1[0].heavy_hash_blk_dut
		heavy_hash_blk__parameterized0  WRAPPER_INST/CL/genblk1[1].heavy_hash_blk_dut
		heavy_hash_blk__parameterized1  WRAPPER_INST/CL/genblk1[2].heavy_hash_blk_dut
		heavy_hash_blk__parameterized2  WRAPPER_INST/CL/genblk1[3].heavy_hash_blk_dut
		heavy_hash_blk__parameterized3  WRAPPER_INST/CL/genblk1[4].heavy_hash_blk_dut
		heavy_hash_blk__parameterized4  WRAPPER_INST/CL/genblk1[5].heavy_hash_blk_dut
		heavy_hash_blk__parameterized5  WRAPPER_INST/CL/genblk1[6].heavy_hash_blk_dut
		heavy_hash_blk__parameterized6  WRAPPER_INST/CL/genblk1[7].heavy_hash_blk_dut
		heavy_hash_blk__parameterized7  WRAPPER_INST/CL/genblk1[8].heavy_hash_blk_dut
		heavy_hash_blk__parameterized8  WRAPPER_INST/CL/genblk1[9].heavy_hash_blk_dut
		heavy_hash_blk__parameterized9  WRAPPER_INST/CL/genblk1[10].heavy_hash_blk_dut
		heavy_hash_blk__parameterized10  WRAPPER_INST/CL/genblk1[11].heavy_hash_blk_dut
		heavy_hash_blk__parameterized11  WRAPPER_INST/CL/genblk1[12].heavy_hash_blk_dut
		heavy_hash_blk__parameterized12  WRAPPER_INST/CL/genblk1[13].heavy_hash_blk_dut

Pblock name: "pblock_SLR0"
Pblock range: URAM288_X0Y0:URAM288_X2Y79
RIU_OR_X0Y0:RIU_OR_X0Y19
RAMB36_X0Y0:RAMB36_X7Y59
RAMB18_X0Y0:RAMB18_X7Y119
PLL_X0Y0:PLL_X0Y9
PCIE40E4_X0Y1:PCIE40E4_X0Y1
MMCM_X0Y0:MMCM_X0Y4
LAGUNA_X0Y0:LAGUNA_X15Y239
IOB_X0Y0:IOB_X0Y259
ILKNE4_X0Y0:ILKNE4_X0Y0
HPIO_VREF_SITE_X0Y0:HPIO_VREF_SITE_X0Y9
HPIOBDIFFOUTBUF_X0Y0:HPIOBDIFFOUTBUF_X0Y119
HPIOBDIFFINBUF_X0Y0:HPIOBDIFFINBUF_X0Y119
HARD_SYNC_X0Y0:HARD_SYNC_X15Y9
GTYE4_COMMON_X0Y0:GTYE4_COMMON_X0Y4
GTYE4_CHANNEL_X0Y0:GTYE4_CHANNEL_X0Y19
DSP48E2_X0Y0:DSP48E2_X13Y119
CMACE4_X0Y0:CMACE4_X0Y2
BUFG_GT_SYNC_X0Y0:BUFG_GT_SYNC_X0Y74
BUFG_GT_X0Y0:BUFG_GT_X0Y119
BUFGCTRL_X0Y0:BUFGCTRL_X0Y39
BUFGCE_DIV_X0Y0:BUFGCE_DIV_X0Y19
BUFGCE_X0Y0:BUFGCE_X0Y119
BITSLICE_TX_X0Y0:BITSLICE_TX_X0Y39
BITSLICE_RX_TX_X0Y0:BITSLICE_RX_TX_X0Y259
BITSLICE_CONTROL_X0Y0:BITSLICE_CONTROL_X0Y39
BIAS_X0Y0:BIAS_X0Y9
SLICE_X108Y0:SLICE_X111Y179
SLICE_X105Y0:SLICE_X107Y299
SLICE_X104Y60:SLICE_X104Y239
SLICE_X91Y0:SLICE_X103Y299
SLICE_X90Y60:SLICE_X90Y239
SLICE_X79Y0:SLICE_X89Y299
SLICE_X78Y60:SLICE_X78Y239
SLICE_X63Y0:SLICE_X77Y299
SLICE_X62Y60:SLICE_X62Y239
SLICE_X48Y0:SLICE_X61Y299
SLICE_X47Y60:SLICE_X47Y239
SLICE_X34Y0:SLICE_X46Y299
SLICE_X33Y60:SLICE_X33Y239
SLICE_X20Y0:SLICE_X32Y299
SLICE_X19Y60:SLICE_X19Y239
SLICE_X9Y0:SLICE_X18Y299
SLICE_X8Y60:SLICE_X8Y239
SLICE_X0Y0:SLICE_X7Y299


ERROR: [Place 30-487] The packing of instances into a set of CLBs defined by a pblock constraint could not be obeyed. There are a total of 48971 CLBs in the pblock, of which 37619 CLBs are available, however, the unplaced instances require 43863 CLBs. The unavailable CLBs are either taken by placed instances or are blocked due to exclude placement constraints. Please analyze your design to determine if the pblock can be resized or the number of LUTs, FFs, and/or control sets can be reduced.

Number of control sets and instances constrained to the pBlock
	Control sets: 3982
	Luts: 398235 (combined) 403597 (total), available capacity: 391768 
	Flip flops: 290548, available capacity: 783536
	NOTE: each CLB can only accommodate up to 4 unique control sets so FFs cannot be packed to fully fill every CLB

To attempt placement at higher effort levels at the expense of runtime, please use the following tcl command, setting the value of limit to 2000 or more.
set_param place.sliceLegEffortLimit limit

	Names of first 20 cells:
		heavy_hash_blk__parameterized27  WRAPPER_INST/CL/genblk1[28].heavy_hash_blk_dut
		heavy_hash_blk__parameterized28  WRAPPER_INST/CL/genblk1[29].heavy_hash_blk_dut
		heavy_hash_blk__parameterized29  WRAPPER_INST/CL/genblk1[30].heavy_hash_blk_dut
		heavy_hash_blk__parameterized30  WRAPPER_INST/CL/genblk1[31].heavy_hash_blk_dut
		heavy_hash_blk__parameterized31  WRAPPER_INST/CL/genblk1[32].heavy_hash_blk_dut
		heavy_hash_blk__parameterized32  WRAPPER_INST/CL/genblk1[33].heavy_hash_blk_dut
		heavy_hash_blk__parameterized33  WRAPPER_INST/CL/genblk1[34].heavy_hash_blk_dut
		heavy_hash_blk__parameterized34  WRAPPER_INST/CL/genblk1[35].heavy_hash_blk_dut
		heavy_hash_blk__parameterized35  WRAPPER_INST/CL/genblk1[36].heavy_hash_blk_dut
		heavy_hash_blk__parameterized36  WRAPPER_INST/CL/genblk1[37].heavy_hash_blk_dut
		heavy_hash_blk__parameterized37  WRAPPER_INST/CL/genblk1[38].heavy_hash_blk_dut
		heavy_hash_blk__parameterized38  WRAPPER_INST/CL/genblk1[39].heavy_hash_blk_dut
		heavy_hash_blk__parameterized39  WRAPPER_INST/CL/genblk1[40].heavy_hash_blk_dut
		heavy_hash_blk__parameterized40  WRAPPER_INST/CL/genblk1[41].heavy_hash_blk_dut
		heavy_hash_blk__parameterized41  WRAPPER_INST/CL/genblk1[42].heavy_hash_blk_dut
		heavy_hash_blk__parameterized42  WRAPPER_INST/CL/genblk1[43].heavy_hash_blk_dut
		heavy_hash_blk__parameterized43  WRAPPER_INST/CL/genblk1[44].heavy_hash_blk_dut
		heavy_hash_blk__parameterized44  WRAPPER_INST/CL/genblk1[45].heavy_hash_blk_dut
		heavy_hash_blk__parameterized45  WRAPPER_INST/CL/genblk1[46].heavy_hash_blk_dut
		heavy_hash_blk__parameterized46  WRAPPER_INST/CL/genblk1[47].heavy_hash_blk_dut

Pblock name: "pblock_SLR2"
Pblock range: URAM288_X0Y160:URAM288_X3Y239
RAMB36_X0Y120:RAMB36_X11Y179
RAMB18_X0Y240:RAMB18_X11Y359
LAGUNA_X16Y600:LAGUNA_X23Y719
LAGUNA_X0Y480:LAGUNA_X15Y719
DSP48E2_X0Y240:DSP48E2_X18Y359
SLICE_X163Y600:SLICE_X168Y899
SLICE_X162Y660:SLICE_X162Y899
SLICE_X161Y660:SLICE_X161Y839
SLICE_X152Y600:SLICE_X160Y899
SLICE_X151Y660:SLICE_X151Y899
SLICE_X150Y660:SLICE_X150Y839
SLICE_X137Y600:SLICE_X149Y899
SLICE_X136Y660:SLICE_X136Y899
SLICE_X135Y660:SLICE_X135Y839
SLICE_X121Y600:SLICE_X134Y899
SLICE_X120Y660:SLICE_X120Y899
SLICE_X119Y660:SLICE_X119Y839
SLICE_X105Y600:SLICE_X118Y899
SLICE_X104Y660:SLICE_X104Y839
SLICE_X91Y600:SLICE_X103Y899
SLICE_X90Y660:SLICE_X90Y839
SLICE_X79Y600:SLICE_X89Y899
SLICE_X78Y660:SLICE_X78Y839
SLICE_X63Y600:SLICE_X77Y899
SLICE_X62Y660:SLICE_X62Y839
SLICE_X48Y600:SLICE_X61Y899
SLICE_X47Y660:SLICE_X47Y839
SLICE_X34Y600:SLICE_X46Y899
SLICE_X33Y660:SLICE_X33Y839
SLICE_X20Y600:SLICE_X32Y899
SLICE_X19Y660:SLICE_X19Y839
SLICE_X9Y600:SLICE_X18Y899
SLICE_X8Y660:SLICE_X8Y839
SLICE_X0Y600:SLICE_X7Y899


ERROR: [Place 30-99] Placer failed with error: 'Detail Placement failed please check previous errors for details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: f3a16847

Time (s): cpu = 02:07:30 ; elapsed = 01:00:52 . Memory (MB): peak = 22418.465 ; gain = 8241.418 ; free physical = 6413 ; free virtual = 25782
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 3 Warnings, 12 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 23:05:58 2021...
