---
dateCreated: 2025-02-27
dateModified: 2025-07-22
---
# 📜 A High Performance Computing Explorer's Atlas | Ongoing Learning Repository

**Status**: Actively Curating (Knowledge lava cooling into crystallized notes)

> *"Standing on the shoulders of giants and occasionally peeking through their notes"*
> — An evolving handbook for hardware-centric learning

---

## 📜 Repository Manifesto

> *"Where nanoseconds meet neurons"*
This repository archives my (**not well organized**) learning journey through **VLSI Digital IC design**, incorporating:

- 🧠 **Heterogeneous Computing**: GPU/FPGA/CGRA workload partitioning
- ⚙️ **AI-Tailored Architectures**: Tensor cores to neuromorphic accelerators
- 🔗 **RISC-V Ecosystem**: Custom extension development (Vector, AI/ML)
- 🚨 **VLSI-Scale Verification**: Formal methods for billion-gate designs

**Ethical Note**: Contains reconstructed knowledge from cited sources - strictly for educational purposes.

---

## 🌐 Knowledge Matrix

```bash
.
├── AIsys
│   ├── AI 编译器
│   ├── AIsys
│   ├── GPU
│   ├── HPC
│   ├── ML_notes
│   ├── job interview
│   ├── quant
│   └── typicalModel
├── CSarch
│   ├── GPUarch
│   ├── assets
│   ├── book - CSAPP
│   ├── book - SuperScalarProcessor
│   ├── book - computer architecture
│   ├── book - cs organization riscv
│   ├── comp arch paper
├── CV
│   ├── GPUhw
│   ├── assets
│   ├── coding
│   └── rayTracing
├── IC
│   ├── DSP
│   ├── EDA
│   ├── FPGA
│   ├── IP
│   ├── STA
│   ├── asic flow
│   ├── cgra
│   ├── jobinterview
│   ├── program
│   ├── protocal
│   ├── sv
│   └── verification
├── SoC
│   ├── RFFPGA
│   ├── cache
│   ├── deep_in_riscv_debug-master
│   ├── embeded
│   ├── pulp VLSI
│   └── riscv
├── algorithm
│   ├── compression
│   ├── encryption
│   ├── hdc
│   └── 算法
├── language
├── medicine
│   └── assets
├── music
│   └── assets
├── tool
│   └── assets
└── ysyx
    ├── PA 分析
    ├── assets
    ├── 程序构造
    └── 计算机系统基础
```

## 🛠️ Usage & Navigation

- Highlight
1. Roadmap of YSYX（一生一芯）
`Soc/ysys/`

- Recommended Exploration Paths

1. **Hardware Accelerator Design**
    `IC/CGRA/ → AIsys/GPU/ → algorithm/hdc/`
2. **Full-Stack System Optimization**
    `ysyx/PA_analysis/ → SoC/cache/ → AIsys/HPC/`
3. **Silicon Implementation Flow**
    `IC/asic_flow/ → IC/STA/ → SoC/pulp_VLSI/`

## 🔐 License Matrix

<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a>

## 🌟 Roadmap to Enlightenment
