// Seed: 3418919794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7, id_8, id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    output wand id_3,
    output wand id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_3 = id_6;
  assign id_4 = id_2;
endmodule
