# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../src/alu.v" \
"../../../../../../src/control_unit.v" \
"../../../../../../src/data_mem_dis.v" \
"../../../../../../src/inst_mem_dis.v" \
"../../../../../../src/rams_dp_wf.v" \
"../../../../../../src/singlecycle_fib.v" \
"../../../../mips_processor.ip_user_files/bd/single_fib/ip/single_fib_sim_clk_gen_0_0/sim/single_fib_sim_clk_gen_0_0.v" \
"../../../../mips_processor.ip_user_files/bd/single_fib/ip/single_fib_cpu_0_0/sim/single_fib_cpu_0_0.v" \
"../../../../mips_processor.ip_user_files/bd/single_fib/sim/single_fib.v" \
"../../../../mips_processor.srcs/sources_1/bd/single_fib/hdl/single_fib_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
