// Seed: 1622289645
module module_0 (
    input id_0,
    output wor id_1,
    output logic id_2
);
  assign id_1[(1)] = 1 ? 1 : 1'b0;
  logic id_3;
  logic id_4;
endmodule
