# rvx10p_230102108
RVX10-P: A Five-Stage Pipelined RISC-V Core supporting RV32I + 10 Custom ALU Instructions, developed under the course Digital Logic and Computer Architecture taught by Dr. Satyajit Das, IIT Guwahati.
