<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensorclient: Drivers/BSP/STM32746G-Discovery/stm32746g_discovery_sdram.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensorclient
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32746g__discovery__sdram_8c_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32746g_discovery_sdram.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32746g__discovery__sdram_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Dependencies</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">- stm32f7xx_hal_sdram.c</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">- stm32f7xx_ll_fmc.c</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">- stm32f7xx_hal_dma.c  </span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">- stm32f7xx_hal_gpio.c</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">- stm32f7xx_hal_cortex.c</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">- stm32f7xx_hal_rcc_ex.h</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">EndDependencies */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32746g__discovery__sdram_8h.html">stm32746g_discovery_sdram.h</a>&quot;</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">  109</a></span>&#160;<a class="code" href="structSDRAM__HandleTypeDef.html">SDRAM_HandleTypeDef</a> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">  110</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">  111</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga17e7bff008bda70c640acdac7de80a83">  131</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga17e7bff008bda70c640acdac7de80a83">BSP_SDRAM_Init</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{ </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keyword">static</span> uint8_t sdramstatus = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">/* SDRAM device configuration */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a50701d9e8d809a658a9191b4276103b9">Instance</a> = <a class="code" href="group__FMC__LL__Exported__typedef.html#ga1071d01ea617b4dc4823a095e3670260">FMC_SDRAM_DEVICE</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">/* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>    = 2;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a> = 7;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>      = 4;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>        = 7;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>    = 2;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>              = 2;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>.<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>             = 2;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#aea667abcdef2269338f2172c9b23e0be">SDBank</a>             = <a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#a2c498d704e18f17cc41c6e1e50d45447">ColumnBitsNumber</a>   = <a class="code" href="group__FMC__SDRAM__Column__Bits__number.html#gacff6ecebd16a4dcc371c8cf3d46ca35c">FMC_SDRAM_COLUMN_BITS_NUM_8</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#a8a7f54fd1e3b04c566a76b774d00adda">RowBitsNumber</a>      = <a class="code" href="group__FMC__SDRAM__Row__Bits__number.html#ga52c8df2a362f49cf52c215af794e5215">FMC_SDRAM_ROW_BITS_NUM_12</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#a370d52e3c7296bd5d4d65344928af04c">MemoryDataWidth</a>    = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gaadf06f03f7416ca162e94c45d0af85bb">SDRAM_MEMORY_WIDTH</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#a11bcccbe5190e20eb00b2e07d9a16401">InternalBankNumber</a> = <a class="code" href="group__FMC__SDRAM__Internal__Banks__Number.html#gaa7eda2b73174811f3a8a00ad924b020e">FMC_SDRAM_INTERN_BANKS_NUM_4</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#aa55520658496327bbc831183b8dead9e">CASLatency</a>         = <a class="code" href="group__FMC__SDRAM__CAS__Latency.html#gac8d25370782fd7f6403cc50c7a326654">FMC_SDRAM_CAS_LATENCY_2</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#a5baf22e72bd710a0522b0814723f518d">WriteProtection</a>    = <a class="code" href="group__FMC__SDRAM__Write__Protection.html#gac6012236dcde15a636bcff6a8361d081">FMC_SDRAM_WRITE_PROTECTION_DISABLE</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#af7845a58e91f2166717b2f7f15d14dbb">SDClockPeriod</a>      = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gae87108dbdd1f30cb7c326692122a6f60">SDCLOCK_PERIOD</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">ReadBurst</a>          = <a class="code" href="group__FMC__SDRAM__Read__Burst.html#ga1cdc6394b8810cf1643f2745bb4799b3">FMC_SDRAM_RBURST_ENABLE</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">Init</a>.<a class="code" href="structFMC__SDRAM__InitTypeDef.html#a3513cfd5140bd410cef2f0015c5a3733">ReadPipeDelay</a>      = <a class="code" href="group__FMC__SDRAM__Read__Pipe__Delay.html#gad9a15d936c86ced1dea32d8b11a484c5">FMC_SDRAM_RPIPE_DELAY_0</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">/* SDRAM controller initialization */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga02aac286aef85b5f5f67f4f32ba17f4a">BSP_SDRAM_MspInit</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, <a class="code" href="def_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>); <span class="comment">/* __weak function can be rewritten by the application */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group1.html#gaa335e9a091994423896c8d5b2a6684f9">HAL_SDRAM_Init</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, &amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    sdramstatus = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    sdramstatus = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">/* SDRAM initialization sequence */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gac8bdaf00734e741a8c7a79f255d8751f">BSP_SDRAM_Initialization_sequence</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gabc1f890aab54c0fb4e137a46abce08ee">REFRESH_COUNT</a>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">return</span> sdramstatus;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga95cb86dd0921bb70662c30851e3ffc63">  180</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga95cb86dd0921bb70662c30851e3ffc63">BSP_SDRAM_DeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{ </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">static</span> uint8_t sdramstatus = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">/* SDRAM device de-initialization */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>.<a class="code" href="structSDRAM__HandleTypeDef.html#a50701d9e8d809a658a9191b4276103b9">Instance</a> = <a class="code" href="group__FMC__LL__Exported__typedef.html#ga1071d01ea617b4dc4823a095e3670260">FMC_SDRAM_DEVICE</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group1.html#ga5842b6c476bd8864af5cb1813a88127f">HAL_SDRAM_DeInit</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    sdramstatus = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    sdramstatus = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">/* SDRAM controller de-initialization */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga86b29a5e33c1e3fcc9b338f01b2ecf23">BSP_SDRAM_MspDeInit</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, <a class="code" href="def_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">return</span> sdramstatus;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gac8bdaf00734e741a8c7a79f255d8751f">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gac8bdaf00734e741a8c7a79f255d8751f">BSP_SDRAM_Initialization_sequence</a>(uint32_t RefreshCount)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpmrd = 0;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Step 1: Configure a clock configuration enable command */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>            = <a class="code" href="group__FMC__SDRAM__Command__Mode.html#gaf2f6a589a8110f2545385bcba6f9c80b">FMC_SDRAM_CMD_CLK_ENABLE</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>          = <a class="code" href="group__FMC__SDRAM__Command__Target.html#ga6b78f8593d1fd620f659406d5fc72a4c">FMC_SDRAM_CMD_TARGET_BANK1</a>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>      = 1;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a> = 0;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">/* Send the command */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="group__SDRAM__Exported__Functions__Group3.html#ga31872ee3c79ca7f47964ed6b6cc6f980">HAL_SDRAM_SendCommand</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, &amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>, <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga16ba60f030cd56f8b4c8cf72b9e6e827">SDRAM_TIMEOUT</a>);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">/* Step 2: Insert 100 us minimum delay */</span> </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">/* Inserted delay is equal to 1 ms due to systick time base unit (ms) */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="group__HAL__Exported__Functions__Group2.html#gab1dc1e6b438daacfe38a312a90221330">HAL_Delay</a>(1);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">/* Step 3: Configure a PALL (precharge all) command */</span> </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>            = <a class="code" href="group__FMC__SDRAM__Command__Mode.html#ga4609ad4c2f2b7080f2b60af54fb25e77">FMC_SDRAM_CMD_PALL</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>          = <a class="code" href="group__FMC__SDRAM__Command__Target.html#ga6b78f8593d1fd620f659406d5fc72a4c">FMC_SDRAM_CMD_TARGET_BANK1</a>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>      = 1;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a> = 0;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">/* Send the command */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="group__SDRAM__Exported__Functions__Group3.html#ga31872ee3c79ca7f47964ed6b6cc6f980">HAL_SDRAM_SendCommand</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, &amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>, <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga16ba60f030cd56f8b4c8cf72b9e6e827">SDRAM_TIMEOUT</a>);  </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">/* Step 4: Configure an Auto Refresh command */</span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>            = <a class="code" href="group__FMC__SDRAM__Command__Mode.html#ga8b389b643c0f9345b66d501048e9f999">FMC_SDRAM_CMD_AUTOREFRESH_MODE</a>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>          = <a class="code" href="group__FMC__SDRAM__Command__Target.html#ga6b78f8593d1fd620f659406d5fc72a4c">FMC_SDRAM_CMD_TARGET_BANK1</a>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>      = 8;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a> = 0;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">/* Send the command */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="group__SDRAM__Exported__Functions__Group3.html#ga31872ee3c79ca7f47964ed6b6cc6f980">HAL_SDRAM_SendCommand</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, &amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>, <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga16ba60f030cd56f8b4c8cf72b9e6e827">SDRAM_TIMEOUT</a>);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">/* Step 5: Program the external memory mode register */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  tmpmrd = (uint32_t)<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga61068cf2e3c483f373eae24f1b5c3443">SDRAM_MODEREG_BURST_LENGTH_1</a>          |\</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                     <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#gaa2c532f3d1462c38d1abf5e080363acc">SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL</a>   |\</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                     <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga91a6525b91764c093fa2f96ef20b9b40">SDRAM_MODEREG_CAS_LATENCY_2</a>           |\</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                     <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga0565961aa69d688c27e2d9e32e3a80e0">SDRAM_MODEREG_OPERATING_MODE_STANDARD</a> |\</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                     <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga54dc88e23250d2904be75f94cfdf699f">SDRAM_MODEREG_WRITEBURST_MODE_SINGLE</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>            = <a class="code" href="group__FMC__SDRAM__Command__Mode.html#gac06c7b73b2b0453b0c6fa8e863bbc698">FMC_SDRAM_CMD_LOAD_MODE</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>          = <a class="code" href="group__FMC__SDRAM__Command__Target.html#ga6b78f8593d1fd620f659406d5fc72a4c">FMC_SDRAM_CMD_TARGET_BANK1</a>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>      = 1;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>.<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a> = tmpmrd;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">/* Send the command */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="group__SDRAM__Exported__Functions__Group3.html#ga31872ee3c79ca7f47964ed6b6cc6f980">HAL_SDRAM_SendCommand</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, &amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>, <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga16ba60f030cd56f8b4c8cf72b9e6e827">SDRAM_TIMEOUT</a>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">/* Step 6: Set the refresh rate counter */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">/* Set the device refresh rate */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="group__SDRAM__Exported__Functions__Group3.html#gadd81ad682c251372c69e69dd1bdd758a">HAL_SDRAM_ProgramRefreshRate</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, RefreshCount); </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaf5a58e9e8a87ca35ff51031cc6df81f9">  268</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaf5a58e9e8a87ca35ff51031cc6df81f9">BSP_SDRAM_ReadData</a>(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group2.html#ga430830834a41dbcaf7cb6491d006d9f0">HAL_SDRAM_Read_32b</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, (uint32_t *)uwStartAddress, pData, uwDataSize) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  } </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gae0d1b2d92c12aec8ade4bf00077111b3">  287</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gae0d1b2d92c12aec8ade4bf00077111b3">BSP_SDRAM_ReadData_DMA</a>(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group2.html#ga70e0327de061b9428dfcdb6d28127523">HAL_SDRAM_Read_DMA</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, (uint32_t *)uwStartAddress, pData, uwDataSize) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  {</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  }     </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaaa29379faee00c5c6b63458537d5be50">  306</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaaa29379faee00c5c6b63458537d5be50">BSP_SDRAM_WriteData</a>(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize) </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group2.html#ga992bd5aa0550b62551437f433f091d22">HAL_SDRAM_Write_32b</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, (uint32_t *)uwStartAddress, pData, uwDataSize) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  {</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  }</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  {</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga2b8d264ab912c422b25da4af9c9ea726">  325</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga2b8d264ab912c422b25da4af9c9ea726">BSP_SDRAM_WriteData_DMA</a>(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize) </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group2.html#ga643d9e71b6fadef948dede0d86a9cbc1">HAL_SDRAM_Write_DMA</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, (uint32_t *)uwStartAddress, pData, uwDataSize) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  }</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  } </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaaba572903e8d423697b1a1c3fc914897">  342</a></span>&#160;uint8_t <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaaba572903e8d423697b1a1c3fc914897">BSP_SDRAM_Sendcmd</a>(<a class="code" href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a> *SdramCmd)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group__SDRAM__Exported__Functions__Group3.html#ga31872ee3c79ca7f47964ed6b6cc6f980">HAL_SDRAM_SendCommand</a>(&amp;<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a>, SdramCmd, <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga16ba60f030cd56f8b4c8cf72b9e6e827">SDRAM_TIMEOUT</a>) != <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga02aac286aef85b5f5f67f4f32ba17f4a">  360</a></span>&#160;__weak <span class="keywordtype">void</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga02aac286aef85b5f5f67f4f32ba17f4a">BSP_SDRAM_MspInit</a>(<a class="code" href="structSDRAM__HandleTypeDef.html">SDRAM_HandleTypeDef</a>  *hsdram, <span class="keywordtype">void</span> *Params)</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{  </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keyword">static</span> <a class="code" href="struct____DMA__HandleTypeDef.html">DMA_HandleTypeDef</a> dma_handle;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="structGPIO__InitTypeDef.html">GPIO_InitTypeDef</a> gpio_init_structure;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Enable FMC clock */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga4f95da0bcb204e40ca556b27290a7541">__HAL_RCC_FMC_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">/* Enable chosen DMAx clock */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gae0987ed452b918f08db692739836370e">__DMAx_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="comment">/* Enable GPIOs clock */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">__HAL_RCC_GPIOE_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaf0816a01f8153700ff758c8783e84e9e">__HAL_RCC_GPIOG_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a>();</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">/* Common GPIO configuration */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#a3731d84343e65a98fdf51056a8d30321">Mode</a>      = <a class="code" href="group__GPIO__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa2d3a6b0c4e10ac20882b4a37799ced1">Pull</a>      = <a class="code" href="group__GPIO__pull__define.html#gae689bc8f5c42d6df7bd54a8dd372e072">GPIO_PULLUP</a>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aae3b8ba407fb4f974cbce9cc03fc189d">Speed</a>     = GPIO_SPEED_FAST;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa1bf7132c974a10589d6574d50465256">Alternate</a> = GPIO_AF12_FMC;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* GPIOC configuration */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">Pin</a>   = <a class="code" href="group__GPIO__pins__define.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(<a class="code" href="group__Peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>, &amp;gpio_init_structure);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">/* GPIOD configuration */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">Pin</a>   = <a class="code" href="group__GPIO__pins__define.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a> | <a class="code" href="group__GPIO__pins__define.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a> | <a class="code" href="group__GPIO__pins__define.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a> | <a class="code" href="group__GPIO__pins__define.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a> |</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                              <a class="code" href="group__GPIO__pins__define.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a> | <a class="code" href="group__GPIO__pins__define.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a> | <a class="code" href="group__GPIO__pins__define.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(<a class="code" href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>, &amp;gpio_init_structure);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">/* GPIOE configuration */</span>  </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">Pin</a>   = <a class="code" href="group__GPIO__pins__define.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a> | <a class="code" href="group__GPIO__pins__define.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a> | <a class="code" href="group__GPIO__pins__define.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a>| <a class="code" href="group__GPIO__pins__define.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a> | <a class="code" href="group__GPIO__pins__define.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a> |\</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                              GPIO_PIN_10 | <a class="code" href="group__GPIO__pins__define.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a> | <a class="code" href="group__GPIO__pins__define.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a> | <a class="code" href="group__GPIO__pins__define.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a> | <a class="code" href="group__GPIO__pins__define.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a> |\</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                              GPIO_PIN_15;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(<a class="code" href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>, &amp;gpio_init_structure);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">/* GPIOF configuration */</span>  </div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">Pin</a>   = <a class="code" href="group__GPIO__pins__define.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a> | <a class="code" href="group__GPIO__pins__define.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a> | <a class="code" href="group__GPIO__pins__define.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a>| <a class="code" href="group__GPIO__pins__define.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a> | <a class="code" href="group__GPIO__pins__define.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a> |\</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                              GPIO_PIN_5 | <a class="code" href="group__GPIO__pins__define.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a> | <a class="code" href="group__GPIO__pins__define.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a> | <a class="code" href="group__GPIO__pins__define.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a> | <a class="code" href="group__GPIO__pins__define.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a> |\</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                              GPIO_PIN_15;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(<a class="code" href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>, &amp;gpio_init_structure);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">/* GPIOG configuration */</span>  </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">Pin</a>   = <a class="code" href="group__GPIO__pins__define.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a> | <a class="code" href="group__GPIO__pins__define.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a> | <a class="code" href="group__GPIO__pins__define.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a>| <a class="code" href="group__GPIO__pins__define.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a> | <a class="code" href="group__GPIO__pins__define.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a> |\</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                              GPIO_PIN_15;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(<a class="code" href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>, &amp;gpio_init_structure);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">/* GPIOH configuration */</span>  </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  gpio_init_structure.<a class="code" href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">Pin</a>   = <a class="code" href="group__GPIO__pins__define.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a> | <a class="code" href="group__GPIO__pins__define.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a>(<a class="code" href="group__Peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>, &amp;gpio_init_structure); </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">/* Configure common DMA parameters */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#af62608eb25864208cae5d59acef282a6">Channel</a>             = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gac5308e83f3da1cbd49cab3c500b92f0a">SDRAM_DMAx_CHANNEL</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a0145b5d0e074fa8e2e185ecf2c4a15ca">Direction</a>           = <a class="code" href="group__DMA__Data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a46811eb656170cb5c542054d1a41db3a">PeriphInc</a>           = <a class="code" href="group__DMA__Peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</a>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a49b187ba5ab8ba4354e02837e8b99414">MemInc</a>              = <a class="code" href="group__DMA__Memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</a>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a10a4a549953efa20c235dcbb381b6f0b">PeriphDataAlignment</a> = <a class="code" href="group__DMA__Peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</a>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a7784efedc4a61325fa7364fcace10136">MemDataAlignment</a>    = <a class="code" href="group__DMA__Memory__data__size.html#ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</a>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#adbbca090b53d32ac93cc7359b7994db2">Mode</a>                = <a class="code" href="group__DMA__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</a>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#af110cc02c840207930e3c0e5de5d7dc4">Priority</a>            = <a class="code" href="group__DMA__Priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</a>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#acda0396cf55baab166f51b1ea1deed0d">FIFOMode</a>            = <a class="code" href="group__DMA__FIFO__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a>;         </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a2f994cc2979b82cd215e9f38edbbc6ed">FIFOThreshold</a>       = <a class="code" href="group__DMA__FIFO__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#ad5e266a0b90f58365e21c349654bc68d">MemBurst</a>            = <a class="code" href="group__DMA__Memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">Init</a>.<a class="code" href="structDMA__InitTypeDef.html#a3fbfe4dd664e24845dc75f5c8f43b5a3">PeriphBurst</a>         = <a class="code" href="group__DMA__Peripheral__burst.html#ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff">DMA_PBURST_SINGLE</a>; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#ac4b645b1c2beb1107dbec7dae98747e1">Instance</a> = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga6f8b7c9739c8925dd5f01ae7fc810cf2">SDRAM_DMAx_STREAM</a>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;   <span class="comment">/* Associate the DMA handle */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#af5b3b3d0eff8c4cb59d4d3909c247311">__HAL_LINKDMA</a>(hsdram, hdma, dma_handle);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">/* Deinitialize the stream for new transfer */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="group__DMA__Exported__Functions__Group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a>(&amp;dma_handle);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Configure the DMA stream */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="group__DMA__Exported__Functions__Group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a>(&amp;dma_handle); </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">/* NVIC configuration for DMA transfer complete interrupt */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="group__CORTEX__Exported__Functions__Group1.html#ga8581a82025a4780efd00876a66e3e91b">HAL_NVIC_SetPriority</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gaa78d3f363ae09d030b9931eb8a2833ec">SDRAM_DMAx_IRQn</a>, 0x0F, 0);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="group__CORTEX__Exported__Functions__Group1.html#gaaad4492c1b25e006d69948a15790352a">HAL_NVIC_EnableIRQ</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gaa78d3f363ae09d030b9931eb8a2833ec">SDRAM_DMAx_IRQn</a>);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;}</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga86b29a5e33c1e3fcc9b338f01b2ecf23">  451</a></span>&#160;__weak <span class="keywordtype">void</span> <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga86b29a5e33c1e3fcc9b338f01b2ecf23">BSP_SDRAM_MspDeInit</a>(<a class="code" href="structSDRAM__HandleTypeDef.html">SDRAM_HandleTypeDef</a>  *hsdram, <span class="keywordtype">void</span> *Params)</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;{  </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keyword">static</span> <a class="code" href="struct____DMA__HandleTypeDef.html">DMA_HandleTypeDef</a> dma_handle;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">/* Disable NVIC configuration for DMA interrupt */</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <a class="code" href="group__CORTEX__Exported__Functions__Group1.html#ga50ca6290e068821cb84aa168f3e13967">HAL_NVIC_DisableIRQ</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gaa78d3f363ae09d030b9931eb8a2833ec">SDRAM_DMAx_IRQn</a>);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">/* Deinitialize the stream for new transfer */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    dma_handle.<a class="code" href="struct____DMA__HandleTypeDef.html#ac4b645b1c2beb1107dbec7dae98747e1">Instance</a> = <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga6f8b7c9739c8925dd5f01ae7fc810cf2">SDRAM_DMAx_STREAM</a>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="group__DMA__Exported__Functions__Group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a>(&amp;dma_handle);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">/* GPIO pins clock, FMC clock and DMA clock can be shut down in the applications</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">       by surcharging this __weak function */</span> </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__GPIO__pins__define_html_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3"><div class="ttname"><a href="group__GPIO__pins__define.html#ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3">GPIO_PIN_14</a></div><div class="ttdeci">#define GPIO_PIN_14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00099">stm32f7xx_hal_gpio.h:99</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_gabc1f890aab54c0fb4e137a46abce08ee"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gabc1f890aab54c0fb4e137a46abce08ee">REFRESH_COUNT</a></div><div class="ttdeci">#define REFRESH_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00065">stm32746g_discovery_sdram.h:65</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00396">stm32f7xx_ll_fmc.h:396</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_af62608eb25864208cae5d59acef282a6"><div class="ttname"><a href="structDMA__InitTypeDef.html#af62608eb25864208cae5d59acef282a6">DMA_InitTypeDef::Channel</a></div><div class="ttdeci">uint32_t Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00050">stm32f7xx_hal_dma.h:50</a></div></div>
<div class="ttc" id="agroup__GPIO__mode__define_html_ga526c72c5264316fc05c775b6cad4aa6a"><div class="ttname"><a href="group__GPIO__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a></div><div class="ttdeci">#define GPIO_MODE_AF_PP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00120">stm32f7xx_hal_gpio.h:120</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_ga30de995a223a4052f68a0b632f589013"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a></div><div class="ttdeci">static FMC_SDRAM_TimingTypeDef Timing</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00110">stm32746g_discovery_sdram.c:110</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_acce198aed22a4a6ee69abc568393a728"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00432">stm32f7xx_ll_fmc.h:432</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_gac8bdaf00734e741a8c7a79f255d8751f"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gac8bdaf00734e741a8c7a79f255d8751f">BSP_SDRAM_Initialization_sequence</a></div><div class="ttdeci">void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)</div><div class="ttdoc">Programs the SDRAM device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00206">stm32746g_discovery_sdram.c:206</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Column__Bits__number_html_gacff6ecebd16a4dcc371c8cf3d46ca35c"><div class="ttname"><a href="group__FMC__SDRAM__Column__Bits__number.html#gacff6ecebd16a4dcc371c8cf3d46ca35c">FMC_SDRAM_COLUMN_BITS_NUM_8</a></div><div class="ttdeci">#define FMC_SDRAM_COLUMN_BITS_NUM_8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00705">stm32f7xx_ll_fmc.h:705</a></div></div>
<div class="ttc" id="agroup__CORTEX__Exported__Functions__Group1_html_gaaad4492c1b25e006d69948a15790352a"><div class="ttname"><a href="group__CORTEX__Exported__Functions__Group1.html#gaaad4492c1b25e006d69948a15790352a">HAL_NVIC_EnableIRQ</a></div><div class="ttdeci">void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)</div></div>
<div class="ttc" id="astruct____DMA__HandleTypeDef_html"><div class="ttname"><a href="struct____DMA__HandleTypeDef.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00137">stm32f7xx_hal_dma.h:137</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_aba6b0f5c64dc6d68a4a5dbe5c7511c4f"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">FMC_SDRAM_InitTypeDef::ReadBurst</a></div><div class="ttdeci">uint32_t ReadBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00385">stm32f7xx_ll_fmc.h:385</a></div></div>
<div class="ttc" id="astructGPIO__InitTypeDef_html"><div class="ttname"><a href="structGPIO__InitTypeDef.html">GPIO_InitTypeDef</a></div><div class="ttdoc">GPIO Init structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00046">stm32f7xx_hal_gpio.h:46</a></div></div>
<div class="ttc" id="agroup__DMA__Peripheral__data__size_html_gaad50e97cbc4a726660db9c3f42ac93b0"><div class="ttname"><a href="group__DMA__Peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</a></div><div class="ttdeci">#define DMA_PDATAALIGN_WORD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00234">stm32f7xx_hal_dma.h:234</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_af110cc02c840207930e3c0e5de5d7dc4"><div class="ttname"><a href="structDMA__InitTypeDef.html#af110cc02c840207930e3c0e5de5d7dc4">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00074">stm32f7xx_hal_dma.h:74</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a46811eb656170cb5c542054d1a41db3a"><div class="ttname"><a href="structDMA__InitTypeDef.html#a46811eb656170cb5c542054d1a41db3a">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00057">stm32f7xx_hal_dma.h:57</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a370d52e3c7296bd5d4d65344928af04c"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a370d52e3c7296bd5d4d65344928af04c">FMC_SDRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00369">stm32f7xx_ll_fmc.h:369</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a8a7f54fd1e3b04c566a76b774d00adda"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a8a7f54fd1e3b04c566a76b774d00adda">FMC_SDRAM_InitTypeDef::RowBitsNumber</a></div><div class="ttdeci">uint32_t RowBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00366">stm32f7xx_ll_fmc.h:366</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_aa55520658496327bbc831183b8dead9e"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#aa55520658496327bbc831183b8dead9e">FMC_SDRAM_InitTypeDef::CASLatency</a></div><div class="ttdeci">uint32_t CASLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00375">stm32f7xx_ll_fmc.h:375</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a499042750059231bf7fc5bf9fc2c46aa"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00418">stm32f7xx_ll_fmc.h:418</a></div></div>
<div class="ttc" id="astructGPIO__InitTypeDef_html_aa1bf7132c974a10589d6574d50465256"><div class="ttname"><a href="structGPIO__InitTypeDef.html#aa1bf7132c974a10589d6574d50465256">GPIO_InitTypeDef::Alternate</a></div><div class="ttdeci">uint32_t Alternate</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00060">stm32f7xx_hal_gpio.h:60</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_ga0565961aa69d688c27e2d9e32e3a80e0"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga0565961aa69d688c27e2d9e32e3a80e0">SDRAM_MODEREG_OPERATING_MODE_STANDARD</a></div><div class="ttdeci">#define SDRAM_MODEREG_OPERATING_MODE_STANDARD</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00091">stm32746g_discovery_sdram.h:91</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a05c3b7b4946d8fa707e5263a39baf73d"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00402">stm32f7xx_ll_fmc.h:402</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_ga02aac286aef85b5f5f67f4f32ba17f4a"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga02aac286aef85b5f5f67f4f32ba17f4a">BSP_SDRAM_MspInit</a></div><div class="ttdeci">__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram, void *Params)</div><div class="ttdoc">Initializes SDRAM MSP.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00360">stm32746g_discovery_sdram.c:360</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Internal__Banks__Number_html_gaa7eda2b73174811f3a8a00ad924b020e"><div class="ttname"><a href="group__FMC__SDRAM__Internal__Banks__Number.html#gaa7eda2b73174811f3a8a00ad924b020e">FMC_SDRAM_INTERN_BANKS_NUM_4</a></div><div class="ttdeci">#define FMC_SDRAM_INTERN_BANKS_NUM_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00737">stm32f7xx_ll_fmc.h:737</a></div></div>
<div class="ttc" id="agroup__DMA__Data__transfer__direction_html_ga0695035d725855ccf64d2d8452a33810"><div class="ttname"><a href="group__DMA__Data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a></div><div class="ttdeci">#define DMA_MEMORY_TO_MEMORY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00203">stm32f7xx_hal_dma.h:203</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Command__Mode_html_ga8b389b643c0f9345b66d501048e9f999"><div class="ttname"><a href="group__FMC__SDRAM__Command__Mode.html#ga8b389b643c0f9345b66d501048e9f999">FMC_SDRAM_CMD_AUTOREFRESH_MODE</a></div><div class="ttdeci">#define FMC_SDRAM_CMD_AUTOREFRESH_MODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00796">stm32f7xx_ll_fmc.h:796</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_gae04bdb5e8acc47cab1d0532e6b0d0763"><div class="ttname"><a href="group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></div><div class="ttdeci">#define GPIOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01358">stm32f746xx.h:1358</a></div></div>
<div class="ttc" id="agroup__CORTEX__Exported__Functions__Group1_html_ga50ca6290e068821cb84aa168f3e13967"><div class="ttname"><a href="group__CORTEX__Exported__Functions__Group1.html#ga50ca6290e068821cb84aa168f3e13967">HAL_NVIC_DisableIRQ</a></div><div class="ttdeci">void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)</div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_a22efd0147d0fa1372592aae8d4c2d037"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00438">stm32f7xx_ll_fmc.h:438</a></div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_ga2cba7d47b6aee57d469f1d8972d442f1"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">__HAL_RCC_GPIOE_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_GPIOE_CLK_ENABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00659">stm32f7xx_hal_rcc_ex.h:659</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group2_html_ga643d9e71b6fadef948dede0d86a9cbc1"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group2.html#ga643d9e71b6fadef948dede0d86a9cbc1">HAL_SDRAM_Write_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_Write_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_gac102c0123cb8bcadc5b590cd940b9e20"><div class="ttname"><a href="group__GPIO__pins__define.html#gac102c0123cb8bcadc5b590cd940b9e20">GPIO_PIN_10</a></div><div class="ttdeci">#define GPIO_PIN_10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00095">stm32f7xx_hal_gpio.h:95</a></div></div>
<div class="ttc" id="astructSDRAM__HandleTypeDef_html_a6814222732eae5b011c640040b8202b8"><div class="ttname"><a href="structSDRAM__HandleTypeDef.html#a6814222732eae5b011c640040b8202b8">SDRAM_HandleTypeDef::Init</a></div><div class="ttdeci">FMC_SDRAM_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__sdram_8h_source.html#l00070">stm32f7xx_hal_sdram.h:70</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Row__Bits__number_html_ga52c8df2a362f49cf52c215af794e5215"><div class="ttname"><a href="group__FMC__SDRAM__Row__Bits__number.html#ga52c8df2a362f49cf52c215af794e5215">FMC_SDRAM_ROW_BITS_NUM_12</a></div><div class="ttdeci">#define FMC_SDRAM_ROW_BITS_NUM_12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00717">stm32f7xx_ll_fmc.h:717</a></div></div>
<div class="ttc" id="astruct____DMA__HandleTypeDef_html_a3792cb34cedb0e2ab204e41b53ef75ad"><div class="ttname"><a href="struct____DMA__HandleTypeDef.html#a3792cb34cedb0e2ab204e41b53ef75ad">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00141">stm32f7xx_hal_dma.h:141</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a2f994cc2979b82cd215e9f38edbbc6ed"><div class="ttname"><a href="structDMA__InitTypeDef.html#a2f994cc2979b82cd215e9f38edbbc6ed">DMA_InitTypeDef::FIFOThreshold</a></div><div class="ttdeci">uint32_t FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00082">stm32f7xx_hal_dma.h:82</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_af7845a58e91f2166717b2f7f15d14dbb"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#af7845a58e91f2166717b2f7f15d14dbb">FMC_SDRAM_InitTypeDef::SDClockPeriod</a></div><div class="ttdeci">uint32_t SDClockPeriod</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00381">stm32f7xx_ll_fmc.h:381</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group1_html_gaa335e9a091994423896c8d5b2a6684f9"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group1.html#gaa335e9a091994423896c8d5b2a6684f9">HAL_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)</div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a10a4a549953efa20c235dcbb381b6f0b"><div class="ttname"><a href="structDMA__InitTypeDef.html#a10a4a549953efa20c235dcbb381b6f0b">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00063">stm32f7xx_hal_dma.h:63</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_af5b3b3d0eff8c4cb59d4d3909c247311"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#af5b3b3d0eff8c4cb59d4d3909c247311">__HAL_LINKDMA</a></div><div class="ttdeci">#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00064">stm32f7xx_hal_def.h:64</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_gae0d1b2d92c12aec8ade4bf00077111b3"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gae0d1b2d92c12aec8ade4bf00077111b3">BSP_SDRAM_ReadData_DMA</a></div><div class="ttdeci">uint8_t BSP_SDRAM_ReadData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</div><div class="ttdoc">Reads an amount of data from the SDRAM memory in DMA mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00287">stm32746g_discovery_sdram.c:287</a></div></div>
<div class="ttc" id="agroup__HAL__Exported__Functions__Group2_html_gab1dc1e6b438daacfe38a312a90221330"><div class="ttname"><a href="group__HAL__Exported__Functions__Group2.html#gab1dc1e6b438daacfe38a312a90221330">HAL_Delay</a></div><div class="ttdeci">void HAL_Delay(uint32_t Delay)</div><div class="ttdoc">This function provides minimum delay (in milliseconds) based on variable incremented.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal_8c_source.html#l00367">stm32f7xx_hal.c:367</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group2_html_ga70e0327de061b9428dfcdb6d28127523"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group2.html#ga70e0327de061b9428dfcdb6d28127523">HAL_SDRAM_Read_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_Read_DMA(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_ga86b29a5e33c1e3fcc9b338f01b2ecf23"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga86b29a5e33c1e3fcc9b338f01b2ecf23">BSP_SDRAM_MspDeInit</a></div><div class="ttdeci">__weak void BSP_SDRAM_MspDeInit(SDRAM_HandleTypeDef *hsdram, void *Params)</div><div class="ttdoc">DeInitializes SDRAM MSP.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00451">stm32746g_discovery_sdram.c:451</a></div></div>
<div class="ttc" id="agroup__DMA__Memory__burst_html_ga4e94b7250e6a4f53d702b42b15796953"><div class="ttname"><a href="group__DMA__Memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</a></div><div class="ttdeci">#define DMA_MBURST_SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00299">stm32f7xx_hal_dma.h:299</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_aa4e0baa631f3af95366dae966699f102"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00398">stm32f7xx_ll_fmc.h:398</a></div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_ga74340ce0f556e370aafc2b8ecdf2dd31"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">__HAL_RCC_GPIOD_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_GPIOD_CLK_ENABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00651">stm32f7xx_hal_rcc_ex.h:651</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_ga6f8b7c9739c8925dd5f01ae7fc810cf2"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga6f8b7c9739c8925dd5f01ae7fc810cf2">SDRAM_DMAx_STREAM</a></div><div class="ttdeci">#define SDRAM_DMAx_STREAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00073">stm32746g_discovery_sdram.h:73</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Command__Mode_html_ga4609ad4c2f2b7080f2b60af54fb25e77"><div class="ttname"><a href="group__FMC__SDRAM__Command__Mode.html#ga4609ad4c2f2b7080f2b60af54fb25e77">FMC_SDRAM_CMD_PALL</a></div><div class="ttdeci">#define FMC_SDRAM_CMD_PALL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00795">stm32f7xx_ll_fmc.h:795</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Command__Mode_html_gaf2f6a589a8110f2545385bcba6f9c80b"><div class="ttname"><a href="group__FMC__SDRAM__Command__Mode.html#gaf2f6a589a8110f2545385bcba6f9c80b">FMC_SDRAM_CMD_CLK_ENABLE</a></div><div class="ttdeci">#define FMC_SDRAM_CMD_CLK_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00794">stm32f7xx_ll_fmc.h:794</a></div></div>
<div class="ttc" id="agroup__GPIO__Exported__Functions__Group1_html_ga41bda93b6dd639e4905fdb1454eff98e"><div class="ttname"><a href="group__GPIO__Exported__Functions__Group1.html#ga41bda93b6dd639e4905fdb1454eff98e">HAL_GPIO_Init</a></div><div class="ttdeci">void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)</div></div>
<div class="ttc" id="astructGPIO__InitTypeDef_html_a3731d84343e65a98fdf51056a8d30321"><div class="ttname"><a href="structGPIO__InitTypeDef.html#a3731d84343e65a98fdf51056a8d30321">GPIO_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00051">stm32f7xx_hal_gpio.h:51</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group2_html_ga992bd5aa0550b62551437f433f091d22"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group2.html#ga992bd5aa0550b62551437f433f091d22">HAL_SDRAM_Write_32b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_Write_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_ga84098c3c8735d401024a1fb762e9527f"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_GPIOF_CLK_ENABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00667">stm32f7xx_hal_rcc_ex.h:667</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__CAS__Latency_html_gac8d25370782fd7f6403cc50c7a326654"><div class="ttname"><a href="group__FMC__SDRAM__CAS__Latency.html#gac8d25370782fd7f6403cc50c7a326654">FMC_SDRAM_CAS_LATENCY_2</a></div><div class="ttdeci">#define FMC_SDRAM_CAS_LATENCY_2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00746">stm32f7xx_ll_fmc.h:746</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_gaa2c532f3d1462c38d1abf5e080363acc"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#gaa2c532f3d1462c38d1abf5e080363acc">SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL</a></div><div class="ttdeci">#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00087">stm32746g_discovery_sdram.h:87</a></div></div>
<div class="ttc" id="agroup__DMA__Peripheral__incremented__mode_html_gab6d84e5805302516d26c06fb4497a346"><div class="ttname"><a href="group__DMA__Peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</a></div><div class="ttdeci">#define DMA_PINC_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00212">stm32f7xx_hal_dma.h:212</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a49b187ba5ab8ba4354e02837e8b99414"><div class="ttname"><a href="structDMA__InitTypeDef.html#a49b187ba5ab8ba4354e02837e8b99414">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00060">stm32f7xx_hal_dma.h:60</a></div></div>
<div class="ttc" id="astructGPIO__InitTypeDef_html_aa2d3a6b0c4e10ac20882b4a37799ced1"><div class="ttname"><a href="structGPIO__InitTypeDef.html#aa2d3a6b0c4e10ac20882b4a37799ced1">GPIO_InitTypeDef::Pull</a></div><div class="ttdeci">uint32_t Pull</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00054">stm32f7xx_hal_gpio.h:54</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga4c503cb4a0dc0d18261080051d9c2daf"><div class="ttname"><a href="group__GPIO__pins__define.html#ga4c503cb4a0dc0d18261080051d9c2daf">GPIO_PIN_9</a></div><div class="ttdeci">#define GPIO_PIN_9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00094">stm32f7xx_hal_gpio.h:94</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a3fbfe4dd664e24845dc75f5c8f43b5a3"><div class="ttname"><a href="structDMA__InitTypeDef.html#a3fbfe4dd664e24845dc75f5c8f43b5a3">DMA_InitTypeDef::PeriphBurst</a></div><div class="ttdeci">uint32_t PeriphBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00091">stm32f7xx_hal_dma.h:91</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a3513cfd5140bd410cef2f0015c5a3733"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a3513cfd5140bd410cef2f0015c5a3733">FMC_SDRAM_InitTypeDef::ReadPipeDelay</a></div><div class="ttdeci">uint32_t ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00389">stm32f7xx_ll_fmc.h:389</a></div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_ga5ebfeb136612f370950f52306d29b6fd"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_GPIOC_CLK_ENABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00643">stm32f7xx_hal_rcc_ex.h:643</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_ga16ba60f030cd56f8b4c8cf72b9e6e827"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#ga16ba60f030cd56f8b4c8cf72b9e6e827">SDRAM_TIMEOUT</a></div><div class="ttdeci">#define SDRAM_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00067">stm32746g_discovery_sdram.h:67</a></div></div>
<div class="ttc" id="agroup__DMA__Priority__level_html_ga6b2f5c5e22895f8b4bd52a27ec6cae2a"><div class="ttname"><a href="group__DMA__Priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</a></div><div class="ttdeci">#define DMA_PRIORITY_HIGH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00267">stm32f7xx_hal_dma.h:267</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_ad766564847851a0d5cda78f70a7c7b1e"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00410">stm32f7xx_ll_fmc.h:410</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a7784efedc4a61325fa7364fcace10136"><div class="ttname"><a href="structDMA__InitTypeDef.html#a7784efedc4a61325fa7364fcace10136">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00066">stm32f7xx_hal_dma.h:66</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a5baf22e72bd710a0522b0814723f518d"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a5baf22e72bd710a0522b0814723f518d">FMC_SDRAM_InitTypeDef::WriteProtection</a></div><div class="ttdeci">uint32_t WriteProtection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00378">stm32f7xx_ll_fmc.h:378</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a9b4e896e7795ac9a32339a0e6520975e"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00415">stm32f7xx_ll_fmc.h:415</a></div></div>
<div class="ttc" id="adef_8h_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="def_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="def_8h_source.html#l00081">def.h:81</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_gae87108dbdd1f30cb7c326692122a6f60"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gae87108dbdd1f30cb7c326692122a6f60">SDCLOCK_PERIOD</a></div><div class="ttdeci">#define SDCLOCK_PERIOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00062">stm32746g_discovery_sdram.h:62</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Command__Mode_html_gac06c7b73b2b0453b0c6fa8e863bbc698"><div class="ttname"><a href="group__FMC__SDRAM__Command__Mode.html#gac06c7b73b2b0453b0c6fa8e863bbc698">FMC_SDRAM_CMD_LOAD_MODE</a></div><div class="ttdeci">#define FMC_SDRAM_CMD_LOAD_MODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00797">stm32f7xx_ll_fmc.h:797</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group2_html_ga430830834a41dbcaf7cb6491d006d9f0"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group2.html#ga430830834a41dbcaf7cb6491d006d9f0">HAL_SDRAM_Read_32b</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_Read_32b(SDRAM_HandleTypeDef *hsdram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga173023dced8f9692ade0f1176558ef70"><div class="ttname"><a href="group__GPIO__pins__define.html#ga173023dced8f9692ade0f1176558ef70">GPIO_PIN_13</a></div><div class="ttdeci">#define GPIO_PIN_13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00098">stm32f7xx_hal_gpio.h:98</a></div></div>
<div class="ttc" id="astructGPIO__InitTypeDef_html_aae3b8ba407fb4f974cbce9cc03fc189d"><div class="ttname"><a href="structGPIO__InitTypeDef.html#aae3b8ba407fb4f974cbce9cc03fc189d">GPIO_InitTypeDef::Speed</a></div><div class="ttdeci">uint32_t Speed</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00057">stm32f7xx_hal_gpio.h:57</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_gadeacbb43ae86c879945afe98c679b285"><div class="ttname"><a href="group__Peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a></div><div class="ttdeci">#define GPIOH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01361">stm32f746xx.h:1361</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga95f9ce5911fa8b209defb969db93ced3"><div class="ttname"><a href="group__GPIO__pins__define.html#ga95f9ce5911fa8b209defb969db93ced3">GPIO_PIN_12</a></div><div class="ttdeci">#define GPIO_PIN_12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00097">stm32f7xx_hal_gpio.h:97</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_ga54dc88e23250d2904be75f94cfdf699f"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga54dc88e23250d2904be75f94cfdf699f">SDRAM_MODEREG_WRITEBURST_MODE_SINGLE</a></div><div class="ttdeci">#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00093">stm32746g_discovery_sdram.h:93</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group1_html_ga5842b6c476bd8864af5cb1813a88127f"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group1.html#ga5842b6c476bd8864af5cb1813a88127f">HAL_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_DeInit(SDRAM_HandleTypeDef *hsdram)</div></div>
<div class="ttc" id="agroup__DMA__Peripheral__burst_html_ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff"><div class="ttname"><a href="group__DMA__Peripheral__burst.html#ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff">DMA_PBURST_SINGLE</a></div><div class="ttdeci">#define DMA_PBURST_SINGLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00311">stm32f7xx_hal_dma.h:311</a></div></div>
<div class="ttc" id="agroup__GPIO__pull__define_html_gae689bc8f5c42d6df7bd54a8dd372e072"><div class="ttname"><a href="group__GPIO__pull__define.html#gae689bc8f5c42d6df7bd54a8dd372e072">GPIO_PULLUP</a></div><div class="ttdeci">#define GPIO_PULLUP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00153">stm32f7xx_hal_gpio.h:153</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Command__Target_html_ga6b78f8593d1fd620f659406d5fc72a4c"><div class="ttname"><a href="group__FMC__SDRAM__Command__Target.html#ga6b78f8593d1fd620f659406d5fc72a4c">FMC_SDRAM_CMD_TARGET_BANK1</a></div><div class="ttdeci">#define FMC_SDRAM_CMD_TARGET_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00808">stm32f7xx_ll_fmc.h:808</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group3_html_ga31872ee3c79ca7f47964ed6b6cc6f980"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group3.html#ga31872ee3c79ca7f47964ed6b6cc6f980">HAL_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga176efbf43a259b7bb0a85a47401505be"><div class="ttname"><a href="group__GPIO__pins__define.html#ga176efbf43a259b7bb0a85a47401505be">GPIO_PIN_0</a></div><div class="ttdeci">#define GPIO_PIN_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00085">stm32f7xx_hal_gpio.h:85</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_a1b77fbf8ef17e12284c64f174ed736de"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00435">stm32f7xx_ll_fmc.h:435</a></div></div>
<div class="ttc" id="agroup__DMA__Memory__incremented__mode_html_ga43d30885699cc8378562316ff4fed1cd"><div class="ttname"><a href="group__DMA__Memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</a></div><div class="ttdeci">#define DMA_MINC_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00222">stm32f7xx_hal_dma.h:222</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_aea667abcdef2269338f2172c9b23e0be"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#aea667abcdef2269338f2172c9b23e0be">FMC_SDRAM_InitTypeDef::SDBank</a></div><div class="ttdeci">uint32_t SDBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00360">stm32f7xx_ll_fmc.h:360</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_ga2b8d264ab912c422b25da4af9c9ea726"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga2b8d264ab912c422b25da4af9c9ea726">BSP_SDRAM_WriteData_DMA</a></div><div class="ttdeci">uint8_t BSP_SDRAM_WriteData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</div><div class="ttdoc">Writes an amount of data to the SDRAM memory in DMA mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00325">stm32746g_discovery_sdram.c:325</a></div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_ga4f95da0bcb204e40ca556b27290a7541"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga4f95da0bcb204e40ca556b27290a7541">__HAL_RCC_FMC_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_FMC_CLK_ENABLE()</div><div class="ttdoc">Enables or disables the AHB3 peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00893">stm32f7xx_hal_rcc_ex.h:893</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Write__Protection_html_gac6012236dcde15a636bcff6a8361d081"><div class="ttname"><a href="group__FMC__SDRAM__Write__Protection.html#gac6012236dcde15a636bcff6a8361d081">FMC_SDRAM_WRITE_PROTECTION_DISABLE</a></div><div class="ttdeci">#define FMC_SDRAM_WRITE_PROTECTION_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00755">stm32f7xx_ll_fmc.h:755</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_ad5e266a0b90f58365e21c349654bc68d"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad5e266a0b90f58365e21c349654bc68d">DMA_InitTypeDef::MemBurst</a></div><div class="ttdeci">uint32_t MemBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00085">stm32f7xx_hal_dma.h:85</a></div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_ga041e72359b94f19569e774030fc6ebff"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_GPIOH_CLK_ENABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00683">stm32f7xx_hal_rcc_ex.h:683</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a8847315f4ac89d7278021ca07281f6f1"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00406">stm32f7xx_ll_fmc.h:406</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Bank_html_ga16cd8f57889d0d38ab07a21e7a0075a8"><div class="ttname"><a href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a></div><div class="ttdeci">#define FMC_SDRAM_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00696">stm32f7xx_ll_fmc.h:696</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00196">core_armv8mbl.h:196</a></div></div>
<div class="ttc" id="agroup__DMA__mode_html_ga04941acfbbdefc53e1e08133cffa3b8a"><div class="ttname"><a href="group__DMA__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</a></div><div class="ttdeci">#define DMA_NORMAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00254">stm32f7xx_hal_dma.h:254</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_acda0396cf55baab166f51b1ea1deed0d"><div class="ttname"><a href="structDMA__InitTypeDef.html#acda0396cf55baab166f51b1ea1deed0d">DMA_InitTypeDef::FIFOMode</a></div><div class="ttdeci">uint32_t FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00077">stm32f7xx_hal_dma.h:77</a></div></div>
<div class="ttc" id="agroup__DMA__FIFO__direct__mode_html_gaec22b199f9da9214bf908d7edbcd83e8"><div class="ttname"><a href="group__DMA__FIFO__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00277">stm32f7xx_hal_dma.h:277</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_gaaa29379faee00c5c6b63458537d5be50"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaaa29379faee00c5c6b63458537d5be50">BSP_SDRAM_WriteData</a></div><div class="ttdeci">uint8_t BSP_SDRAM_WriteData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</div><div class="ttdoc">Writes an amount of data to the SDRAM memory in polling mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00306">stm32746g_discovery_sdram.c:306</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga77be5756e80bcdf18e1aa39b35d1d640"><div class="ttname"><a href="group__GPIO__pins__define.html#ga77be5756e80bcdf18e1aa39b35d1d640">GPIO_PIN_15</a></div><div class="ttdeci">#define GPIO_PIN_15</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00100">stm32f7xx_hal_gpio.h:100</a></div></div>
<div class="ttc" id="agroup__DMA__Exported__Functions__Group1_html_ga0fbcb690074233a03f2fa366dc22ff01"><div class="ttname"><a href="group__DMA__Exported__Functions__Group1.html#ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="astructSDRAM__HandleTypeDef_html_a50701d9e8d809a658a9191b4276103b9"><div class="ttname"><a href="structSDRAM__HandleTypeDef.html#a50701d9e8d809a658a9191b4276103b9">SDRAM_HandleTypeDef::Instance</a></div><div class="ttdeci">FMC_SDRAM_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__sdram_8h_source.html#l00068">stm32f7xx_hal_sdram.h:68</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga6c35af4e75c3cb57bb650feaa7a136b5"><div class="ttname"><a href="group__GPIO__pins__define.html#ga6c35af4e75c3cb57bb650feaa7a136b5">GPIO_PIN_1</a></div><div class="ttdeci">#define GPIO_PIN_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00086">stm32f7xx_hal_gpio.h:86</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_ga61068cf2e3c483f373eae24f1b5c3443"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga61068cf2e3c483f373eae24f1b5c3443">SDRAM_MODEREG_BURST_LENGTH_1</a></div><div class="ttdeci">#define SDRAM_MODEREG_BURST_LENGTH_1</div><div class="ttdoc">FMC SDRAM Mode definition register defines.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00083">stm32746g_discovery_sdram.h:83</a></div></div>
<div class="ttc" id="agroup__RCCEx__Peripheral__Clock__Enable__Disable_html_gaf0816a01f8153700ff758c8783e84e9e"><div class="ttname"><a href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaf0816a01f8153700ff758c8783e84e9e">__HAL_RCC_GPIOG_CLK_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_GPIOG_CLK_ENABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__rcc__ex_8h_source.html#l00675">stm32f7xx_hal_rcc_ex.h:675</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_a0145b5d0e074fa8e2e185ecf2c4a15ca"><div class="ttname"><a href="structDMA__InitTypeDef.html#a0145b5d0e074fa8e2e185ecf2c4a15ca">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00053">stm32f7xx_hal_dma.h:53</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00430">stm32f7xx_ll_fmc.h:430</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00040">stm32f7xx_hal_def.h:40</a></div></div>
<div class="ttc" id="agroup__DMA__Exported__Functions__Group1_html_ga7bb8587d642da11252a97f5c41c389ef"><div class="ttname"><a href="group__DMA__Exported__Functions__Group1.html#ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)</div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_gaa78d3f363ae09d030b9931eb8a2833ec"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gaa78d3f363ae09d030b9931eb8a2833ec">SDRAM_DMAx_IRQn</a></div><div class="ttdeci">#define SDRAM_DMAx_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00074">stm32746g_discovery_sdram.h:74</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_gac5308e83f3da1cbd49cab3c500b92f0a"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gac5308e83f3da1cbd49cab3c500b92f0a">SDRAM_DMAx_CHANNEL</a></div><div class="ttdeci">#define SDRAM_DMAx_CHANNEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00072">stm32746g_discovery_sdram.h:72</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_ga95cb86dd0921bb70662c30851e3ffc63"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga95cb86dd0921bb70662c30851e3ffc63">BSP_SDRAM_DeInit</a></div><div class="ttdeci">uint8_t BSP_SDRAM_DeInit(void)</div><div class="ttdoc">DeInitializes the SDRAM device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00180">stm32746g_discovery_sdram.c:180</a></div></div>
<div class="ttc" id="astm32746g__discovery__sdram_8h_html"><div class="ttname"><a href="stm32746g__discovery__sdram_8h.html">stm32746g_discovery_sdram.h</a></div><div class="ttdoc">This file contains the common defines and functions prototypes for the stm32746g_discovery_sdram....</div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga02a2a23a32f9b02166a8c64012842414"><div class="ttname"><a href="group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a></div><div class="ttdeci">#define GPIOG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01360">stm32f746xx.h:1360</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga6eee38b797a7268f04357dfa2759efd2"><div class="ttname"><a href="group__GPIO__pins__define.html#ga6eee38b797a7268f04357dfa2759efd2">GPIO_PIN_2</a></div><div class="ttdeci">#define GPIO_PIN_2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00087">stm32f7xx_hal_gpio.h:87</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_gaf5eb6a42a4428e236bd4fd08ade71e7a"><div class="ttname"><a href="group__GPIO__pins__define.html#gaf5eb6a42a4428e236bd4fd08ade71e7a">GPIO_PIN_8</a></div><div class="ttdeci">#define GPIO_PIN_8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00093">stm32f7xx_hal_gpio.h:93</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Read__Burst_html_ga1cdc6394b8810cf1643f2745bb4799b3"><div class="ttname"><a href="group__FMC__SDRAM__Read__Burst.html#ga1cdc6394b8810cf1643f2745bb4799b3">FMC_SDRAM_RBURST_ENABLE</a></div><div class="ttdeci">#define FMC_SDRAM_RBURST_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00775">stm32f7xx_ll_fmc.h:775</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_gaaba572903e8d423697b1a1c3fc914897"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaaba572903e8d423697b1a1c3fc914897">BSP_SDRAM_Sendcmd</a></div><div class="ttdeci">uint8_t BSP_SDRAM_Sendcmd(FMC_SDRAM_CommandTypeDef *SdramCmd)</div><div class="ttdoc">Sends command to the SDRAM bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00342">stm32746g_discovery_sdram.c:342</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a99beff6ce115b68684c7872a9196e61d"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00422">stm32f7xx_ll_fmc.h:422</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_gaec232027b30eb955bbf7baf6cf615cbc"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gaec232027b30eb955bbf7baf6cf615cbc">sdramHandle</a></div><div class="ttdeci">SDRAM_HandleTypeDef sdramHandle</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00109">stm32746g_discovery_sdram.c:109</a></div></div>
<div class="ttc" id="agroup__CORTEX__Exported__Functions__Group1_html_ga8581a82025a4780efd00876a66e3e91b"><div class="ttname"><a href="group__CORTEX__Exported__Functions__Group1.html#ga8581a82025a4780efd00876a66e3e91b">HAL_NVIC_SetPriority</a></div><div class="ttdeci">void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)</div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_ab50d70f643184b7d297f7bd3569b20d7"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00442">stm32f7xx_ll_fmc.h:442</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_gad128dc8c6b3818c6d75d057c0b7eb330"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a></div><div class="ttdeci">static FMC_SDRAM_CommandTypeDef Command</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00111">stm32746g_discovery_sdram.c:111</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga7580b1a929ea9df59725ba9c18eba6ac"><div class="ttname"><a href="group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></div><div class="ttdeci">#define GPIOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01357">stm32f746xx.h:1357</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga43c3022dede7c9db7a58d3c3409dbc8d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a></div><div class="ttdeci">#define GPIOF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01359">stm32f746xx.h:1359</a></div></div>
<div class="ttc" id="astructDMA__InitTypeDef_html_adbbca090b53d32ac93cc7359b7994db2"><div class="ttname"><a href="structDMA__InitTypeDef.html#adbbca090b53d32ac93cc7359b7994db2">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00069">stm32f7xx_hal_dma.h:69</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a2c498d704e18f17cc41c6e1e50d45447"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a2c498d704e18f17cc41c6e1e50d45447">FMC_SDRAM_InitTypeDef::ColumnBitsNumber</a></div><div class="ttdeci">uint32_t ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00363">stm32f7xx_ll_fmc.h:363</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga482cb86c2f036e630661a41e8986bcfe"><div class="ttname"><a href="group__GPIO__pins__define.html#ga482cb86c2f036e630661a41e8986bcfe">GPIO_PIN_7</a></div><div class="ttdeci">#define GPIO_PIN_7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00092">stm32f7xx_hal_gpio.h:92</a></div></div>
<div class="ttc" id="agroup__SDRAM__Exported__Functions__Group3_html_gadd81ad682c251372c69e69dd1bdd758a"><div class="ttname"><a href="group__SDRAM__Exported__Functions__Group3.html#gadd81ad682c251372c69e69dd1bdd758a">HAL_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)</div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga01cc9ed93f6fd12fd3403362779aaa18"><div class="ttname"><a href="group__GPIO__pins__define.html#ga01cc9ed93f6fd12fd3403362779aaa18">GPIO_PIN_5</a></div><div class="ttdeci">#define GPIO_PIN_5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00090">stm32f7xx_hal_gpio.h:90</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_ga91a6525b91764c093fa2f96ef20b9b40"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga91a6525b91764c093fa2f96ef20b9b40">SDRAM_MODEREG_CAS_LATENCY_2</a></div><div class="ttdeci">#define SDRAM_MODEREG_CAS_LATENCY_2</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00089">stm32746g_discovery_sdram.h:89</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html_a11bcccbe5190e20eb00b2e07d9a16401"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html#a11bcccbe5190e20eb00b2e07d9a16401">FMC_SDRAM_InitTypeDef::InternalBankNumber</a></div><div class="ttdeci">uint32_t InternalBankNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00372">stm32f7xx_ll_fmc.h:372</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_gab3871e35868deecd260e586ad70d4b83"><div class="ttname"><a href="group__GPIO__pins__define.html#gab3871e35868deecd260e586ad70d4b83">GPIO_PIN_4</a></div><div class="ttdeci">#define GPIO_PIN_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00089">stm32f7xx_hal_gpio.h:89</a></div></div>
<div class="ttc" id="astruct____DMA__HandleTypeDef_html_ac4b645b1c2beb1107dbec7dae98747e1"><div class="ttname"><a href="struct____DMA__HandleTypeDef.html#ac4b645b1c2beb1107dbec7dae98747e1">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">DMA_Stream_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00139">stm32f7xx_hal_dma.h:139</a></div></div>
<div class="ttc" id="agroup__DMA__FIFO__threshold__level_html_ga5de463bb24dc12fe7bbb300e1e4493f7"><div class="ttname"><a href="group__DMA__FIFO__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_FULL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00290">stm32f7xx_hal_dma.h:290</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_gadcaf899c018a0dde572b5af783565c62"><div class="ttname"><a href="group__GPIO__pins__define.html#gadcaf899c018a0dde572b5af783565c62">GPIO_PIN_3</a></div><div class="ttdeci">#define GPIO_PIN_3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00088">stm32f7xx_hal_gpio.h:88</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_gae0987ed452b918f08db692739836370e"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gae0987ed452b918f08db692739836370e">__DMAx_CLK_ENABLE</a></div><div class="ttdeci">#define __DMAx_CLK_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00070">stm32746g_discovery_sdram.h:70</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_gaf5a58e9e8a87ca35ff51031cc6df81f9"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#gaf5a58e9e8a87ca35ff51031cc6df81f9">BSP_SDRAM_ReadData</a></div><div class="ttdeci">uint8_t BSP_SDRAM_ReadData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize)</div><div class="ttdoc">Reads an amount of data from the SDRAM memory in polling mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00268">stm32746g_discovery_sdram.c:268</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Constants_html_gaadf06f03f7416ca162e94c45d0af85bb"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Constants.html#gaadf06f03f7416ca162e94c45d0af85bb">SDRAM_MEMORY_WIDTH</a></div><div class="ttdeci">#define SDRAM_MEMORY_WIDTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00060">stm32746g_discovery_sdram.h:60</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_ga8ff2f0102d6c79d683e696efd92cd046"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga8ff2f0102d6c79d683e696efd92cd046">SDRAM_ERROR</a></div><div class="ttdeci">#define SDRAM_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00051">stm32746g_discovery_sdram.h:51</a></div></div>
<div class="ttc" id="astructSDRAM__HandleTypeDef_html"><div class="ttname"><a href="structSDRAM__HandleTypeDef.html">SDRAM_HandleTypeDef</a></div><div class="ttdoc">SDRAM handle Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__sdram_8h_source.html#l00065">stm32f7xx_hal_sdram.h:65</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Functions_html_ga17e7bff008bda70c640acdac7de80a83"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Functions.html#ga17e7bff008bda70c640acdac7de80a83">BSP_SDRAM_Init</a></div><div class="ttdeci">uint8_t BSP_SDRAM_Init(void)</div><div class="ttdoc">Initializes the SDRAM device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00131">stm32746g_discovery_sdram.c:131</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga2dca03332d620196ba943bc2346eaa08"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a></div><div class="ttdeci">#define GPIOC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l01356">stm32f746xx.h:1356</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga1071d01ea617b4dc4823a095e3670260"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga1071d01ea617b4dc4823a095e3670260">FMC_SDRAM_DEVICE</a></div><div class="ttdeci">#define FMC_SDRAM_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00185">stm32f7xx_ll_fmc.h:185</a></div></div>
<div class="ttc" id="agroup__GPIO__pins__define_html_ga79f6797ea82c1fb25cd6c0e14e44d312"><div class="ttname"><a href="group__GPIO__pins__define.html#ga79f6797ea82c1fb25cd6c0e14e44d312">GPIO_PIN_11</a></div><div class="ttdeci">#define GPIO_PIN_11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00096">stm32f7xx_hal_gpio.h:96</a></div></div>
<div class="ttc" id="agroup__DMA__Memory__data__size_html_ga8812da819f18c873249074f3920220b2"><div class="ttname"><a href="group__DMA__Memory__data__size.html#ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</a></div><div class="ttdeci">#define DMA_MDATAALIGN_WORD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__dma_8h_source.html#l00245">stm32f7xx_hal_dma.h:245</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Exported__Types_html_ga20f2516099c6369bf4b608dbed7816e2"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Exported__Types.html#ga20f2516099c6369bf4b608dbed7816e2">SDRAM_OK</a></div><div class="ttdeci">#define SDRAM_OK</div><div class="ttdoc">SDRAM status structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8h_source.html#l00050">stm32746g_discovery_sdram.h:50</a></div></div>
<div class="ttc" id="astructGPIO__InitTypeDef_html_aa807fb62b2b2cf937092abba81370b87"><div class="ttname"><a href="structGPIO__InitTypeDef.html#aa807fb62b2b2cf937092abba81370b87">GPIO_InitTypeDef::Pin</a></div><div class="ttdeci">uint32_t Pin</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__gpio_8h_source.html#l00048">stm32f7xx_hal_gpio.h:48</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Read__Pipe__Delay_html_gad9a15d936c86ced1dea32d8b11a484c5"><div class="ttname"><a href="group__FMC__SDRAM__Read__Pipe__Delay.html#gad9a15d936c86ced1dea32d8b11a484c5">FMC_SDRAM_RPIPE_DELAY_0</a></div><div class="ttdeci">#define FMC_SDRAM_RPIPE_DELAY_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00783">stm32f7xx_ll_fmc.h:783</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0d65e5fa077ec095e65d7480f3bb9880.html">BSP</a></li><li class="navelem"><a class="el" href="dir_66046b319c56445324f9ed0c3e507bd1.html">STM32746G-Discovery</a></li><li class="navelem"><a class="el" href="stm32746g__discovery__sdram_8c.html">stm32746g_discovery_sdram.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
