<?xml version="1.0" encoding="UTF-8"?>
<System>
   <enumeration id="d1e688">
      <enum description="MCU security status is unsecure" name="Value_10" value="0b10"/>
      <enum description="MCU security status is secure" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e734">
      <enum description="Freescale factory access denied" name="Value_10" value="0b10"/>
      <enum description="Freescale factory access granted" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e780">
      <enum description="Mass erase is disabled" name="Value_10" value="0b10"/>
      <enum description="Mass erase is enabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e826">
      <enum description="Backdoor key access enabled" name="Value_10" value="0b10"/>
      <enum description="Backdoor key access disabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e900">
      <enum description="Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT1=0 or 0x1 (divide by 2) when LPBOOT1=1."
            name="Value_00"
            value="0b0"/>
      <enum description="Core and system clock divider (OUTDIV1) is 0x3 (divide by 4) when LPBOOT1=0 or 0x0 (divide by 1) when LPBOOT1=1."
            name="Value_01"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e946">
      <enum description="NMI interrupts are always blocked" name="Value_00" value="0b0"/>
      <enum description="NMI_b pin/interrupts reset default to enabled" name="Value_01"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e992">
      <enum description="RESET pin is disabled following a POR and cannot be enabled as reset function"
            name="Value_00"
            value="0b0"/>
      <enum description="RESET_b pin is dedicated" name="Value_01" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1038">
      <enum description="Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT0=0 or 0x3 (divide by 4) when LPBOOT0=1."
            name="Value_00"
            value="0b0"/>
      <enum description="Core and system clock divider (OUTDIV1) is 0x1 (divide by 2) when LPBOOT0=0 or 0x0 (divide by 1) when LPBOOT0=1."
            name="Value_01"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1084">
      <enum description="Slower initialization" name="Value_00" value="0b0"/>
      <enum description="Fast Initialization" name="Value_01" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1335">
      <enum description="DMA transfer is not yet complete. Writing a 0 has no effect."
            name="Value_0"
            value="0b0"/>
      <enum description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1381">
      <enum description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."
            name="Value_0"
            value="0b0"/>
      <enum description="BSY is set the first time the channel is enabled after a transfer is initiated."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1427">
      <enum description="No request is pending or the channel is currently active. Cleared when the channel is selected."
            name="Value_0"
            value="0b0"/>
      <enum description="The DMA channel has a transfer remaining and the channel is not selected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1473">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the write portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1520">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the read portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1566">
      <enum description="No configuration error exists." name="Value_0" value="0b0"/>
      <enum description="A configuration error has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1665">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e1735">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e1805">
      <enum description="No channel-to-channel linking" name="Value_00" value="0b00"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"
            name="Value_01"
            value="0b01"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer"
            name="Value_10"
            value="0b10"/>
      <enum description="Perform a link to channel LCH1 after the BCR decrements to zero"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e1875">
      <enum description="ERQ bit is not affected." name="Value_0" value="0b0"/>
      <enum description="ERQ bit is cleared when the BCR is exhausted." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1921">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e2138">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e2354">
      <enum description="DMA inactive" name="Value_0" value="0b0"/>
      <enum description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2400">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e2470">
      <enum description="No change to the DAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2516">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e2586">
      <enum description="No change to SAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The SAR increments by 1, 2, 4 as determined by the transfer size."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2633">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e2679">
      <enum description="Auto-align disabled" name="Value_0" value="0b0"/>
      <enum description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2725">
      <enum description="DMA continuously makes read/write transfers until the BCR decrements to 0."
            name="Value_0"
            value="0b0"/>
      <enum description="Forces a single read/write transfer per request." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2771">
      <enum description="Peripheral request is ignored." name="Value_0" value="0b0"/>
      <enum description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2817">
      <enum description="No interrupt is generated." name="Value_0" value="0b0"/>
      <enum description="Interrupt signal is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e3002">
      <enum description="DMA transfer is not yet complete. Writing a 0 has no effect."
            name="Value_0"
            value="0b0"/>
      <enum description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3048">
      <enum description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."
            name="Value_0"
            value="0b0"/>
      <enum description="BSY is set the first time the channel is enabled after a transfer is initiated."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3094">
      <enum description="No request is pending or the channel is currently active. Cleared when the channel is selected."
            name="Value_0"
            value="0b0"/>
      <enum description="The DMA channel has a transfer remaining and the channel is not selected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3140">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the write portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3187">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the read portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3233">
      <enum description="No configuration error exists." name="Value_0" value="0b0"/>
      <enum description="A configuration error has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e3332">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e3402">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e3472">
      <enum description="No channel-to-channel linking" name="Value_00" value="0b00"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"
            name="Value_01"
            value="0b01"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer"
            name="Value_10"
            value="0b10"/>
      <enum description="Perform a link to channel LCH1 after the BCR decrements to zero"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e3542">
      <enum description="ERQ bit is not affected." name="Value_0" value="0b0"/>
      <enum description="ERQ bit is cleared when the BCR is exhausted." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3588">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e3805">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e4021">
      <enum description="DMA inactive" name="Value_0" value="0b0"/>
      <enum description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4067">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e4137">
      <enum description="No change to the DAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4183">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e4253">
      <enum description="No change to SAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The SAR increments by 1, 2, 4 as determined by the transfer size."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4300">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4346">
      <enum description="Auto-align disabled" name="Value_0" value="0b0"/>
      <enum description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4392">
      <enum description="DMA continuously makes read/write transfers until the BCR decrements to 0."
            name="Value_0"
            value="0b0"/>
      <enum description="Forces a single read/write transfer per request." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4438">
      <enum description="Peripheral request is ignored." name="Value_0" value="0b0"/>
      <enum description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4484">
      <enum description="No interrupt is generated." name="Value_0" value="0b0"/>
      <enum description="Interrupt signal is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4669">
      <enum description="DMA transfer is not yet complete. Writing a 0 has no effect."
            name="Value_0"
            value="0b0"/>
      <enum description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4715">
      <enum description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."
            name="Value_0"
            value="0b0"/>
      <enum description="BSY is set the first time the channel is enabled after a transfer is initiated."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4761">
      <enum description="No request is pending or the channel is currently active. Cleared when the channel is selected."
            name="Value_0"
            value="0b0"/>
      <enum description="The DMA channel has a transfer remaining and the channel is not selected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4807">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the write portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4854">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the read portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4900">
      <enum description="No configuration error exists." name="Value_0" value="0b0"/>
      <enum description="A configuration error has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4999">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e5069">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e5139">
      <enum description="No channel-to-channel linking" name="Value_00" value="0b00"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"
            name="Value_01"
            value="0b01"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer"
            name="Value_10"
            value="0b10"/>
      <enum description="Perform a link to channel LCH1 after the BCR decrements to zero"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e5209">
      <enum description="ERQ bit is not affected." name="Value_0" value="0b0"/>
      <enum description="ERQ bit is cleared when the BCR is exhausted." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5255">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e5472">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e5688">
      <enum description="DMA inactive" name="Value_0" value="0b0"/>
      <enum description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5734">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e5804">
      <enum description="No change to the DAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5850">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e5920">
      <enum description="No change to SAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The SAR increments by 1, 2, 4 as determined by the transfer size."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5967">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6013">
      <enum description="Auto-align disabled" name="Value_0" value="0b0"/>
      <enum description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6059">
      <enum description="DMA continuously makes read/write transfers until the BCR decrements to 0."
            name="Value_0"
            value="0b0"/>
      <enum description="Forces a single read/write transfer per request." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6105">
      <enum description="Peripheral request is ignored." name="Value_0" value="0b0"/>
      <enum description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6151">
      <enum description="No interrupt is generated." name="Value_0" value="0b0"/>
      <enum description="Interrupt signal is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6336">
      <enum description="DMA transfer is not yet complete. Writing a 0 has no effect."
            name="Value_0"
            value="0b0"/>
      <enum description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6382">
      <enum description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."
            name="Value_0"
            value="0b0"/>
      <enum description="BSY is set the first time the channel is enabled after a transfer is initiated."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6428">
      <enum description="No request is pending or the channel is currently active. Cleared when the channel is selected."
            name="Value_0"
            value="0b0"/>
      <enum description="The DMA channel has a transfer remaining and the channel is not selected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6474">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the write portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6521">
      <enum description="No bus error occurred." name="Value_0" value="0b0"/>
      <enum description="The DMA channel terminated with a bus error during the read portion of a transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6567">
      <enum description="No configuration error exists." name="Value_0" value="0b0"/>
      <enum description="A configuration error has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6666">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e6736">
      <enum description="DMA Channel 0" name="Value_00" value="0b00"/>
      <enum description="DMA Channel 1" name="Value_01" value="0b01"/>
      <enum description="DMA Channel 2" name="Value_10" value="0b10"/>
      <enum description="DMA Channel 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e6806">
      <enum description="No channel-to-channel linking" name="Value_00" value="0b00"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"
            name="Value_01"
            value="0b01"/>
      <enum description="Perform a link to channel LCH1 after each cycle-steal transfer"
            name="Value_10"
            value="0b10"/>
      <enum description="Perform a link to channel LCH1 after the BCR decrements to zero"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e6876">
      <enum description="ERQ bit is not affected." name="Value_0" value="0b0"/>
      <enum description="ERQ bit is cleared when the BCR is exhausted." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6922">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e7139">
      <enum description="Buffer disabled" name="Value_0000" value="0b0000"/>
      <enum description="Circular buffer size is 16 bytes" name="Value_0001" value="0b0001"/>
      <enum description="Circular buffer size is 32 bytes" name="Value_0010" value="0b0010"/>
      <enum description="Circular buffer size is 64 bytes" name="Value_0011" value="0b0011"/>
      <enum description="Circular buffer size is 128 bytes" name="Value_0100"
            value="0b0100"/>
      <enum description="Circular buffer size is 256 bytes" name="Value_0101"
            value="0b0101"/>
      <enum description="Circular buffer size is 512 bytes" name="Value_0110"
            value="0b0110"/>
      <enum description="Circular buffer size is 1 KB" name="Value_0111" value="0b0111"/>
      <enum description="Circular buffer size is 2 KB" name="Value_1000" value="0b1000"/>
      <enum description="Circular buffer size is 4 KB" name="Value_1001" value="0b1001"/>
      <enum description="Circular buffer size is 8 KB" name="Value_1010" value="0b1010"/>
      <enum description="Circular buffer size is 16 KB" name="Value_1011" value="0b1011"/>
      <enum description="Circular buffer size is 32 KB" name="Value_1100" value="0b1100"/>
      <enum description="Circular buffer size is 64 KB" name="Value_1101" value="0b1101"/>
      <enum description="Circular buffer size is 128 KB" name="Value_1110" value="0b1110"/>
      <enum description="Circular buffer size is 256 KB" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e7355">
      <enum description="DMA inactive" name="Value_0" value="0b0"/>
      <enum description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7401">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e7471">
      <enum description="No change to the DAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7517">
      <enum description="32-bit" name="Value_00" value="0b00"/>
      <enum description="8-bit" name="Value_01" value="0b01"/>
      <enum description="16-bit" name="Value_10" value="0b10"/>
      <enum description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e7587">
      <enum description="No change to SAR after a successful transfer." name="Value_0"
            value="0b0"/>
      <enum description="The SAR increments by 1, 2, 4 as determined by the transfer size."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7634">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7680">
      <enum description="Auto-align disabled" name="Value_0" value="0b0"/>
      <enum description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7726">
      <enum description="DMA continuously makes read/write transfers until the BCR decrements to 0."
            name="Value_0"
            value="0b0"/>
      <enum description="Forces a single read/write transfer per request." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7772">
      <enum description="Peripheral request is ignored." name="Value_0" value="0b0"/>
      <enum description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7818">
      <enum description="No interrupt is generated." name="Value_0" value="0b0"/>
      <enum description="Interrupt signal is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7950">
      <enum description="No protection violation detected" name="Value_0" value="0b0"/>
      <enum description="Protection violation detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7996">
      <enum description="No access error detected" name="Value_0" value="0b0"/>
      <enum description="Access error detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8042">
      <enum description="No collision error detected" name="Value_0" value="0b0"/>
      <enum description="Collision error detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8088">
      <enum description="Flash command in progress" name="Value_0" value="0b0"/>
      <enum description="Flash command has completed" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8162">
      <enum description="No suspend requested" name="Value_0" value="0b0"/>
      <enum description="Suspend the current Erase Flash Sector command execution."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8208">
      <enum description="No request or request complete" name="Value_0" value="0b0"/>
      <enum description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8254">
      <enum description="Read collision error interrupt disabled" name="Value_0"
            value="0b0"/>
      <enum description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8300">
      <enum description="Command complete interrupt disabled" name="Value_0" value="0b0"/>
      <enum description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8374">
      <enum description="MCU security status is secure" name="Value_00" value="0b00"/>
      <enum description="MCU security status is secure" name="Value_01" value="0b01"/>
      <enum description="MCU security status is unsecure (The standard shipping condition of the flash memory module is unsecure.)"
            name="Value_10"
            value="0b10"/>
      <enum description="MCU security status is secure" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e8444">
      <enum description="Freescale factory access granted" name="Value_00" value="0b00"/>
      <enum description="Freescale factory access denied" name="Value_01" value="0b01"/>
      <enum description="Freescale factory access denied" name="Value_10" value="0b10"/>
      <enum description="Freescale factory access granted" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e8514">
      <enum description="Mass erase is enabled" name="Value_00" value="0b00"/>
      <enum description="Mass erase is enabled" name="Value_01" value="0b01"/>
      <enum description="Mass erase is disabled" name="Value_10" value="0b10"/>
      <enum description="Mass erase is enabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e8584">
      <enum description="Backdoor key access disabled" name="Value_00" value="0b00"/>
      <enum description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)"
            name="Value_01"
            value="0b01"/>
      <enum description="Backdoor key access enabled" name="Value_10" value="0b10"/>
      <enum description="Backdoor key access disabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e8793">
      <enum description="Program flash region is protected." name="Value_0" value="0b0"/>
      <enum description="Program flash region is not protected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8907">
      <enum description="Disable_Signal" name="Value_0" value="0b0"/>
      <enum description="UART0_Rx_Signal" name="Value_2" value="0b10"/>
      <enum description="UART0_Tx_Signal" name="Value_3" value="0b11"/>
      <enum description="UART1_Rx_Signal" name="Value_4" value="0b100"/>
      <enum description="UART1_Tx_Signal" name="Value_5" value="0b101"/>
      <enum description="UART2_Rx_Signal" name="Value_6" value="0b110"/>
      <enum description="UART2_Tx_Signal" name="Value_7" value="0b111"/>
      <enum description="SPI0_Rx_Signal" name="Value_16" value="0b10000"/>
      <enum description="SPI0_Tx_Signal" name="Value_17" value="0b10001"/>
      <enum description="SPI1_Rx_Signal" name="Value_18" value="0b10010"/>
      <enum description="SPI1_Tx_Signal" name="Value_19" value="0b10011"/>
      <enum description="I2C0_Signal" name="Value_22" value="0b10110"/>
      <enum description="I2C1_Signal" name="Value_23" value="0b10111"/>
      <enum description="TPM0_Channel0_Signal" name="Value_24" value="0b11000"/>
      <enum description="TPM0_Channel1_Signal" name="Value_25" value="0b11001"/>
      <enum description="TPM0_Channel2_Signal" name="Value_26" value="0b11010"/>
      <enum description="TPM0_Channel3_Signal" name="Value_27" value="0b11011"/>
      <enum description="TPM0_Channel4_Signal" name="Value_28" value="0b11100"/>
      <enum description="TPM0_Channel5_Signal" name="Value_29" value="0b11101"/>
      <enum description="TPM1_Channel0_Signal" name="Value_32" value="0b100000"/>
      <enum description="TPM1_Channel1_Signal" name="Value_33" value="0b100001"/>
      <enum description="TPM2_Channel0_Signal" name="Value_34" value="0b100010"/>
      <enum description="TPM2_Channel1_Signal" name="Value_35" value="0b100011"/>
      <enum description="ADC0_Signal" name="Value_40" value="0b101000"/>
      <enum description="CMP0_Signal" name="Value_42" value="0b101010"/>
      <enum description="DAC0_Signal" name="Value_45" value="0b101101"/>
      <enum description="PortA_Signal" name="Value_49" value="0b110001"/>
      <enum description="PortD_Signal" name="Value_52" value="0b110100"/>
      <enum description="TPM0_Overflow_Signal" name="Value_54" value="0b110110"/>
      <enum description="TPM1_Overflow_Signal" name="Value_55" value="0b110111"/>
      <enum description="TPM2_Overflow_Signal" name="Value_56" value="0b111000"/>
      <enum description="TSI0_Signal" name="Value_57" value="0b111001"/>
      <enum description="AlwaysOn60_Signal" name="Value_60" value="0b111100"/>
      <enum description="AlwaysOn61_Signal" name="Value_61" value="0b111101"/>
      <enum description="AlwaysOn62_Signal" name="Value_62" value="0b111110"/>
      <enum description="AlwaysOn63_Signal" name="Value_63" value="0b111111"/>
   </enumeration>
   <enumeration id="d1e9367">
      <enum description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"
            name="Value_0"
            value="0b0"/>
      <enum description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9413">
      <enum description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."
            name="Value_0"
            value="0b0"/>
      <enum description="DMA channel is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9527">
      <enum description="Timers continue to run in Debug mode." name="Value_0" value="0b0"/>
      <enum description="Timers are stopped in Debug mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9573">
      <enum description="Clock for standard PIT timers is enabled." name="Value_0"
            value="0b0"/>
      <enum description="Clock for standard PIT timers is disabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9859">
      <enum description="Timer n is disabled." name="Value_0" value="0b0"/>
      <enum description="Timer n is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9905">
      <enum description="Interrupt requests from Timer n are disabled." name="Value_0"
            value="0b0"/>
      <enum description="Interrupt will be requested whenever TIF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9951">
      <enum description="Timer is not chained." name="Value_0" value="0b0"/>
      <enum description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10034">
      <enum description="Timeout has not yet occurred." name="Value_0" value="0b0"/>
      <enum description="Timeout has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10152">
      <enum description="Divide by 1" name="Value_000" value="0b000"/>
      <enum description="Divide by 2" name="Value_001" value="0b001"/>
      <enum description="Divide by 4" name="Value_010" value="0b010"/>
      <enum description="Divide by 8" name="Value_011" value="0b011"/>
      <enum description="Divide by 16" name="Value_100" value="0b100"/>
      <enum description="Divide by 32" name="Value_101" value="0b101"/>
      <enum description="Divide by 64" name="Value_110" value="0b110"/>
      <enum description="Divide by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e10271">
      <enum description="LPTPM counter is disabled" name="Value_00" value="0b00"/>
      <enum description="LPTPM counter increments on every LPTPM counter clock"
            name="Value_01"
            value="0b01"/>
      <enum description="LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter clock"
            name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e10329">
      <enum description="LPTPM counter operates in up counting mode." name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter operates in up-down counting mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10375">
      <enum description="Disable TOF interrupts. Use software polling or DMA request."
            name="Value_0"
            value="0b0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10421">
      <enum description="LPTPM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="LPTPM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10468">
      <enum description="Disables DMA transfers." name="Value_0" value="0b0"/>
      <enum description="Enables DMA transfers." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10643">
      <enum description="Disable DMA transfers." name="Value_0" value="0b0"/>
      <enum description="Enable DMA transfers." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10762">
      <enum description="Disable channel interrupts." name="Value_0" value="0b0"/>
      <enum description="Enable channel interrupts." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10808">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10938">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10984">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11030">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11076">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11122">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11169">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11215">
      <enum description="LPTPM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="LPTPM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11289">
      <enum description="Internal LPTPM counter continues in Doze mode." name="Value_0"
            value="0b0"/>
      <enum description="Internal LPTPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11335">
      <enum description="LPTPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored."
            name="Value_00"
            value="0b00"/>
      <enum description="LPTPM counter continues in debug mode." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e11381">
      <enum description="All channels use the internally generated LPTPM counter as their timebase"
            name="Value_0"
            value="0b0"/>
      <enum description="All channels use an externally generated global timebase as their timebase"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11427">
      <enum description="LPTPM counter starts to increment immediately, once it is enabled."
            name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11473">
      <enum description="LPTPM counter continues incrementing or decrementing after overflow"
            name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter stops incrementing or decrementing after overflow."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11520">
      <enum description="Counter is not reloaded due to a rising edge on the selected input trigger"
            name="Value_0"
            value="0b0"/>
      <enum description="Counter is reloaded when a rising edge is detected on the selected input trigger"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11655">
      <enum description="Divide by 1" name="Value_000" value="0b000"/>
      <enum description="Divide by 2" name="Value_001" value="0b001"/>
      <enum description="Divide by 4" name="Value_010" value="0b010"/>
      <enum description="Divide by 8" name="Value_011" value="0b011"/>
      <enum description="Divide by 16" name="Value_100" value="0b100"/>
      <enum description="Divide by 32" name="Value_101" value="0b101"/>
      <enum description="Divide by 64" name="Value_110" value="0b110"/>
      <enum description="Divide by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e11774">
      <enum description="LPTPM counter is disabled" name="Value_00" value="0b00"/>
      <enum description="LPTPM counter increments on every LPTPM counter clock"
            name="Value_01"
            value="0b01"/>
      <enum description="LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter clock"
            name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e11832">
      <enum description="LPTPM counter operates in up counting mode." name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter operates in up-down counting mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11878">
      <enum description="Disable TOF interrupts. Use software polling or DMA request."
            name="Value_0"
            value="0b0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11924">
      <enum description="LPTPM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="LPTPM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11971">
      <enum description="Disables DMA transfers." name="Value_0" value="0b0"/>
      <enum description="Enables DMA transfers." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12146">
      <enum description="Disable DMA transfers." name="Value_0" value="0b0"/>
      <enum description="Enable DMA transfers." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12265">
      <enum description="Disable channel interrupts." name="Value_0" value="0b0"/>
      <enum description="Enable channel interrupts." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12311">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12441">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12487">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12533">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12579">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12625">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12672">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12718">
      <enum description="LPTPM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="LPTPM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12792">
      <enum description="Internal LPTPM counter continues in Doze mode." name="Value_0"
            value="0b0"/>
      <enum description="Internal LPTPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12838">
      <enum description="LPTPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored."
            name="Value_00"
            value="0b00"/>
      <enum description="LPTPM counter continues in debug mode." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e12884">
      <enum description="All channels use the internally generated LPTPM counter as their timebase"
            name="Value_0"
            value="0b0"/>
      <enum description="All channels use an externally generated global timebase as their timebase"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12930">
      <enum description="LPTPM counter starts to increment immediately, once it is enabled."
            name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12976">
      <enum description="LPTPM counter continues incrementing or decrementing after overflow"
            name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter stops incrementing or decrementing after overflow."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13023">
      <enum description="Counter is not reloaded due to a rising edge on the selected input trigger"
            name="Value_0"
            value="0b0"/>
      <enum description="Counter is reloaded when a rising edge is detected on the selected input trigger"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13158">
      <enum description="Divide by 1" name="Value_000" value="0b000"/>
      <enum description="Divide by 2" name="Value_001" value="0b001"/>
      <enum description="Divide by 4" name="Value_010" value="0b010"/>
      <enum description="Divide by 8" name="Value_011" value="0b011"/>
      <enum description="Divide by 16" name="Value_100" value="0b100"/>
      <enum description="Divide by 32" name="Value_101" value="0b101"/>
      <enum description="Divide by 64" name="Value_110" value="0b110"/>
      <enum description="Divide by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e13277">
      <enum description="LPTPM counter is disabled" name="Value_00" value="0b00"/>
      <enum description="LPTPM counter increments on every LPTPM counter clock"
            name="Value_01"
            value="0b01"/>
      <enum description="LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter clock"
            name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e13335">
      <enum description="LPTPM counter operates in up counting mode." name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter operates in up-down counting mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13381">
      <enum description="Disable TOF interrupts. Use software polling or DMA request."
            name="Value_0"
            value="0b0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13427">
      <enum description="LPTPM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="LPTPM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13474">
      <enum description="Disables DMA transfers." name="Value_0" value="0b0"/>
      <enum description="Enables DMA transfers." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13649">
      <enum description="Disable DMA transfers." name="Value_0" value="0b0"/>
      <enum description="Enable DMA transfers." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13768">
      <enum description="Disable channel interrupts." name="Value_0" value="0b0"/>
      <enum description="Enable channel interrupts." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13814">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13944">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13990">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14036">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14082">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14128">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14175">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14221">
      <enum description="LPTPM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="LPTPM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14295">
      <enum description="Internal LPTPM counter continues in Doze mode." name="Value_0"
            value="0b0"/>
      <enum description="Internal LPTPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14341">
      <enum description="LPTPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored."
            name="Value_00"
            value="0b00"/>
      <enum description="LPTPM counter continues in debug mode." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e14387">
      <enum description="All channels use the internally generated LPTPM counter as their timebase"
            name="Value_0"
            value="0b0"/>
      <enum description="All channels use an externally generated global timebase as their timebase"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14433">
      <enum description="LPTPM counter starts to increment immediately, once it is enabled."
            name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14479">
      <enum description="LPTPM counter continues incrementing or decrementing after overflow"
            name="Value_0"
            value="0b0"/>
      <enum description="LPTPM counter stops incrementing or decrementing after overflow."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14526">
      <enum description="Counter is not reloaded due to a rising edge on the selected input trigger"
            name="Value_0"
            value="0b0"/>
      <enum description="Counter is reloaded when a rising edge is detected on the selected input trigger"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14667">
      <enum description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."
            name="Value_00000"
            value="0b00000"/>
      <enum description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."
            name="Value_00001"
            value="0b00001"/>
      <enum description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."
            name="Value_00010"
            value="0b00010"/>
      <enum description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."
            name="Value_00011"
            value="0b00011"/>
      <enum description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."
            name="Value_00100"
            value="0b00100"/>
      <enum description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."
            name="Value_00101"
            value="0b00101"/>
      <enum description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."
            name="Value_00110"
            value="0b00110"/>
      <enum description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."
            name="Value_00111"
            value="0b00111"/>
      <enum description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."
            name="Value_01000"
            value="0b01000"/>
      <enum description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."
            name="Value_01001"
            value="0b01001"/>
      <enum description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."
            name="Value_01010"
            value="0b01010"/>
      <enum description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."
            name="Value_01011"
            value="0b01011"/>
      <enum description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."
            name="Value_01100"
            value="0b01100"/>
      <enum description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."
            name="Value_01101"
            value="0b01101"/>
      <enum description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."
            name="Value_01110"
            value="0b01110"/>
      <enum description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."
            name="Value_01111"
            value="0b01111"/>
      <enum description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."
            name="Value_10000"
            value="0b10000"/>
      <enum description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."
            name="Value_10001"
            value="0b10001"/>
      <enum description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."
            name="Value_10010"
            value="0b10010"/>
      <enum description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."
            name="Value_10011"
            value="0b10011"/>
      <enum description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."
            name="Value_10100"
            value="0b10100"/>
      <enum description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."
            name="Value_10101"
            value="0b10101"/>
      <enum description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."
            name="Value_10110"
            value="0b10110"/>
      <enum description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."
            name="Value_10111"
            value="0b10111"/>
      <enum description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input."
            name="Value_11010"
            value="0b11010"/>
      <enum description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."
            name="Value_11011"
            value="0b11011"/>
      <enum description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]."
            name="Value_11101"
            value="0b11101"/>
      <enum description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]."
            name="Value_11110"
            value="0b11110"/>
      <enum description="Module is disabled." name="Value_11111" value="0b11111"/>
   </enumeration>
   <enumeration id="d1e15041">
      <enum description="Single-ended conversions and input channels are selected."
            name="Value_0"
            value="0b0"/>
      <enum description="Differential conversions and input channels are selected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15087">
      <enum description="Conversion complete interrupt is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Conversion complete interrupt is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15133">
      <enum description="Conversion is not completed." name="Value_0" value="0b0"/>
      <enum description="Conversion is completed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15207">
      <enum description="Bus clock" name="Value_00" value="0b00"/>
      <enum description="(Bus clock)/2" name="Value_01" value="0b01"/>
      <enum description="Alternate clock (ALTCLK)" name="Value_10" value="0b10"/>
      <enum description="Asynchronous clock (ADACK)" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e15277">
      <enum description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."
            name="Value_00"
            value="0b00"/>
      <enum description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output."
            name="Value_01"
            value="0b01"/>
      <enum description="When DIFF=0:It is single-ended 10-bit conversion ; when DIFF=1, it is differential 11-bit conversion with 2's complement output."
            name="Value_10"
            value="0b10"/>
      <enum description="When DIFF=0:It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e15347">
      <enum description="Short sample time." name="Value_0" value="0b0"/>
      <enum description="Long sample time." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15393">
      <enum description="The divide ratio is 1 and the clock rate is input clock."
            name="Value_00"
            value="0b00"/>
      <enum description="The divide ratio is 2 and the clock rate is (input clock)/2."
            name="Value_01"
            value="0b01"/>
      <enum description="The divide ratio is 4 and the clock rate is (input clock)/4."
            name="Value_10"
            value="0b10"/>
      <enum description="The divide ratio is 8 and the clock rate is (input clock)/8."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e15463">
      <enum description="Normal power configuration." name="Value_0" value="0b0"/>
      <enum description="Low-power configuration. The power is reduced at the expense of maximum clock speed."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15537">
      <enum description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total."
            name="Value_00"
            value="0b00"/>
      <enum description="12 extra ADCK cycles; 16 ADCK cycles total sample time."
            name="Value_01"
            value="0b01"/>
      <enum description="6 extra ADCK cycles; 10 ADCK cycles total sample time."
            name="Value_10"
            value="0b10"/>
      <enum description="2 extra ADCK cycles; 6 ADCK cycles total sample time."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e15607">
      <enum description="Normal conversion sequence selected." name="Value_0" value="0b0"/>
      <enum description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15653">
      <enum description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active."
            name="Value_0"
            value="0b0"/>
      <enum description="Asynchronous clock and clock output is enabled regardless of the state of the ADC."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15699">
      <enum description="ADxxa channels are selected." name="Value_0" value="0b0"/>
      <enum description="ADxxb channels are selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15884">
      <enum description="Default voltage reference pin pair, that is, external pins VREFH and VREFL"
            name="Value_00"
            value="0b00"/>
      <enum description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU"
            name="Value_01"
            value="0b01"/>
   </enumeration>
   <enumeration id="d1e15930">
      <enum description="DMA is disabled." name="Value_0" value="0b0"/>
      <enum description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15976">
      <enum description="Range function disabled. Only CV1 is compared." name="Value_0"
            value="0b0"/>
      <enum description="Range function enabled. Both CV1 and CV2 are compared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16022">
      <enum description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2."
            name="Value_0"
            value="0b0"/>
      <enum description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16068">
      <enum description="Compare function disabled." name="Value_0" value="0b0"/>
      <enum description="Compare function enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16115">
      <enum description="Software trigger selected." name="Value_0" value="0b0"/>
      <enum description="Hardware trigger selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16161">
      <enum description="Conversion not in progress." name="Value_0" value="0b0"/>
      <enum description="Conversion in progress." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16235">
      <enum description="4 samples averaged." name="Value_00" value="0b00"/>
      <enum description="8 samples averaged." name="Value_01" value="0b01"/>
      <enum description="16 samples averaged." name="Value_10" value="0b10"/>
      <enum description="32 samples averaged." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e16305">
      <enum description="Hardware average function disabled." name="Value_0" value="0b0"/>
      <enum description="Hardware average function enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16351">
      <enum description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."
            name="Value_0"
            value="0b0"/>
      <enum description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16397">
      <enum description="Calibration completed normally." name="Value_0" value="0b0"/>
      <enum description="Calibration failed. ADC accuracy specifications are not guaranteed."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17461">
      <enum description="Time Prescaler Register overflows every 32896 clock cycles."
            name="Value_10000000"
            value="0b10000000"/>
      <enum description="Time Prescaler Register overflows every 32769 clock cycles."
            name="Value_11111111"
            value="0b11111111"/>
      <enum description="Time Prescaler Register overflows every 32768 clock cycles."
            name="Value_0"
            value="0b0"/>
      <enum description="Time Prescaler Register overflows every 32767 clock cycles."
            name="Value_1"
            value="0b1"/>
      <enum description="Time Prescaler Register overflows every 32641 clock cycles."
            name="Value_1111111"
            value="0b1111111"/>
   </enumeration>
   <enumeration id="d1e17625">
      <enum description="No effect." name="Value_0" value="0b0"/>
      <enum description="Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software explicitly clearing it."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17671">
      <enum description="Wakeup pin is disabled." name="Value_0" value="0b0"/>
      <enum description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17717">
      <enum description="Non-supervisor mode write accesses are not supported and generate a bus error."
            name="Value_0"
            value="0b0"/>
      <enum description="Non-supervisor mode write accesses are supported." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17763">
      <enum description="Registers cannot be written when locked." name="Value_0"
            value="0b0"/>
      <enum description="Registers can be written when locked under limited conditions."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17809">
      <enum description="32.768 kHz oscillator is disabled." name="Value_0" value="0b0"/>
      <enum description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17856">
      <enum description="The 32 kHz clock is output to other peripherals." name="Value_0"
            value="0b0"/>
      <enum description="The 32 kHz clock is not output to other peripherals."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17902">
      <enum description="Disable the load." name="Value_0" value="0b0"/>
      <enum description="Enable the additional load." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17948">
      <enum description="Disable the load." name="Value_0" value="0b0"/>
      <enum description="Enable the additional load." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17994">
      <enum description="Disable the load." name="Value_0" value="0b0"/>
      <enum description="Enable the additional load." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e18040">
      <enum description="Disable the load." name="Value_0" value="0b0"/>
      <enum description="Enable the additional load." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e18115">
      <enum description="Time is valid." name="Value_0" value="0b0"/>
      <enum description="Time is invalid and time counter is read as zero." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18161">
      <enum description="Time overflow has not occurred." name="Value_0" value="0b0"/>
      <enum description="Time overflow has occurred and time counter is read as zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18207">
      <enum description="Time alarm has not occurred." name="Value_0" value="0b0"/>
      <enum description="Time alarm has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e18253">
      <enum description="Time counter is disabled." name="Value_0" value="0b0"/>
      <enum description="Time counter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e18327">
      <enum description="Time Compensation Register is locked and writes are ignored."
            name="Value_0"
            value="0b0"/>
      <enum description="Time Compensation Register is not locked and writes complete as normal."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18373">
      <enum description="Control Register is locked and writes are ignored." name="Value_0"
            value="0b0"/>
      <enum description="Control Register is not locked and writes complete as normal."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18419">
      <enum description="Status Register is locked and writes are ignored." name="Value_0"
            value="0b0"/>
      <enum description="Status Register is not locked and writes complete as normal."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18465">
      <enum description="Lock Register is locked and writes are ignored." name="Value_0"
            value="0b0"/>
      <enum description="Lock Register is not locked and writes complete as normal."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18539">
      <enum description="Time invalid flag does not generate an interrupt." name="Value_0"
            value="0b0"/>
      <enum description="Time invalid flag does generate an interrupt." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18585">
      <enum description="Time overflow flag does not generate an interrupt." name="Value_0"
            value="0b0"/>
      <enum description="Time overflow flag does generate an interrupt." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18631">
      <enum description="Time alarm flag does not generate an interrupt." name="Value_0"
            value="0b0"/>
      <enum description="Time alarm flag does generate an interrupt." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18677">
      <enum description="Seconds interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="Seconds interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e18723">
      <enum description="No effect." name="Value_0" value="0b0"/>
      <enum description="If the wakeup pin is enabled, then the wakeup pin will assert."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18947">
      <enum description="The DAC buffer read pointer is not equal to C2[DACBFUP]."
            name="Value_0"
            value="0b0"/>
      <enum description="The DAC buffer read pointer is equal to C2[DACBFUP]."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18993">
      <enum description="The DAC buffer read pointer is not zero." name="Value_0"
            value="0b0"/>
      <enum description="The DAC buffer read pointer is zero." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19067">
      <enum description="The DAC buffer read pointer bottom flag interrupt is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The DAC buffer read pointer bottom flag interrupt is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19113">
      <enum description="The DAC buffer read pointer top flag interrupt is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The DAC buffer read pointer top flag interrupt is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19159">
      <enum description="High-Power mode" name="Value_0" value="0b0"/>
      <enum description="Low-Power mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19205">
      <enum description="The DAC soft trigger is not valid." name="Value_0" value="0b0"/>
      <enum description="The DAC soft trigger is valid." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19251">
      <enum description="The DAC hardware trigger is selected." name="Value_0" value="0b0"/>
      <enum description="The DAC software trigger is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19298">
      <enum description="The DAC selects DACREF_1 as the reference voltage." name="Value_0"
            value="0b0"/>
      <enum description="The DAC selects DACREF_2 as the reference voltage." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19344">
      <enum description="The DAC system is disabled." name="Value_0" value="0b0"/>
      <enum description="The DAC system is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19418">
      <enum description="Buffer read pointer is disabled. The converted data is always the first word of the buffer."
            name="Value_0"
            value="0b0"/>
      <enum description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19464">
      <enum description="Normal mode" name="Value_0" value="0b0"/>
      <enum description="One-Time Scan mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19510">
      <enum description="DMA is disabled." name="Value_0" value="0b0"/>
      <enum description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19690">
      <enum description="LPTMR is disabled and internal logic is reset." name="Value_0"
            value="0b0"/>
      <enum description="LPTMR is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19736">
      <enum description="Time Counter mode." name="Value_0" value="0b0"/>
      <enum description="Pulse Counter mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19782">
      <enum description="CNR is reset whenever TCF is set." name="Value_0" value="0b0"/>
      <enum description="CNR is reset on overflow." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19828">
      <enum description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge."
            name="Value_0"
            value="0b0"/>
      <enum description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19874">
      <enum description="Pulse counter input 0 is selected." name="Value_00" value="0b00"/>
      <enum description="Pulse counter input 1 is selected." name="Value_01" value="0b01"/>
      <enum description="Pulse counter input 2 is selected." name="Value_10" value="0b10"/>
      <enum description="Pulse counter input 3 is selected." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e19945">
      <enum description="Timer interrupt disabled." name="Value_0" value="0b0"/>
      <enum description="Timer interrupt enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19991">
      <enum description="The value of CNR is not equal to CMR and increments."
            name="Value_0"
            value="0b0"/>
      <enum description="The value of CNR is equal to CMR and increments." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20065">
      <enum description="Prescaler/glitch filter clock 0 selected." name="Value_00"
            value="0b00"/>
      <enum description="Prescaler/glitch filter clock 1 selected." name="Value_01"
            value="0b01"/>
      <enum description="Prescaler/glitch filter clock 2 selected." name="Value_10"
            value="0b10"/>
      <enum description="Prescaler/glitch filter clock 3 selected." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e20135">
      <enum description="Prescaler/glitch filter is enabled." name="Value_0" value="0b0"/>
      <enum description="Prescaler/glitch filter is bypassed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20181">
      <enum description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration."
            name="Value_0000"
            value="0b0000"/>
      <enum description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges."
            name="Value_0001"
            value="0b0001"/>
      <enum description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges."
            name="Value_0010"
            value="0b0010"/>
      <enum description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges."
            name="Value_0011"
            value="0b0011"/>
      <enum description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges."
            name="Value_0100"
            value="0b0100"/>
      <enum description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges."
            name="Value_0101"
            value="0b0101"/>
      <enum description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges."
            name="Value_0110"
            value="0b0110"/>
      <enum description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges."
            name="Value_0111"
            value="0b0111"/>
      <enum description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges."
            name="Value_1000"
            value="0b1000"/>
      <enum description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges."
            name="Value_1001"
            value="0b1001"/>
      <enum description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges."
            name="Value_1010"
            value="0b1010"/>
      <enum description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges."
            name="Value_1011"
            value="0b1011"/>
      <enum description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges."
            name="Value_1100"
            value="0b1100"/>
      <enum description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges."
            name="Value_1101"
            value="0b1101"/>
      <enum description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges."
            name="Value_1110"
            value="0b1110"/>
      <enum description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges."
            name="Value_1111"
            value="0b1111"/>
   </enumeration>
   <enumeration id="d1e20557">
      <enum description="The current source pair are not swapped." name="Value_0"
            value="0b0"/>
      <enum description="The current source pair are swapped." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20603">
      <enum description="Scan not complete." name="Value_0" value="0b0"/>
      <enum description="Scan complete." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20649">
      <enum description="No scan in progress." name="Value_0" value="0b0"/>
      <enum description="Scan in progress." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20695">
      <enum description="Software trigger scan." name="Value_0" value="0b0"/>
      <enum description="Hardware trigger scan." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20741">
      <enum description="TSI is disabled when MCU goes into low power mode." name="Value_0"
            value="0b0"/>
      <enum description="Allows TSI to continue running in all low power modes."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20788">
      <enum description="TSI interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="TSI interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20834">
      <enum description="TSI module disabled." name="Value_0" value="0b0"/>
      <enum description="TSI module enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20880">
      <enum description="Once per electrode" name="Value_00000" value="0b00000"/>
      <enum description="Twice per electrode" name="Value_00001" value="0b00001"/>
      <enum description="3 times per electrode" name="Value_00010" value="0b00010"/>
      <enum description="4 times per electrode" name="Value_00011" value="0b00011"/>
      <enum description="5 times per electrode" name="Value_00100" value="0b00100"/>
      <enum description="6 times per electrode" name="Value_00101" value="0b00101"/>
      <enum description="7 times per electrode" name="Value_00110" value="0b00110"/>
      <enum description="8 times per electrode" name="Value_00111" value="0b00111"/>
      <enum description="9 times per electrode" name="Value_01000" value="0b01000"/>
      <enum description="10 times per electrode" name="Value_01001" value="0b01001"/>
      <enum description="11 times per electrode" name="Value_01010" value="0b01010"/>
      <enum description="12 times per electrode" name="Value_01011" value="0b01011"/>
      <enum description="13 times per electrode" name="Value_01100" value="0b01100"/>
      <enum description="14 times per electrode" name="Value_01101" value="0b01101"/>
      <enum description="15 times per electrode" name="Value_01110" value="0b01110"/>
      <enum description="16 times per electrode" name="Value_01111" value="0b01111"/>
      <enum description="17 times per electrode" name="Value_10000" value="0b10000"/>
      <enum description="18 times per electrode" name="Value_10001" value="0b10001"/>
      <enum description="19 times per electrode" name="Value_10010" value="0b10010"/>
      <enum description="20 times per electrode" name="Value_10011" value="0b10011"/>
      <enum description="21 times per electrode" name="Value_10100" value="0b10100"/>
      <enum description="22 times per electrode" name="Value_10101" value="0b10101"/>
      <enum description="23 times per electrode" name="Value_10110" value="0b10110"/>
      <enum description="24 times per electrode" name="Value_10111" value="0b10111"/>
      <enum description="25 times per electrode" name="Value_11000" value="0b11000"/>
      <enum description="26 times per electrode" name="Value_11001" value="0b11001"/>
      <enum description="27 times per electrode" name="Value_11010" value="0b11010"/>
      <enum description="28 times per electrode" name="Value_11011" value="0b11011"/>
      <enum description="29 times per electrode" name="Value_11100" value="0b11100"/>
      <enum description="30 times per electrode" name="Value_11101" value="0b11101"/>
      <enum description="31 times per electrode" name="Value_11110" value="0b11110"/>
      <enum description="32 times per electrode" name="Value_11111" value="0b11111"/>
   </enumeration>
   <enumeration id="d1e21291">
      <enum description="Electrode Oscillator Frequency divided by 1" name="Value_000"
            value="0b000"/>
      <enum description="Electrode Oscillator Frequency divided by 2" name="Value_001"
            value="0b001"/>
      <enum description="Electrode Oscillator Frequency divided by 4" name="Value_010"
            value="0b010"/>
      <enum description="Electrode Oscillator Frequency divided by 8" name="Value_011"
            value="0b011"/>
      <enum description="Electrode Oscillator Frequency divided by 16" name="Value_100"
            value="0b100"/>
      <enum description="Electrode Oscillator Frequency divided by 32" name="Value_101"
            value="0b101"/>
      <enum description="Electrode Oscillator Frequency divided by 64" name="Value_110"
            value="0b110"/>
      <enum description="Electrode Oscillator Frequency divided by 128" name="Value_111"
            value="0b111"/>
   </enumeration>
   <enumeration id="d1e21410">
      <enum description="500 nA." name="Value_000" value="0b000"/>
      <enum description="1 uA." name="Value_001" value="0b001"/>
      <enum description="2 uA." name="Value_010" value="0b010"/>
      <enum description="4 uA." name="Value_011" value="0b011"/>
      <enum description="8 uA." name="Value_100" value="0b100"/>
      <enum description="16 uA." name="Value_101" value="0b101"/>
      <enum description="32 uA." name="Value_110" value="0b110"/>
      <enum description="64 uA." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e21529">
      <enum description="DV = 1.03 V; VP = 1.33 V; Vm = 0.30 V." name="Value_00"
            value="0b00"/>
      <enum description="DV = 0.73 V; VP = 1.18 V; Vm = 0.45 V." name="Value_01"
            value="0b01"/>
      <enum description="DV = 0.43 V; VP = 1.03 V; Vm = 0.60 V." name="Value_10"
            value="0b10"/>
      <enum description="DV = 0.29 V; VP = 0.95 V; Vm = 0.67 V." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e21600">
      <enum description="500 nA." name="Value_000" value="0b000"/>
      <enum description="1 uA." name="Value_001" value="0b001"/>
      <enum description="2 uA." name="Value_010" value="0b010"/>
      <enum description="4 uA." name="Value_011" value="0b011"/>
      <enum description="8 uA." name="Value_100" value="0b100"/>
      <enum description="16 uA." name="Value_101" value="0b101"/>
      <enum description="32 uA." name="Value_110" value="0b110"/>
      <enum description="64 uA." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e21719">
      <enum description="Set TSI in capacitive sensing(non-noise detection) mode."
            name="Value_0000"
            value="0b0000"/>
      <enum description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled."
            name="Value_0100"
            value="0b0100"/>
      <enum description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations."
            name="Value_1000"
            value="0b1000"/>
      <enum description="Set TSI analog to work in automatic noise detection mode."
            name="Value_1100"
            value="0b1100"/>
   </enumeration>
   <enumeration id="d1e21789">
      <enum description="Out-of-range interrupt is allowed." name="Value_0" value="0b0"/>
      <enum description="End-of-scan interrupt is allowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21899">
      <enum description="No effect." name="Value_0" value="0b0"/>
      <enum description="Start a scan to determine which channel is specified by TSI_DATA[TSICH]."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e21945">
      <enum description="Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert."
            name="Value_0"
            value="0b0"/>
      <enum description="DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e21991">
      <enum description="Channel 0." name="Value_0000" value="0b0000"/>
      <enum description="Channel 1." name="Value_0001" value="0b0001"/>
      <enum description="Channel 2." name="Value_0010" value="0b0010"/>
      <enum description="Channel 3." name="Value_0011" value="0b0011"/>
      <enum description="Channel 4." name="Value_0100" value="0b0100"/>
      <enum description="Channel 5." name="Value_0101" value="0b0101"/>
      <enum description="Channel 6." name="Value_0110" value="0b0110"/>
      <enum description="Channel 7." name="Value_0111" value="0b0111"/>
      <enum description="Channel 8." name="Value_1000" value="0b1000"/>
      <enum description="Channel 9." name="Value_1001" value="0b1001"/>
      <enum description="Channel 10." name="Value_1010" value="0b1010"/>
      <enum description="Channel 11." name="Value_1011" value="0b1011"/>
      <enum description="Channel 12." name="Value_1100" value="0b1100"/>
      <enum description="Channel 13." name="Value_1101" value="0b1101"/>
      <enum description="Channel 14." name="Value_1110" value="0b1110"/>
      <enum description="Channel 15." name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e22330">
      <enum description="System oscillator (OSC32KCLK)" name="Value_00" value="0b00"/>
      <enum description="RTC_CLKIN" name="Value_10" value="0b10"/>
      <enum description="LPO 1kHz" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e22388">
      <enum description="USB voltage regulator not in standby during VLPR and VLPW modes."
            name="Value_0"
            value="0b0"/>
      <enum description="USB voltage regulator in standby during VLPR and VLPW modes."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22434">
      <enum description="USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes."
            name="Value_0"
            value="0b0"/>
      <enum description="USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22480">
      <enum description="USB voltage regulator is disabled." name="Value_0" value="0b0"/>
      <enum description="USB voltage regulator is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22554">
      <enum description="SOPT1 USBREGEN cannot be written." name="Value_0" value="0b0"/>
      <enum description="SOPT1 USBREGEN can be written." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22600">
      <enum description="SOPT1 USBVSTB cannot be written." name="Value_0" value="0b0"/>
      <enum description="SOPT1 USBVSTB can be written." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22646">
      <enum description="SOPT1 USBSSTB cannot be written." name="Value_0" value="0b0"/>
      <enum description="SOPT1 USBSSTB can be written." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22720">
      <enum description="RTC 1 Hz clock is output on the RTC_CLKOUT pin." name="Value_0"
            value="0b0"/>
      <enum description="OSCERCLK clock is output on the RTC_CLKOUT pin." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22766">
      <enum description="Bus clock" name="Value_010" value="0b010"/>
      <enum description="LPO clock (1 kHz)" name="Value_011" value="0b011"/>
      <enum description="MCGIRCLK" name="Value_100" value="0b100"/>
      <enum description="OSCERCLK" name="Value_110" value="0b110"/>
   </enumeration>
   <enumeration id="d1e22836">
      <enum description="MCGFLLCLK clock" name="Value_0" value="0b0"/>
      <enum description="MCGPLLCLK clock with fixed divide by two" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22882">
      <enum description="External bypass clock (USB_CLKIN)." name="Value_0" value="0b0"/>
      <enum description="MCGPLLCLK/2 or MCGFLLCLK clock" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22928">
      <enum description="Clock disabled" name="Value_00" value="0b00"/>
      <enum description="MCGFLLCLK clock or MCGPLLCLK/2" name="Value_01" value="0b01"/>
      <enum description="OSCERCLK clock" name="Value_10" value="0b10"/>
      <enum description="MCGIRCLK clock" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e22999">
      <enum description="Clock disabled" name="Value_00" value="0b00"/>
      <enum description="MCGFLLCLK clock or MCGPLLCLK/2 clock" name="Value_01" value="0b01"/>
      <enum description="OSCERCLK clock" name="Value_10" value="0b10"/>
      <enum description="MCGIRCLK clock" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e23097">
      <enum description="TPM1_CH0 signal" name="Value_0" value="0b0"/>
      <enum description="CMP0 output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23143">
      <enum description="TPM2_CH0 signal" name="Value_0" value="0b0"/>
      <enum description="CMP0 output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23189">
      <enum description="TPM0 external clock driven by TPM_CLKIN0 pin." name="Value_0"
            value="0b0"/>
      <enum description="TPM0 external clock driven by TPM_CLKIN1 pin." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23235">
      <enum description="TPM1 external clock driven by TPM_CLKIN0 pin." name="Value_0"
            value="0b0"/>
      <enum description="TPM1 external clock driven by TPM_CLKIN1 pin." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23281">
      <enum description="TPM2 external clock driven by TPM_CLKIN0 pin." name="Value_0"
            value="0b0"/>
      <enum description="TPM2 external clock driven by TPM_CLKIN1 pin." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23355">
      <enum description="UART0_TX pin" name="Value_00" value="0b00"/>
      <enum description="UART0_TX pin modulated with TPM1 channel 0 output" name="Value_01"
            value="0b01"/>
      <enum description="UART0_TX pin modulated with TPM2 channel 0 output" name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e23413">
      <enum description="UART0_RX pin" name="Value_0" value="0b0"/>
      <enum description="CMP0 output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23459">
      <enum description="UART1_TX pin" name="Value_00" value="0b00"/>
      <enum description="UART1_TX pin modulated with TPM1 channel 0 output" name="Value_01"
            value="0b01"/>
      <enum description="UART1_TX pin modulated with TPM2 channel 0 output" name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e23517">
      <enum description="UART1_RX pin" name="Value_0" value="0b0"/>
      <enum description="CMP0 output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23563">
      <enum description="Open drain is disabled on UART0" name="Value_0" value="0b0"/>
      <enum description="Open drain is enabled on UART0" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23610">
      <enum description="Open drain is disabled on UART1" name="Value_0" value="0b0"/>
      <enum description="Open drain is enabled on UART1" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23656">
      <enum description="Open drain is disabled on UART2" name="Value_0" value="0b0"/>
      <enum description="Open drain is enabled on UART2" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23731">
      <enum description="External trigger pin input (EXTRG_IN)" name="Value_0000"
            value="0b0000"/>
      <enum description="CMP0 output" name="Value_0001" value="0b0001"/>
      <enum description="PIT trigger 0" name="Value_0100" value="0b0100"/>
      <enum description="PIT trigger 1" name="Value_0101" value="0b0101"/>
      <enum description="TPM0 overflow" name="Value_1000" value="0b1000"/>
      <enum description="TPM1 overflow" name="Value_1001" value="0b1001"/>
      <enum description="TPM2 overflow" name="Value_1010" value="0b1010"/>
      <enum description="RTC alarm" name="Value_1100" value="0b1100"/>
      <enum description="RTC seconds" name="Value_1101" value="0b1101"/>
      <enum description="LPTMR0 trigger" name="Value_1110" value="0b1110"/>
   </enumeration>
   <enumeration id="d1e23874">
      <enum description="Pre-trigger A" name="Value_0" value="0b0"/>
      <enum description="Pre-trigger B" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23920">
      <enum description="TPM1 channel 0 (A) and channel 1 (B) triggers selected for ADC0."
            name="Value_0"
            value="0b0"/>
      <enum description="Alternate trigger selected for ADC0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23994">
      <enum description="16-pin" name="Value_0000" value="0b0000"/>
      <enum description="24-pin" name="Value_0001" value="0b0001"/>
      <enum description="32-pin" name="Value_0010" value="0b0010"/>
      <enum description="48-pin" name="Value_0100" value="0b0100"/>
      <enum description="64-pin" name="Value_0101" value="0b0101"/>
      <enum description="80-pin" name="Value_0110" value="0b0110"/>
      <enum description="100-pin" name="Value_1000" value="0b1000"/>
   </enumeration>
   <enumeration id="d1e24137">
      <enum description="0.5 KB" name="Value_0000" value="0b0000"/>
      <enum description="1 KB" name="Value_0001" value="0b0001"/>
      <enum description="2 KB" name="Value_0010" value="0b0010"/>
      <enum description="4 KB" name="Value_0011" value="0b0011"/>
      <enum description="8 KB" name="Value_0100" value="0b0100"/>
      <enum description="16 KB" name="Value_0101" value="0b0101"/>
      <enum description="32 KB" name="Value_0110" value="0b0110"/>
      <enum description="64 KB" name="Value_0111" value="0b0111"/>
   </enumeration>
   <enumeration id="d1e24256">
      <enum description="KL family" name="Value_0001" value="0b0001"/>
   </enumeration>
   <enumeration id="d1e24291">
      <enum description="KLx2 Subfamily (low end)" name="Value_0010" value="0b0010"/>
      <enum description="KLx4 Subfamily (basic analog)" name="Value_0100" value="0b0100"/>
      <enum description="KLx5 Subfamily (advanced analog)" name="Value_0101" value="0b0101"/>
      <enum description="KLx6 Subfamily (advanced analog with I2S)" name="Value_0110"
            value="0b0110"/>
   </enumeration>
   <enumeration id="d1e24361">
      <enum description="KL0x Family (low end)" name="Value_0000" value="0b0000"/>
      <enum description="KL1x Family (basic)" name="Value_0001" value="0b0001"/>
      <enum description="KL2x Family (USB)" name="Value_0010" value="0b0010"/>
      <enum description="KL3x Family (Segment LCD)" name="Value_0011" value="0b0011"/>
      <enum description="KL4x Family (USB and Segment LCD)" name="Value_0100"
            value="0b0100"/>
   </enumeration>
   <enumeration id="d1e24471">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24517">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24563">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24609">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24655">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24702">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24748">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24794">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24840">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24914">
      <enum description="Access disabled" name="Value_0" value="0b0"/>
      <enum description="Access enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24960">
      <enum description="Access disabled" name="Value_0" value="0b0"/>
      <enum description="Access enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25006">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25052">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25098">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25145">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25191">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25265">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25311">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25357">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25403">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25449">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25496">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25542">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25588">
      <enum description="Access and interrupts disabled" name="Value_0" value="0b0"/>
      <enum description="Access and interrupts enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25634">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25708">
      <enum description="Clock disabled" name="Value_0" value="0b0"/>
      <enum description="Clock enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25783">
      <enum description="Divide-by-1." name="Value_000" value="0b000"/>
      <enum description="Divide-by-2." name="Value_001" value="0b001"/>
      <enum description="Divide-by-3." name="Value_010" value="0b010"/>
      <enum description="Divide-by-4." name="Value_011" value="0b011"/>
      <enum description="Divide-by-5." name="Value_100" value="0b100"/>
      <enum description="Divide-by-6." name="Value_101" value="0b101"/>
      <enum description="Divide-by-7." name="Value_110" value="0b110"/>
      <enum description="Divide-by-8." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e25902">
      <enum description="Divide-by-1." name="Value_0000" value="0b0000"/>
      <enum description="Divide-by-2." name="Value_0001" value="0b0001"/>
      <enum description="Divide-by-3." name="Value_0010" value="0b0010"/>
      <enum description="Divide-by-4." name="Value_0011" value="0b0011"/>
      <enum description="Divide-by-5." name="Value_0100" value="0b0100"/>
      <enum description="Divide-by-6." name="Value_0101" value="0b0101"/>
      <enum description="Divide-by-7." name="Value_0110" value="0b0110"/>
      <enum description="Divide-by-8." name="Value_0111" value="0b0111"/>
      <enum description="Divide-by-9." name="Value_1000" value="0b1000"/>
      <enum description="Divide-by-10." name="Value_1001" value="0b1001"/>
      <enum description="Divide-by-11." name="Value_1010" value="0b1010"/>
      <enum description="Divide-by-12." name="Value_1011" value="0b1011"/>
      <enum description="Divide-by-13." name="Value_1100" value="0b1100"/>
      <enum description="Divide-by-14." name="Value_1101" value="0b1101"/>
      <enum description="Divide-by-15." name="Value_1110" value="0b1110"/>
      <enum description="Divide-by-16." name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e26146">
      <enum description="Flash is enabled" name="Value_0" value="0b0"/>
      <enum description="Flash is disabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26192">
      <enum description="Flash remains enabled during Doze mode" name="Value_0" value="0b0"/>
      <enum description="Flash is disabled for the duration of Doze mode" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26238">
      <enum description="8 KB of program flash memory, 0.25 KB protection region"
            name="Value_0000"
            value="0b0000"/>
      <enum description="16 KB of program flash memory, 0.5 KB protection region"
            name="Value_0001"
            value="0b0001"/>
      <enum description="32 KB of program flash memory, 1 KB protection region"
            name="Value_0011"
            value="0b0011"/>
      <enum description="64 KB of program flash memory, 2 KB protection region"
            name="Value_0101"
            value="0b0101"/>
      <enum description="128 KB of program flash memory, 4 KB protection region"
            name="Value_0111"
            value="0b0111"/>
      <enum description="256 KB of program flash memory, 8 KB protection region"
            name="Value_1001"
            value="0b1001"/>
      <enum description="128 KB of program flash memory, 4 KB protection region"
            name="Value_1111"
            value="0b1111"/>
   </enumeration>
   <enumeration id="d1e26558">
      <enum description="Normal mode" name="Value_0" value="0b0"/>
      <enum description="Windowed mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26604">
      <enum description="Internal 1 kHz clock is source to COP" name="Value_0" value="0b0"/>
      <enum description="Bus clock is source to COP" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26650">
      <enum description="COP disabled" name="Value_00" value="0b00"/>
      <enum description="COP timeout after 2^5 LPO cycles or 213 bus clock cycles"
            name="Value_01"
            value="0b01"/>
      <enum description="COP timeout after 2^8 LPO cycles or 216 bus clock cycles"
            name="Value_10"
            value="0b10"/>
      <enum description="COP timeout after 2^10 LPO cycles or 218 bus clock cycles"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e26837">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26883">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26929">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26975">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27021">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27068">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e27187">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e27318">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27392">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27438">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27484">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27530">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27576">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27623">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e27742">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e27873">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27947">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27993">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28039">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28085">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28131">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28178">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e28297">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e28428">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28502">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28548">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28594">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28640">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28686">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28733">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e28852">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e28983">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29057">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29103">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29149">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29195">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29241">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29288">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e29407">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e29538">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29613">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29659">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29705">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29751">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29797">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29844">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e29963">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e30094">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30168">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30214">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30260">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30306">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30352">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30399">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e30518">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e30649">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30723">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30769">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30815">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30861">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30907">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30954">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e31073">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e31204">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31278">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31324">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31370">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31416">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31462">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31509">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e31628">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e31759">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31833">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31879">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31925">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31971">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32017">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32064">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e32183">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e32314">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32388">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32434">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32480">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32526">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32572">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32619">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e32738">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e32869">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32944">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32990">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33036">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33082">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33128">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33175">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e33294">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e33425">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33499">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33545">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33591">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33637">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33683">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33730">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e33849">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e33980">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34054">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34100">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34146">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34192">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34238">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34285">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e34404">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e34535">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34609">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34655">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34701">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34747">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34793">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e34840">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e34959">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e35090">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35164">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35210">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35256">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35302">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35348">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35395">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e35514">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e35645">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35719">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35765">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35811">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35857">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35903">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e35950">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e36069">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e36200">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36275">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36321">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36367">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36413">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36459">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36506">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e36625">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e36756">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36830">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36876">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36922">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e36968">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37014">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37061">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e37180">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e37311">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37385">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37431">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37477">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37523">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37569">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37616">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e37735">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e37866">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37940">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37986">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38032">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38078">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38124">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38171">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e38290">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e38421">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38495">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38541">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38587">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38633">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38679">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38726">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e38845">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e38976">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39050">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39096">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39142">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39188">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39234">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39281">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e39400">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e39531">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39606">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39652">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39698">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39744">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39790">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39837">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e39956">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e40087">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40161">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40207">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40253">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40299">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40345">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40392">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e40511">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e40642">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40716">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40762">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40808">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40854">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40900">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40947">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e41066">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e41197">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41271">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41317">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41363">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41409">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41455">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41502">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e41621">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e41752">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41826">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41872">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41918">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41964">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42010">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42057">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e42176">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e42307">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42381">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42427">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42473">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42519">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42565">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42612">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e42731">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e42862">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42937">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42983">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43029">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43075">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43121">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43168">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e43287">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e43418">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43492">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43538">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43584">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43630">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43676">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43723">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e43842">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e43973">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44047">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44093">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44139">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44185">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44231">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44278">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e44397">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e44528">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44620">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44712">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44786">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44894">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44940">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44986">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45032">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45078">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45125">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e45244">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e45375">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45449">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45495">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45541">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45587">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45633">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45680">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e45799">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e45930">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46004">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46050">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46096">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46142">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46188">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46235">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e46354">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e46485">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46559">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46605">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46651">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46697">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46743">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46790">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e46909">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e47040">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47114">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47160">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47206">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47252">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47298">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47345">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e47464">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e47595">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47670">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47716">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47762">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47808">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47854">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47901">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e48020">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e48151">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48225">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48271">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48317">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48363">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48409">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48456">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e48575">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e48706">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48780">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48826">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48872">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48918">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48964">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49011">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e49130">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e49261">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49335">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49381">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49427">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49473">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49519">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49566">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e49685">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e49816">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49890">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49936">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49982">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50028">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50074">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50121">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e50240">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e50371">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50445">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50491">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50537">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50583">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50629">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50676">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e50795">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e50926">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51001">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51047">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51093">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51139">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51185">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51232">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e51351">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e51482">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51556">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51602">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51648">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51694">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51740">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51787">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e51906">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e52037">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52111">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52157">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52203">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52249">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52295">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52342">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e52461">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e52592">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52666">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52712">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52758">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52804">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52850">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52897">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e53016">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e53147">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53221">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53267">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53313">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53359">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53405">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53452">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e53571">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e53702">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53776">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53822">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53868">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53914">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53960">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54007">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e54126">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e54257">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54332">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54378">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54424">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54470">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54516">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54563">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e54682">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e54813">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54887">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54933">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54979">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55025">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55071">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55118">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e55237">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e55368">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55442">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55488">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55534">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55580">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55626">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55673">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e55792">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e55923">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55997">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56043">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56089">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56135">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56181">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56228">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e56347">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e56478">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56552">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56598">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56644">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56690">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56736">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56783">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e56902">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e57033">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57107">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57153">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57199">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57245">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57291">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57338">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e57457">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e57588">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57663">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57709">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57755">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57801">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57847">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57894">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e58013">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e58144">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58218">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58264">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58310">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58356">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58402">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58449">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e58568">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e58699">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58773">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58819">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58865">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58911">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58957">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59004">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e59123">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e59254">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59328">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59374">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59420">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59466">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59512">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59559">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e59678">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e59809">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59883">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59929">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59975">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60021">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60067">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60114">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e60233">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e60364">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60438">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60484">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60530">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60576">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60622">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60669">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e60788">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e60919">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60994">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61040">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61086">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61132">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61178">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61225">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e61344">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e61475">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61549">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61595">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61641">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61687">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61733">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e61780">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e61899">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e62030">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62104">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62150">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62196">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62242">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62288">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62335">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e62454">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e62585">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62677">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62769">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62843">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62951">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62997">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63043">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63089">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63135">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63182">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e63301">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e63432">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63506">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63552">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63598">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63644">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63690">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63737">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e63856">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e63987">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64061">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64107">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64153">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64199">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64245">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64292">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e64411">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e64542">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64616">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64662">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64708">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64754">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64800">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64847">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e64966">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e65097">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65171">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65217">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65263">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65309">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65355">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65402">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e65521">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e65652">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65727">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65773">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65819">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65865">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65911">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65958">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e66077">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e66208">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66282">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66328">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66374">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66420">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66466">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66513">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e66632">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e66763">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66837">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66883">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66929">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66975">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67021">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67068">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e67187">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e67318">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67392">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67438">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67484">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67530">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67576">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67623">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e67742">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e67873">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67947">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67993">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68039">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68085">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68131">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68178">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e68297">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e68428">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68502">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68548">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68594">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68640">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68686">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68733">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e68852">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e68983">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69058">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69104">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69150">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69196">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69242">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69289">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e69408">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e69539">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69613">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69659">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69705">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69751">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69797">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69844">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e69963">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e70094">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70168">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70214">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70260">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70306">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70352">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70399">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e70518">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e70649">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70723">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70769">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70815">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70861">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70907">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70954">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e71073">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e71204">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71278">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71324">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71370">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71416">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71462">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71509">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e71628">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e71759">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71833">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71879">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71925">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71971">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72017">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72064">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e72183">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e72314">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72389">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72435">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72481">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72527">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72573">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72620">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e72739">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e72870">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72944">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72990">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73036">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73082">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73128">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73175">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e73294">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e73425">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73499">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73545">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73591">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73637">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73683">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73730">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e73849">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e73980">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74054">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74100">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74146">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74192">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74238">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74285">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e74404">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e74535">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74609">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74655">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74701">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74747">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74793">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74840">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e74959">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e75090">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75164">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75210">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75256">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75302">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75348">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75395">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e75514">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e75645">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75720">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75766">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75812">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75858">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75904">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75951">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e76070">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e76201">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76275">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76321">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76367">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76413">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76459">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76506">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e76625">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e76756">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76830">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76876">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76922">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76968">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77014">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77061">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e77180">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e77311">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77385">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77431">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77477">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77523">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77569">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77616">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e77735">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e77866">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77940">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77986">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78032">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78078">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78124">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78171">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e78290">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e78421">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78495">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78541">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78587">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78633">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78679">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e78726">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e78845">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e78976">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79051">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79097">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79143">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79189">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79235">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79282">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e79401">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e79532">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79606">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79652">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79698">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79744">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79790">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e79837">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e79956">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e80087">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80161">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80207">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80253">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80299">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80345">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80392">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e80511">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e80642">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80734">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80826">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e80900">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81018">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81064">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81110">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81156">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81202">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81249">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e81368">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e81499">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81573">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81619">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81665">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81711">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81757">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e81804">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e81923">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e82054">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82128">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82174">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82220">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82266">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82312">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82359">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e82478">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e82609">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82683">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82729">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82775">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82821">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82867">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e82914">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e83033">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e83164">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83238">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83284">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83330">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83376">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83422">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83469">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e83588">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e83719">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83794">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83840">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83886">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83932">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e83978">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84025">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e84144">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e84275">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84349">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84395">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84441">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84487">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84533">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84580">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e84699">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e84830">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84904">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84950">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e84996">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85042">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85088">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85135">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e85254">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e85385">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85459">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85505">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85551">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85597">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85643">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e85690">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e85809">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e85940">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86014">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86060">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86106">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86152">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86198">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86245">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e86364">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e86495">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86569">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86615">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86661">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86707">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86753">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e86800">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e86919">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e87050">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87125">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87171">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87217">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87263">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87309">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87356">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e87475">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e87606">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87680">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87726">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87772">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87818">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87864">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e87911">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e88030">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e88161">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88235">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88281">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88327">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88373">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88419">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88466">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e88585">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e88716">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88790">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88836">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88882">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88928">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e88974">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89021">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e89140">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e89271">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89345">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89391">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89437">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89483">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89529">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89576">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e89695">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e89826">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89900">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89946">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e89992">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90038">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90084">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90131">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e90250">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e90381">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90456">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90502">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90548">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90594">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90640">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e90687">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e90806">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e90937">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91011">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91057">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91103">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91149">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91195">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91242">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e91361">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e91492">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91566">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91612">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91658">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91704">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91750">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e91797">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e91916">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e92047">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92121">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92167">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92213">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92259">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92305">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92352">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e92471">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e92602">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92676">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92722">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92768">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92814">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92860">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e92907">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e93026">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e93157">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93231">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93277">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93323">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93369">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93415">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93462">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e93581">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e93712">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93787">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93833">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93879">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93925">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e93971">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94018">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e94137">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e94268">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94342">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94388">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94434">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94480">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94526">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94573">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e94692">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e94823">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94897">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94943">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e94989">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95035">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95081">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95128">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e95247">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e95378">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95452">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95498">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95544">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95590">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95636">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e95683">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e95802">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e95933">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96007">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96053">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96099">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96145">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96191">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96238">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e96357">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e96488">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96562">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96608">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96654">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96700">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96746">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e96793">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e96912">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e97043">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97118">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97164">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97210">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97256">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97302">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97349">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e97468">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e97599">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97673">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97719">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97765">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97811">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97857">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e97904">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e98023">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e98154">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98228">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98274">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98320">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98366">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98412">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98459">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e98578">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e98709">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98801">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98893">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e98967">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99075">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99121">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99167">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99213">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99259">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99306">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e99425">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e99556">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99630">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99676">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99722">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99768">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99814">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e99861">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e99980">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e100111">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100185">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100231">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100277">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100323">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100369">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100416">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e100535">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e100666">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100740">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100786">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100832">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100878">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100924">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e100971">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e101090">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e101221">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101295">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101341">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101387">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101433">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101479">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101526">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e101645">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e101776">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101851">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101897">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101943">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e101989">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102035">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102082">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e102201">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e102332">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102406">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102452">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102498">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102544">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102590">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102637">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e102756">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e102887">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e102961">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103007">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103053">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103099">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103145">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103192">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e103311">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e103442">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103516">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103562">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103608">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103654">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103700">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e103747">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e103866">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e103997">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104071">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104117">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104163">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104209">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104255">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104302">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e104421">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e104552">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104626">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104672">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104718">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104764">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104810">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e104857">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e104976">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e105107">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105182">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105228">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105274">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105320">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105366">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105413">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e105532">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e105663">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105737">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105783">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105829">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105875">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105921">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e105968">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e106087">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e106218">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106292">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106338">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106384">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106430">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106476">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106523">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e106642">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e106773">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106847">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106893">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106939">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e106985">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107031">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107078">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e107197">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e107328">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107402">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107448">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107494">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107540">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107586">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107633">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e107752">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e107883">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e107957">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108003">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108049">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108095">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108141">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108188">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e108307">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e108438">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108513">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108559">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108605">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108651">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108697">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e108744">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e108863">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e108994">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109068">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109114">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109160">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109206">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109252">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109299">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e109418">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e109549">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109623">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109669">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109715">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109761">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109807">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e109854">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e109973">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e110104">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110178">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110224">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110270">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110316">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110362">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110409">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e110528">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e110659">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110733">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110779">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110825">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110871">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110917">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e110964">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e111083">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e111214">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111288">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111334">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111380">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111426">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111472">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111519">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e111638">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e111769">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111844">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111890">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111936">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e111982">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112028">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112075">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e112194">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e112325">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112399">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112445">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112491">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112537">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112583">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112630">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e112749">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e112880">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e112954">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113000">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113046">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113092">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113138">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113185">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e113304">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e113435">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113509">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113555">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113601">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113647">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113693">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e113740">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e113859">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e113990">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114064">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114110">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114156">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114202">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114248">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114295">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e114414">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e114545">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114619">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114665">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114711">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114757">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114803">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e114850">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e114969">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e115100">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115175">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115221">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115267">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115313">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115359">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115406">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e115525">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e115656">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115730">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115776">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115822">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115868">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115914">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e115961">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e116080">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e116211">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116285">
      <enum description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116331">
      <enum description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116377">
      <enum description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116423">
      <enum description="Passive input filter is disabled on the corresponding pin."
            name="Value_0"
            value="0b0"/>
      <enum description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116469">
      <enum description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_0"
            value="0b0"/>
      <enum description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116516">
      <enum description="Pin disabled (analog)." name="Value_000" value="0b000"/>
      <enum description="Alternative 1 (GPIO)." name="Value_001" value="0b001"/>
      <enum description="Alternative 2 (chip-specific)." name="Value_010" value="0b010"/>
      <enum description="Alternative 3 (chip-specific)." name="Value_011" value="0b011"/>
      <enum description="Alternative 4 (chip-specific)." name="Value_100" value="0b100"/>
      <enum description="Alternative 5 (chip-specific)." name="Value_101" value="0b101"/>
      <enum description="Alternative 6 (chip-specific)." name="Value_110" value="0b110"/>
      <enum description="Alternative 7 (chip-specific)." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e116635">
      <enum description="Interrupt/DMA request disabled." name="Value_0000" value="0b0000"/>
      <enum description="DMA request on rising edge." name="Value_0001" value="0b0001"/>
      <enum description="DMA request on falling edge." name="Value_0010" value="0b0010"/>
      <enum description="DMA request on either edge." name="Value_0011" value="0b0011"/>
      <enum description="Interrupt when logic zero." name="Value_1000" value="0b1000"/>
      <enum description="Interrupt on rising edge." name="Value_1001" value="0b1001"/>
      <enum description="Interrupt on falling edge." name="Value_1010" value="0b1010"/>
      <enum description="Interrupt on either edge." name="Value_1011" value="0b1011"/>
      <enum description="Interrupt when logic one." name="Value_1100" value="0b1100"/>
   </enumeration>
   <enumeration id="d1e116766">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116858">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e116950">
      <enum description="Corresponding Pin Control Register is not updated with the value in GPWD."
            name="Value_0"
            value="0b0"/>
      <enum description="Corresponding Pin Control Register is updated with the value in GPWD."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117024">
      <enum description="Configured interrupt is not detected." name="Value_0" value="0b0"/>
      <enum description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117138">
      <enum description="Internal reference clock is disabled in Stop mode." name="Value_0"
            value="0b0"/>
      <enum description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117184">
      <enum description="MCGIRCLK inactive." name="Value_0" value="0b0"/>
      <enum description="MCGIRCLK active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e117230">
      <enum description="External reference clock is selected." name="Value_0" value="0b0"/>
      <enum description="The slow internal reference clock is selected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117276">
      <enum description="If RANGE 0 = 0 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32."
            name="Value_000"
            value="0b000"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64."
            name="Value_001"
            value="0b001"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128."
            name="Value_010"
            value="0b010"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256."
            name="Value_011"
            value="0b011"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512."
            name="Value_100"
            value="0b100"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024."
            name="Value_101"
            value="0b101"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is 1280 ."
            name="Value_110"
            value="0b110"/>
      <enum description="If RANGE 0 = 0 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is 1536 ."
            name="Value_111"
            value="0b111"/>
   </enumeration>
   <enumeration id="d1e117395">
      <enum description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)."
            name="Value_00"
            value="0b00"/>
      <enum description="Encoding 1 - Internal reference clock is selected."
            name="Value_01"
            value="0b01"/>
      <enum description="Encoding 2 - External reference clock is selected."
            name="Value_10"
            value="0b10"/>
      <enum description="Encoding 3 - Reserved." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e117493">
      <enum description="Slow internal reference clock selected." name="Value_0"
            value="0b0"/>
      <enum description="Fast internal reference clock selected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117539">
      <enum description="FLL or PLL is not disabled in bypass modes." name="Value_0"
            value="0b0"/>
      <enum description="FLL or PLL is disabled in bypass modes (lower power)"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117585">
      <enum description="External reference clock requested." name="Value_0" value="0b0"/>
      <enum description="Oscillator requested." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e117631">
      <enum description="Configure crystal oscillator for low-power operation."
            name="Value_0"
            value="0b0"/>
      <enum description="Configure crystal oscillator for high-gain operation."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117677">
      <enum description="Encoding 0 - Low frequency range selected for the crystal oscillator ."
            name="Value_00"
            value="0b00"/>
      <enum description="Encoding 1 - High frequency range selected for the crystal oscillator ."
            name="Value_01"
            value="0b01"/>
   </enumeration>
   <enumeration id="d1e117724">
      <enum description="Interrupt request is generated on a loss of OSC0 external reference clock."
            name="Value_0"
            value="0b0"/>
      <enum description="Generate a reset request on a loss of OSC0 external reference clock."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e117880">
      <enum description="Encoding 0 - Low range (reset default)." name="Value_00"
            value="0b00"/>
      <enum description="Encoding 1 - Mid range." name="Value_01" value="0b01"/>
      <enum description="Encoding 2 - Mid-high range." name="Value_10" value="0b10"/>
      <enum description="Encoding 3 - High range." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e117950">
      <enum description="DCO has a default range of 25%." name="Value_0" value="0b0"/>
      <enum description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e118024">
      <enum description="Divide Factor is 1" name="Value_0" value="0b00000"/>
      <enum description="Divide Factor is 2" name="Value_1" value="0b00001"/>
      <enum description="Divide Factor is 3" name="Value_2" value="0b00010"/>
      <enum description="Divide Factor is 4" name="Value_3" value="0b00011"/>
      <enum description="Divide Factor is 5" name="Value_4" value="0b00100"/>
      <enum description="Divide Factor is 6" name="Value_5" value="0b00101"/>
      <enum description="Divide Factor is 7" name="Value_6" value="0b00110"/>
      <enum description="Divide Factor is 8" name="Value_7" value="0b00111"/>
      <enum description="Divide Factor is 9" name="Value_8" value="0b01000"/>
      <enum description="Divide Factor is 10" name="Value_9" value="0b01001"/>
      <enum description="Divide Factor is 11" name="Value_10" value="0b01010"/>
      <enum description="Divide Factor is 12" name="Value_11" value="0b01011"/>
      <enum description="Divide Factor is 13" name="Value_12" value="0b01100"/>
      <enum description="Divide Factor is 14" name="Value_13" value="0b01101"/>
      <enum description="Divide Factor is 15" name="Value_14" value="0b01110"/>
      <enum description="Divide Factor is 16" name="Value_15" value="0b01111"/>
      <enum description="Divide Factor is 17" name="Value_16" value="0b10000"/>
      <enum description="Divide Factor is 18" name="Value_17" value="0b10001"/>
      <enum description="Divide Factor is 19" name="Value_18" value="0b10010"/>
      <enum description="Divide Factor is 20" name="Value_19" value="0b10011"/>
      <enum description="Divide Factor is 21" name="Value_20" value="0b10100"/>
      <enum description="Divide Factor is 22" name="Value_21" value="0b10101"/>
      <enum description="Divide Factor is 23" name="Value_22" value="0b10110"/>
      <enum description="Divide Factor is 24" name="Value_23" value="0b10111"/>
      <enum description="Divide Factor is 25" name="Value_24" value="0b11000"/>
      <enum description="Divide Factor is 26" name="Value_25" value="0b11001"/>
      <enum description="Divide Factor is 27" name="Value_26" value="0b11010"/>
      <enum description="Divide Factor is 28" name="Value_27" value="0b11011"/>
      <enum description="Divide Factor is 29" name="Value_28" value="0b11100"/>
      <enum description="Divide Factor is 30" name="Value_29" value="0b11101"/>
      <enum description="Divide Factor is 31" name="Value_30" value="0b11110"/>
      <enum description="Divide Factor is 32" name="Value_31" value="0b11111"/>
   </enumeration>
   <enumeration id="d1e118435">
      <enum description="MCGPLLCLK is disabled in any of the Stop modes." name="Value_0"
            value="0b0"/>
      <enum description="MCGPLLCLK is enabled if system is in Normal Stop mode."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e118481">
      <enum description="MCGPLLCLK is inactive." name="Value_0" value="0b0"/>
      <enum description="MCGPLLCLK is active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e118556">
      <enum description="Multiply Factor is 24" name="Value_0" value="0b00000"/>
      <enum description="Multiply Factor is 25" name="Value_1" value="0b00001"/>
      <enum description="Multiply Factor is 26" name="Value_2" value="0b00010"/>
      <enum description="Multiply Factor is 27" name="Value_3" value="0b00011"/>
      <enum description="Multiply Factor is 28" name="Value_4" value="0b00100"/>
      <enum description="Multiply Factor is 29" name="Value_5" value="0b00101"/>
      <enum description="Multiply Factor is 30" name="Value_6" value="0b00110"/>
      <enum description="Multiply Factor is 31" name="Value_7" value="0b00111"/>
      <enum description="Multiply Factor is 32" name="Value_8" value="0b01000"/>
      <enum description="Multiply Factor is 33" name="Value_9" value="0b01001"/>
      <enum description="Multiply Factor is 34" name="Value_10" value="0b01010"/>
      <enum description="Multiply Factor is 35" name="Value_11" value="0b01011"/>
      <enum description="Multiply Factor is 36" name="Value_12" value="0b01100"/>
      <enum description="Multiply Factor is 37" name="Value_13" value="0b01101"/>
      <enum description="Multiply Factor is 38" name="Value_14" value="0b01110"/>
      <enum description="Multiply Factor is 39" name="Value_15" value="0b01111"/>
      <enum description="Multiply Factor is 40" name="Value_16" value="0b10000"/>
      <enum description="Multiply Factor is 41" name="Value_17" value="0b10001"/>
      <enum description="Multiply Factor is 42" name="Value_18" value="0b10010"/>
      <enum description="Multiply Factor is 43" name="Value_19" value="0b10011"/>
      <enum description="Multiply Factor is 44" name="Value_20" value="0b10100"/>
      <enum description="Multiply Factor is 45" name="Value_21" value="0b10101"/>
      <enum description="Multiply Factor is 46" name="Value_22" value="0b10110"/>
      <enum description="Multiply Factor is 47" name="Value_23" value="0b10111"/>
      <enum description="Multiply Factor is 48" name="Value_24" value="0b11000"/>
      <enum description="Multiply Factor is 49" name="Value_25" value="0b11001"/>
      <enum description="Multiply Factor is 50" name="Value_26" value="0b11010"/>
      <enum description="Multiply Factor is 51" name="Value_27" value="0b11011"/>
      <enum description="Multiply Factor is 52" name="Value_28" value="0b11100"/>
      <enum description="Multiply Factor is 53" name="Value_29" value="0b11101"/>
      <enum description="Multiply Factor is 54" name="Value_30" value="0b11110"/>
      <enum description="Multiply Factor is 55" name="Value_31" value="0b11111"/>
   </enumeration>
   <enumeration id="d1e118967">
      <enum description="External clock monitor is disabled for OSC0." name="Value_0"
            value="0b0"/>
      <enum description="External clock monitor is enabled for OSC0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119013">
      <enum description="FLL is selected." name="Value_0" value="0b0"/>
      <enum description="PLL is selected (PRDIV 0 need to be programmed to the correct divider to generate a PLL reference clock in the range of 2-4 MHz prior to setting the PLLS bit)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119059">
      <enum description="No interrupt request is generated on loss of lock." name="Value_0"
            value="0b0"/>
      <enum description="Generate an interrupt request on loss of lock." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119133">
      <enum description="Source of internal reference clock is the slow clock (32 kHz IRC)."
            name="Value_0"
            value="0b0"/>
      <enum description="Source of internal reference clock is the fast clock (4 MHz IRC)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119197">
      <enum description="Encoding 0 - Output of the FLL is selected (reset default)."
            name="Value_00"
            value="0b00"/>
      <enum description="Encoding 1 - Internal reference clock is selected."
            name="Value_01"
            value="0b01"/>
      <enum description="Encoding 2 - External reference clock is selected."
            name="Value_10"
            value="0b10"/>
      <enum description="Encoding 3 - Output of the PLL is selected." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e119267">
      <enum description="Source of FLL reference clock is the external reference clock."
            name="Value_0"
            value="0b0"/>
      <enum description="Source of FLL reference clock is the internal reference clock."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119313">
      <enum description="Source of PLLS clock is FLL clock." name="Value_0" value="0b0"/>
      <enum description="Source of PLLS clock is PLL output clock." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119360">
      <enum description="PLL is currently unlocked." name="Value_0" value="0b0"/>
      <enum description="PLL is currently locked." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e119406">
      <enum description="PLL has not lost lock since LOLS 0 was last cleared."
            name="Value_0"
            value="0b0"/>
      <enum description="PLL has lost lock since LOLS 0 was last cleared." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119480">
      <enum description="Loss of OSC0 has not occurred." name="Value_0" value="0b0"/>
      <enum description="Loss of OSC0 has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e119526">
      <enum description="Divide Factor is 1" name="Value_000" value="0b000"/>
      <enum description="Divide Factor is 2." name="Value_001" value="0b001"/>
      <enum description="Divide Factor is 4." name="Value_010" value="0b010"/>
      <enum description="Divide Factor is 8." name="Value_011" value="0b011"/>
      <enum description="Divide Factor is 16" name="Value_100" value="0b100"/>
      <enum description="Divide Factor is 32" name="Value_101" value="0b101"/>
      <enum description="Divide Factor is 64" name="Value_110" value="0b110"/>
      <enum description="Divide Factor is 128." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e119645">
      <enum description="FLL filter and FLL frequency will reset on changes to currect clock mode."
            name="Value_0"
            value="0b0"/>
      <enum description="Fll filter and FLL frequency retain their previous values during new clock mode change."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119691">
      <enum description="Automatic Trim Machine completed normally." name="Value_0"
            value="0b0"/>
      <enum description="Automatic Trim Machine failed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e119737">
      <enum description="32 kHz Internal Reference Clock selected." name="Value_0"
            value="0b0"/>
      <enum description="4 MHz Internal Reference Clock selected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e119784">
      <enum description="Auto Trim Machine disabled." name="Value_0" value="0b0"/>
      <enum description="Auto Trim Machine enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e119976">
      <enum description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request."
            name="Value_0"
            value="0b0"/>
      <enum description="Generate a reset request on a PLL loss of lock indication."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120131">
      <enum description="Disable the selection." name="Value_0" value="0b0"/>
      <enum description="Add 16 pF capacitor to the oscillator load." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120177">
      <enum description="Disable the selection." name="Value_0" value="0b0"/>
      <enum description="Add 8 pF capacitor to the oscillator load." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120223">
      <enum description="Disable the selection." name="Value_0" value="0b0"/>
      <enum description="Add 4 pF capacitor to the oscillator load." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120269">
      <enum description="Disable the selection." name="Value_0" value="0b0"/>
      <enum description="Add 2 pF capacitor to the oscillator load." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120315">
      <enum description="External reference clock is disabled in Stop mode." name="Value_0"
            value="0b0"/>
      <enum description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120362">
      <enum description="External reference clock is inactive." name="Value_0" value="0b0"/>
      <enum description="External reference clock is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e120543">
      <enum description="mul = 1" name="Value_00" value="0b00"/>
      <enum description="mul = 2" name="Value_01" value="0b01"/>
      <enum description="mul = 4" name="Value_10" value="0b10"/>
   </enumeration>
   <enumeration id="d1e120629">
      <enum description="All DMA signalling disabled." name="Value_0" value="0b0"/>
      <enum description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120675">
      <enum description="Normal operation. No interrupt generated when address matching in low power mode."
            name="Value_0"
            value="0b0"/>
      <enum description="Enables the wakeup function in low power mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120739">
      <enum description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."
            name="Value_0"
            value="0b0"/>
      <enum description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e120785">
      <enum description="Receive" name="Value_0" value="0b0"/>
      <enum description="Transmit" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e120832">
      <enum description="Slave mode" name="Value_0" value="0b0"/>
      <enum description="Master mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e120878">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e120924">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e120998">
      <enum description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"
            name="Value_0"
            value="0b0"/>
      <enum description="No acknowledge signal detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121044">
      <enum description="No interrupt pending" name="Value_0" value="0b0"/>
      <enum description="Interrupt pending" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121090">
      <enum description="Slave receive, master writing to slave" name="Value_0" value="0b0"/>
      <enum description="Slave transmit, master reading from slave" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e121136">
      <enum description="Not addressed" name="Value_0" value="0b0"/>
      <enum description="Addressed as a slave" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121182">
      <enum description="Standard bus operation." name="Value_0" value="0b0"/>
      <enum description="Loss of arbitration." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121229">
      <enum description="Bus is idle" name="Value_0" value="0b0"/>
      <enum description="Bus is busy" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121275">
      <enum description="Not addressed" name="Value_0" value="0b0"/>
      <enum description="Addressed as a slave" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121321">
      <enum description="Transfer in progress" name="Value_0" value="0b0"/>
      <enum description="Transfer complete" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121460">
      <enum description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."
            name="Value_0"
            value="0b0"/>
      <enum description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e121506">
      <enum description="The slave baud rate follows the master baud rate and clock stretching may occur"
            name="Value_0"
            value="0b0"/>
      <enum description="Slave baud rate is independent of the master baud rate"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e121552">
      <enum description="Normal drive mode" name="Value_0" value="0b0"/>
      <enum description="High drive mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121598">
      <enum description="7-bit address scheme" name="Value_0" value="0b0"/>
      <enum description="10-bit address scheme" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121645">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121719">
      <enum description="No filter/bypass" name="Value_0" value="0b00000"/>
   </enumeration>
   <enumeration id="d1e121753">
      <enum description="Stop detection interrupt is disabled" name="Value_0" value="0b0"/>
      <enum description="Stop detection interrupt is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121799">
      <enum description="No stop happens on I2C bus" name="Value_0" value="0b0"/>
      <enum description="Stop detected on I2C bus" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121845">
      <enum description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."
            name="Value_0"
            value="0b0"/>
      <enum description="Stop holdoff is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e121965">
      <enum description="SHTF2 interrupt is disabled" name="Value_0" value="0b0"/>
      <enum description="SHTF2 interrupt is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122011">
      <enum description="No SCL high and SDA low timeout occurs" name="Value_0" value="0b0"/>
      <enum description="SCL high and SDA low timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122057">
      <enum description="No SCL high and SDA high timeout occurs" name="Value_0"
            value="0b0"/>
      <enum description="SCL high and SDA high timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122103">
      <enum description="No low timeout occurs" name="Value_0" value="0b0"/>
      <enum description="Low timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122149">
      <enum description="Timeout counter counts at the frequency of the bus clock / 64"
            name="Value_0"
            value="0b0"/>
      <enum description="Timeout counter counts at the frequency of the bus clock"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122196">
      <enum description="I2C address register 2 matching is disabled" name="Value_0"
            value="0b0"/>
      <enum description="I2C address register 2 matching is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122242">
      <enum description="SMBus alert response address matching is disabled" name="Value_0"
            value="0b0"/>
      <enum description="SMBus alert response address matching is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122288">
      <enum description="An ACK or NACK is sent on the following receiving data byte"
            name="Value_0"
            value="0b0"/>
      <enum description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122608">
      <enum description="mul = 1" name="Value_00" value="0b00"/>
      <enum description="mul = 2" name="Value_01" value="0b01"/>
      <enum description="mul = 4" name="Value_10" value="0b10"/>
   </enumeration>
   <enumeration id="d1e122694">
      <enum description="All DMA signalling disabled." name="Value_0" value="0b0"/>
      <enum description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122740">
      <enum description="Normal operation. No interrupt generated when address matching in low power mode."
            name="Value_0"
            value="0b0"/>
      <enum description="Enables the wakeup function in low power mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122804">
      <enum description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."
            name="Value_0"
            value="0b0"/>
      <enum description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e122850">
      <enum description="Receive" name="Value_0" value="0b0"/>
      <enum description="Transmit" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122897">
      <enum description="Slave mode" name="Value_0" value="0b0"/>
      <enum description="Master mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122943">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e122989">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123063">
      <enum description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"
            name="Value_0"
            value="0b0"/>
      <enum description="No acknowledge signal detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123109">
      <enum description="No interrupt pending" name="Value_0" value="0b0"/>
      <enum description="Interrupt pending" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123155">
      <enum description="Slave receive, master writing to slave" name="Value_0" value="0b0"/>
      <enum description="Slave transmit, master reading from slave" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e123201">
      <enum description="Not addressed" name="Value_0" value="0b0"/>
      <enum description="Addressed as a slave" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123247">
      <enum description="Standard bus operation." name="Value_0" value="0b0"/>
      <enum description="Loss of arbitration." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123294">
      <enum description="Bus is idle" name="Value_0" value="0b0"/>
      <enum description="Bus is busy" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123340">
      <enum description="Not addressed" name="Value_0" value="0b0"/>
      <enum description="Addressed as a slave" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123386">
      <enum description="Transfer in progress" name="Value_0" value="0b0"/>
      <enum description="Transfer complete" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123525">
      <enum description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."
            name="Value_0"
            value="0b0"/>
      <enum description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e123571">
      <enum description="The slave baud rate follows the master baud rate and clock stretching may occur"
            name="Value_0"
            value="0b0"/>
      <enum description="Slave baud rate is independent of the master baud rate"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e123617">
      <enum description="Normal drive mode" name="Value_0" value="0b0"/>
      <enum description="High drive mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123663">
      <enum description="7-bit address scheme" name="Value_0" value="0b0"/>
      <enum description="10-bit address scheme" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123710">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123784">
      <enum description="No filter/bypass" name="Value_0" value="0b00000"/>
   </enumeration>
   <enumeration id="d1e123818">
      <enum description="Stop detection interrupt is disabled" name="Value_0" value="0b0"/>
      <enum description="Stop detection interrupt is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123864">
      <enum description="No stop happens on I2C bus" name="Value_0" value="0b0"/>
      <enum description="Stop detected on I2C bus" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e123910">
      <enum description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."
            name="Value_0"
            value="0b0"/>
      <enum description="Stop holdoff is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124030">
      <enum description="SHTF2 interrupt is disabled" name="Value_0" value="0b0"/>
      <enum description="SHTF2 interrupt is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124076">
      <enum description="No SCL high and SDA low timeout occurs" name="Value_0" value="0b0"/>
      <enum description="SCL high and SDA low timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124122">
      <enum description="No SCL high and SDA high timeout occurs" name="Value_0"
            value="0b0"/>
      <enum description="SCL high and SDA high timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124168">
      <enum description="No low timeout occurs" name="Value_0" value="0b0"/>
      <enum description="Low timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124214">
      <enum description="Timeout counter counts at the frequency of the bus clock / 64"
            name="Value_0"
            value="0b0"/>
      <enum description="Timeout counter counts at the frequency of the bus clock"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124261">
      <enum description="I2C address register 2 matching is disabled" name="Value_0"
            value="0b0"/>
      <enum description="I2C address register 2 matching is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124307">
      <enum description="SMBus alert response address matching is disabled" name="Value_0"
            value="0b0"/>
      <enum description="SMBus alert response address matching is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124353">
      <enum description="An ACK or NACK is sent on the following receiving data byte"
            name="Value_0"
            value="0b0"/>
      <enum description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124625">
      <enum description="One stop bit." name="Value_0" value="0b0"/>
      <enum description="Two stop bit." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124671">
      <enum description="Hardware interrupts from UART _S2[RXEDGIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART _S2[RXEDGIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124717">
      <enum description="Hardware interrupts from UART _S2[LBKDIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART _S2[LBKDIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124837">
      <enum description="Even parity." name="Value_0" value="0b0"/>
      <enum description="Odd parity." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124883">
      <enum description="No hardware parity generation or checking." name="Value_0"
            value="0b0"/>
      <enum description="Parity enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e124929">
      <enum description="Idle character bit count starts after start bit." name="Value_0"
            value="0b0"/>
      <enum description="Idle character bit count starts after stop bit." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e124975">
      <enum description="Idle-line wakeup." name="Value_0" value="0b0"/>
      <enum description="Address-mark wakeup." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125021">
      <enum description="Receiver and transmitter use 8-bit data characters."
            name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 9-bit data characters."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125068">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the UART _RX pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-wire UART mode where the UART _TX pin is connected to the transmitter output and receiver input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125114">
      <enum description="UART is enabled in Wait mode." name="Value_0" value="0b0"/>
      <enum description="UART is disabled in Wait mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125160">
      <enum description="Normal operation - UART _RX and UART _TX use separate pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) UART _RX pin is not used by UART ."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125234">
      <enum description="Normal transmitter operation." name="Value_0" value="0b0"/>
      <enum description="Queue break character(s) to be sent." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125280">
      <enum description="Normal UART receiver operation." name="Value_0" value="0b0"/>
      <enum description="UART receiver in standby waiting for wakeup condition."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125326">
      <enum description="Receiver disabled." name="Value_0" value="0b0"/>
      <enum description="Receiver enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125372">
      <enum description="Transmitter disabled." name="Value_0" value="0b0"/>
      <enum description="Transmitter enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125418">
      <enum description="Hardware interrupts from IDLE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when IDLE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125465">
      <enum description="Hardware interrupts from RDRF disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when RDRF flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125511">
      <enum description="Hardware interrupts from TC disabled; use polling." name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125557">
      <enum description="Hardware interrupts from TDRE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125631">
      <enum description="No parity error." name="Value_0" value="0b0"/>
      <enum description="Parity error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125677">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="Value_0"
            value="0b0"/>
      <enum description="Framing error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125723">
      <enum description="No noise detected." name="Value_0" value="0b0"/>
      <enum description="Noise detected in the received character in UART _D."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125769">
      <enum description="No overrun." name="Value_0" value="0b0"/>
      <enum description="Receive overrun (new UART data lost)." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125815">
      <enum description="No idle line detected." name="Value_0" value="0b0"/>
      <enum description="Idle line was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125862">
      <enum description="Receive data buffer empty." name="Value_0" value="0b0"/>
      <enum description="Receive data buffer full." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e125908">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="Value_0"
            value="0b0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e125954">
      <enum description="Transmit data buffer full." name="Value_0" value="0b0"/>
      <enum description="Transmit data buffer empty." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e126029">
      <enum description="UART receiver idle waiting for a start bit." name="Value_0"
            value="0b0"/>
      <enum description="UART receiver active ( UART _RXD input not idle)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126075">
      <enum description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126121">
      <enum description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126167">
      <enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character."
            name="Value_0"
            value="0b0"/>
      <enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126213">
      <enum description="Receive data not inverted." name="Value_0" value="0b0"/>
      <enum description="Receive data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e126260">
      <enum description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."
            name="Value_0"
            value="0b0"/>
      <enum description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of C1[M], C1[PE] and C4[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of C1[M] and C1[PE]."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126306">
      <enum description="No active edge on the receive pin has occurred." name="Value_0"
            value="0b0"/>
      <enum description="An active edge on the receive pin has occurred." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126352">
      <enum description="No LIN break character has been detected." name="Value_0"
            value="0b0"/>
      <enum description="LIN break character has been detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e126426">
      <enum description="PF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when PF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126472">
      <enum description="FE interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when FE is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126518">
      <enum description="NF interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when NF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126564">
      <enum description="OR interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when OR is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e126610">
      <enum description="Transmit data not inverted." name="Value_0" value="0b0"/>
      <enum description="Transmit data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e126657">
      <enum description="UART _TXD pin is an input in single-wire mode." name="Value_0"
            value="0b0"/>
      <enum description="UART _TXD pin is an output in single-wire mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127050">
      <enum description="Receiver and transmitter use 8-bit or 9-bit data characters."
            name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 10-bit data characters."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127096">
      <enum description="All data received is transferred to the data buffer if MAEN1 is cleared."
            name="Value_0"
            value="0b0"/>
      <enum description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127142">
      <enum description="All data received is transferred to the data buffer if MAEN2 is cleared."
            name="Value_0"
            value="0b0"/>
      <enum description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127217">
      <enum description="Resynchronization during received data word is supported"
            name="Value_0"
            value="0b0"/>
      <enum description="Resynchronization during received data word is disabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127263">
      <enum description="Receiver samples input data using the rising edge of the baud rate clock."
            name="Value_0"
            value="0b0"/>
      <enum description="Receiver samples input data using the rising and falling edge of the baud rate clock."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127309">
      <enum description="DMA request disabled." name="Value_0" value="0b0"/>
      <enum description="DMA request enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e127355">
      <enum description="DMA request disabled." name="Value_0" value="0b0"/>
      <enum description="DMA request enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e127490">
      <enum description="One stop bit." name="Value_0" value="0b0"/>
      <enum description="Two stop bit." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e127536">
      <enum description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127582">
      <enum description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127702">
      <enum description="Even parity." name="Value_0" value="0b0"/>
      <enum description="Odd parity." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e127748">
      <enum description="No hardware parity generation or checking." name="Value_0"
            value="0b0"/>
      <enum description="Parity enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e127794">
      <enum description="Idle character bit count starts after start bit." name="Value_0"
            value="0b0"/>
      <enum description="Idle character bit count starts after stop bit." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127840">
      <enum description="Idle-line wakeup." name="Value_0" value="0b0"/>
      <enum description="Address-mark wakeup." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e127886">
      <enum description="Normal - start + 8 data bits (lsb first) + stop." name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127933">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e127979">
      <enum description="UART clocks continue to run in wait mode so the UART can be the source of an interrupt that wakes up the CPU."
            name="Value_0"
            value="0b0"/>
      <enum description="UART clocks freeze while CPU is in wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128025">
      <enum description="Normal operation - RxD and TxD use separate pins." name="Value_0"
            value="0b0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128099">
      <enum description="Normal transmitter operation." name="Value_0" value="0b0"/>
      <enum description="Queue break character(s) to be sent." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128145">
      <enum description="Normal UART receiver operation." name="Value_0" value="0b0"/>
      <enum description="UART receiver in standby waiting for wakeup condition."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128191">
      <enum description="Receiver off." name="Value_0" value="0b0"/>
      <enum description="Receiver on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128237">
      <enum description="Transmitter off." name="Value_0" value="0b0"/>
      <enum description="Transmitter on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128283">
      <enum description="Hardware interrupts from IDLE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when IDLE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128330">
      <enum description="Hardware interrupts from RDRF disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when RDRF flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128376">
      <enum description="Hardware interrupts from TC disabled; use polling." name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128422">
      <enum description="Hardware interrupts from TDRE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128496">
      <enum description="No parity error." name="Value_0" value="0b0"/>
      <enum description="Parity error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128542">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="Value_0"
            value="0b0"/>
      <enum description="Framing error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128588">
      <enum description="No noise detected." name="Value_0" value="0b0"/>
      <enum description="Noise detected in the received character in UART_D."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128634">
      <enum description="No overrun." name="Value_0" value="0b0"/>
      <enum description="Receive overrun (new UART data lost)." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128680">
      <enum description="No idle line detected." name="Value_0" value="0b0"/>
      <enum description="Idle line was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128727">
      <enum description="Receive data register empty." name="Value_0" value="0b0"/>
      <enum description="Receive data register full." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128773">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="Value_0"
            value="0b0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128819">
      <enum description="Transmit data register (buffer) full." name="Value_0" value="0b0"/>
      <enum description="Transmit data register (buffer) empty." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e128894">
      <enum description="UART receiver idle waiting for a start bit." name="Value_0"
            value="0b0"/>
      <enum description="UART receiver active (RxD input not idle)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128940">
      <enum description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 13 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e128986">
      <enum description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129032">
      <enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character."
            name="Value_0"
            value="0b0"/>
      <enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129078">
      <enum description="Receive data not inverted." name="Value_0" value="0b0"/>
      <enum description="Receive data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e129125">
      <enum description="No active edge on the receive pin has occurred." name="Value_0"
            value="0b0"/>
      <enum description="An active edge on the receive pin has occurred." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129171">
      <enum description="No LIN break character has been detected." name="Value_0"
            value="0b0"/>
      <enum description="LIN break character has been detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e129245">
      <enum description="PF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when PF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129291">
      <enum description="FE interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when FE is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129337">
      <enum description="NF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when NF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129383">
      <enum description="OR interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when OR is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129429">
      <enum description="Transmit data not inverted." name="Value_0" value="0b0"/>
      <enum description="Transmit data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e129476">
      <enum description="TxD pin is an input in single-wire mode." name="Value_0"
            value="0b0"/>
      <enum description="TxD pin is an output in single-wire mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129759">
      <enum description="If RIE is set and the RDRF flag is set, the RDRF interrupt request signal is asserted to request interrupt service."
            name="Value_0"
            value="0b0"/>
      <enum description="If RIE is set and the RDRF flag is set, the RDRF DMA request signal is asserted to request a DMA transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129805">
      <enum description="If TIE is set and the TDRE flag is set, the TDRE interrupt request signal is asserted to request interrupt service."
            name="Value_0"
            value="0b0"/>
      <enum description="If TIE is set and the TDRE flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e129940">
      <enum description="One stop bit." name="Value_0" value="0b0"/>
      <enum description="Two stop bit." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e129986">
      <enum description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130032">
      <enum description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130152">
      <enum description="Even parity." name="Value_0" value="0b0"/>
      <enum description="Odd parity." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130198">
      <enum description="No hardware parity generation or checking." name="Value_0"
            value="0b0"/>
      <enum description="Parity enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130244">
      <enum description="Idle character bit count starts after start bit." name="Value_0"
            value="0b0"/>
      <enum description="Idle character bit count starts after stop bit." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130290">
      <enum description="Idle-line wakeup." name="Value_0" value="0b0"/>
      <enum description="Address-mark wakeup." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130336">
      <enum description="Normal - start + 8 data bits (lsb first) + stop." name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130383">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130429">
      <enum description="UART clocks continue to run in wait mode so the UART can be the source of an interrupt that wakes up the CPU."
            name="Value_0"
            value="0b0"/>
      <enum description="UART clocks freeze while CPU is in wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130475">
      <enum description="Normal operation - RxD and TxD use separate pins." name="Value_0"
            value="0b0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130549">
      <enum description="Normal transmitter operation." name="Value_0" value="0b0"/>
      <enum description="Queue break character(s) to be sent." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130595">
      <enum description="Normal UART receiver operation." name="Value_0" value="0b0"/>
      <enum description="UART receiver in standby waiting for wakeup condition."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130641">
      <enum description="Receiver off." name="Value_0" value="0b0"/>
      <enum description="Receiver on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130687">
      <enum description="Transmitter off." name="Value_0" value="0b0"/>
      <enum description="Transmitter on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130733">
      <enum description="Hardware interrupts from IDLE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when IDLE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130780">
      <enum description="Hardware interrupts from RDRF disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when RDRF flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130826">
      <enum description="Hardware interrupts from TC disabled; use polling." name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130872">
      <enum description="Hardware interrupts from TDRE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e130946">
      <enum description="No parity error." name="Value_0" value="0b0"/>
      <enum description="Parity error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e130992">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="Value_0"
            value="0b0"/>
      <enum description="Framing error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131038">
      <enum description="No noise detected." name="Value_0" value="0b0"/>
      <enum description="Noise detected in the received character in UART_D."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131084">
      <enum description="No overrun." name="Value_0" value="0b0"/>
      <enum description="Receive overrun (new UART data lost)." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131130">
      <enum description="No idle line detected." name="Value_0" value="0b0"/>
      <enum description="Idle line was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131177">
      <enum description="Receive data register empty." name="Value_0" value="0b0"/>
      <enum description="Receive data register full." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131223">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="Value_0"
            value="0b0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131269">
      <enum description="Transmit data register (buffer) full." name="Value_0" value="0b0"/>
      <enum description="Transmit data register (buffer) empty." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131344">
      <enum description="UART receiver idle waiting for a start bit." name="Value_0"
            value="0b0"/>
      <enum description="UART receiver active (RxD input not idle)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131390">
      <enum description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 13 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131436">
      <enum description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131482">
      <enum description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character."
            name="Value_0"
            value="0b0"/>
      <enum description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131528">
      <enum description="Receive data not inverted." name="Value_0" value="0b0"/>
      <enum description="Receive data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131575">
      <enum description="No active edge on the receive pin has occurred." name="Value_0"
            value="0b0"/>
      <enum description="An active edge on the receive pin has occurred." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131621">
      <enum description="No LIN break character has been detected." name="Value_0"
            value="0b0"/>
      <enum description="LIN break character has been detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131695">
      <enum description="PF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when PF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131741">
      <enum description="FE interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when FE is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131787">
      <enum description="NF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when NF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131833">
      <enum description="OR interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when OR is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e131879">
      <enum description="Transmit data not inverted." name="Value_0" value="0b0"/>
      <enum description="Transmit data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e131926">
      <enum description="TxD pin is an input in single-wire mode." name="Value_0"
            value="0b0"/>
      <enum description="TxD pin is an output in single-wire mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e132209">
      <enum description="If RIE is set and the RDRF flag is set, the RDRF interrupt request signal is asserted to request interrupt service."
            name="Value_0"
            value="0b0"/>
      <enum description="If RIE is set and the RDRF flag is set, the RDRF DMA request signal is asserted to request a DMA transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e132255">
      <enum description="If TIE is set and the TDRE flag is set, the TDRE interrupt request signal is asserted to request interrupt service."
            name="Value_0"
            value="0b0"/>
      <enum description="If TIE is set and the TDRE flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e132709">
      <enum description="Disables the AVBUSCHG interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the AVBUSCHG interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e132755">
      <enum description="Disables the B_SESS_CHG interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the B_SESS_CHG interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e132801">
      <enum description="Disables the SESSVLDCHG interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the SESSVLDCHG interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e132847">
      <enum description="Disables the LINE_STAT_CHG interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the LINE_STAT_CHG interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e132893">
      <enum description="Diables the 1ms timer interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the 1ms timer interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e132940">
      <enum description="The ID interrupt is disabled" name="Value_0" value="0b0"/>
      <enum description="The ID interrupt is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133014">
      <enum description="The VBUS voltage is below the A VBUS Valid threshold."
            name="Value_0"
            value="0b0"/>
      <enum description="The VBUS voltage is above the A VBUS Valid threshold."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e133060">
      <enum description="The VBUS voltage is above the B session end threshold."
            name="Value_0"
            value="0b0"/>
      <enum description="The VBUS voltage is below the B session end threshold."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e133106">
      <enum description="The VBUS voltage is below the B session valid threshold"
            name="Value_0"
            value="0b0"/>
      <enum description="The VBUS voltage is above the B session valid threshold."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e133152">
      <enum description="The LINE_STAT_CHG bit is not yet stable." name="Value_0"
            value="0b0"/>
      <enum description="The LINE_STAT_CHG bit has been debounced and is stable."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e133217">
      <enum description="Indicates a Type A cable is plugged into the USB connector."
            name="Value_0"
            value="0b0"/>
      <enum description="Indicates no cable is attached or a Type B cable is plugged into the USB connector."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e133291">
      <enum description="If USB_EN is 1 and HOST_MODE is 0 in the Control Register (CTL), then the D+ Data Line pull-up resistors are enabled. If HOST_MODE is 1 the D+ and D- Data Line pull-down resistors are engaged."
            name="Value_0"
            value="0b0"/>
      <enum description="The pull-up and pull-down controls in this register are used."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e133337">
      <enum description="D- pulldown resistor is not enabled." name="Value_0" value="0b0"/>
      <enum description="D- pulldown resistor is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133383">
      <enum description="D+ pulldown resistor is not enabled." name="Value_0" value="0b0"/>
      <enum description="D+ pulldown resistor is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133429">
      <enum description="D+ pullup resistor is not enabled" name="Value_0" value="0b0"/>
      <enum description="D+ pullup resistor is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133676">
      <enum description="Disables the USBRST interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the USBRST interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133722">
      <enum description="Disables the ERROR interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the ERROR interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133768">
      <enum description="Disbles the SOFTOK interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the SOFTOK interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133814">
      <enum description="Disables the TOKDNE interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the TOKDNE interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133860">
      <enum description="Disables the SLEEP interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the SLEEP interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133907">
      <enum description="Disables the RESUME interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the RESUME interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133953">
      <enum description="Disables the ATTACH interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the ATTACH interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e133999">
      <enum description="Diasbles the STALL interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the STALL interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134229">
      <enum description="Disables the PIDERR interrupt." name="Value_0" value="0b0"/>
      <enum description="Enters the PIDERR interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134275">
      <enum description="Disables the CRC5/EOF interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the CRC5/EOF interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134321">
      <enum description="Disables the CRC16 interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the CRC16 interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134367">
      <enum description="Disables the DFN8 interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the DFN8 interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134413">
      <enum description="Disables the BTOERR interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the BTOERR interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134460">
      <enum description="Disables the DMAERR interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the DMAERR interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134506">
      <enum description="Disables the BTSERR interrupt." name="Value_0" value="0b0"/>
      <enum description="Enables the BTSERR interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e134598">
      <enum description="The most recent transaction was a receive operation."
            name="Value_0"
            value="0b0"/>
      <enum description="The most recent transaction was a transmit operation."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e134690">
      <enum description="Disables the USB Module." name="Value_0" value="0b0"/>
      <enum description="Enables the USB Module." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e135112">
      <enum description="OUT Token. USB Module performs an OUT (TX) transaction."
            name="Value_0001"
            value="0b0001"/>
      <enum description="IN Token. USB Module performs an In (RX) transaction."
            name="Value_1001"
            value="0b1001"/>
      <enum description="SETUP Token. USB Module performs a SETUP (TX) transaction"
            name="Value_1101"
            value="0b1101"/>
   </enumeration>
   <enumeration id="d1e135501">
      <enum description="Weak pulldowns are disabled on D+ and D-." name="Value_0"
            value="0b0"/>
      <enum description="Weak pulldowns are enabled on D+ and D-." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e135547">
      <enum description="USB transceiver is not in suspend state." name="Value_0"
            value="0b0"/>
      <enum description="USB transceiver is in suspend state." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e135621">
      <enum description="D- pulldown disabled." name="Value_0" value="0b0"/>
      <enum description="D- pulldown enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e135667">
      <enum description="D+ pulldown disabled." name="Value_0" value="0b0"/>
      <enum description="D+ pulldown enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e135713">
      <enum description="D+ pullup disabled." name="Value_0" value="0b0"/>
      <enum description="D+ pullup enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e135787">
      <enum description="DP Pullup in non-OTG device mode is not enabled." name="Value_0"
            value="0b0"/>
      <enum description="DP Pullup in non-OTG device mode is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e135861">
      <enum description="No interrupt was generated." name="Value_0" value="0b0"/>
      <enum description="Interrupt was generated because of the USB asynchronous interrupt."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e135907">
      <enum description="Synchronous interrupt has not been detected." name="Value_0"
            value="0b0"/>
      <enum description="Synchronous interrupt has been detected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e135953">
      <enum description="USB asynchronous wakeup from suspend mode disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="USB asynchronous wakeup from suspend mode enabled. The asynchronous resume interrupt differs from the synchronous resume interrupt in that it asynchronously detects K-state using the unfiltered state of the D+ and D- pins. This interupt should only be enabled when the Transceiver is suspended."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e135999">
      <enum description="Normal USB module operation." name="Value_0" value="0b0"/>
      <enum description="Returns the USB module to its reset state." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e136159">
      <enum description="Level 0" name="Value_00" value="0b00"/>
      <enum description="Level 1" name="Value_01" value="0b01"/>
      <enum description="Level 2" name="Value_10" value="0b10"/>
      <enum description="Level 3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e136229">
      <enum description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA."
            name="Value_000"
            value="0b000"/>
      <enum description="One sample must agree. The comparator output is simply sampled."
            name="Value_001"
            value="0b001"/>
      <enum description="2 consecutive samples must agree." name="Value_010" value="0b010"/>
      <enum description="3 consecutive samples must agree." name="Value_011" value="0b011"/>
      <enum description="4 consecutive samples must agree." name="Value_100" value="0b100"/>
      <enum description="5 consecutive samples must agree." name="Value_101" value="0b101"/>
      <enum description="6 consecutive samples must agree." name="Value_110" value="0b110"/>
      <enum description="7 consecutive samples must agree." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e136376">
      <enum description="Analog Comparator is disabled." name="Value_0" value="0b0"/>
      <enum description="Analog Comparator is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136422">
      <enum description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect."
            name="Value_0"
            value="0b0"/>
      <enum description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e136468">
      <enum description="Set the filtered comparator output (CMPO) to equal COUT."
            name="Value_0"
            value="0b0"/>
      <enum description="Set the unfiltered comparator output (CMPO) to equal COUTA."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e136514">
      <enum description="Does not invert the comparator output." name="Value_0" value="0b0"/>
      <enum description="Inverts the comparator output." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136560">
      <enum description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."
            name="Value_0"
            value="0b0"/>
      <enum description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e136607">
      <enum description="Trigger mode is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger mode is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136653">
      <enum description="Windowing mode is not selected." name="Value_0" value="0b0"/>
      <enum description="Windowing mode is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136699">
      <enum description="Sampling mode is not selected." name="Value_0" value="0b0"/>
      <enum description="Sampling mode is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136837">
      <enum description="Falling-edge on COUT has not been detected." name="Value_0"
            value="0b0"/>
      <enum description="Falling-edge on COUT has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136883">
      <enum description="Rising-edge on COUT has not been detected." name="Value_0"
            value="0b0"/>
      <enum description="Rising-edge on COUT has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136929">
      <enum description="Interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="Interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e136975">
      <enum description="Interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="Interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e137022">
      <enum description="DMA is disabled." name="Value_0" value="0b0"/>
      <enum description="DMA is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e137114">
      <enum description="V is selected as resistor ladder network supply reference V. in1 in"
            name="Value_0"
            value="0b0"/>
      <enum description="V is selected as resistor ladder network supply reference V. in2 in"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137160">
      <enum description="DAC is disabled." name="Value_0" value="0b0"/>
      <enum description="DAC is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e137235">
      <enum description="IN0" name="Value_000" value="0b000"/>
      <enum description="IN1" name="Value_001" value="0b001"/>
      <enum description="IN2" name="Value_010" value="0b010"/>
      <enum description="IN3" name="Value_011" value="0b011"/>
      <enum description="IN4" name="Value_100" value="0b100"/>
      <enum description="IN5" name="Value_101" value="0b101"/>
      <enum description="IN6" name="Value_110" value="0b110"/>
      <enum description="IN7" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e137354">
      <enum description="IN0" name="Value_000" value="0b000"/>
      <enum description="IN1" name="Value_001" value="0b001"/>
      <enum description="IN2" name="Value_010" value="0b010"/>
      <enum description="IN3" name="Value_011" value="0b011"/>
      <enum description="IN4" name="Value_100" value="0b100"/>
      <enum description="IN5" name="Value_101" value="0b101"/>
      <enum description="IN6" name="Value_110" value="0b110"/>
      <enum description="IN7" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e137473">
      <enum description="Pass Through Mode is disabled." name="Value_0" value="0b0"/>
      <enum description="Pass Through Mode is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e137590">
      <enum description="SPI serial data transfers start with most significant bit"
            name="Value_0"
            value="0b0"/>
      <enum description="SPI serial data transfers start with least significant bit"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137636">
      <enum description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."
            name="Value_0"
            value="0b0"/>
      <enum description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137682">
      <enum description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer"
            name="Value_0"
            value="0b0"/>
      <enum description="First edge on SPSCK occurs at the start of the first cycle of a data transfer"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137728">
      <enum description="Active-high SPI clock (idles low)" name="Value_0" value="0b0"/>
      <enum description="Active-low SPI clock (idles high)" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e137774">
      <enum description="SPI module configured as a slave SPI device" name="Value_0"
            value="0b0"/>
      <enum description="SPI module configured as a master SPI device" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137821">
      <enum description="Interrupts from SPTEF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPTEF is 1, hardware interrupt requested" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137867">
      <enum description="SPI system inactive" name="Value_0" value="0b0"/>
      <enum description="SPI system enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e137913">
      <enum description="Interrupts from SPRF and MODF are inhibited-use polling"
            name="Value_0"
            value="0b0"/>
      <enum description="Request a hardware interrupt when SPRF or MODF is 1"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e137987">
      <enum description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138033">
      <enum description="SPI clocks continue to operate in wait mode" name="Value_0"
            value="0b0"/>
      <enum description="SPI clocks stop when the MCU enters wait mode" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138079">
      <enum description="DMA request for receive is disabled and interrupt from SPRF is allowed"
            name="Value_0"
            value="0b0"/>
      <enum description="DMA request for receive is enabled and interrupt from SPRF is disabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138125">
      <enum description="Output driver disabled so SPI data I/O pin acts as an input"
            name="Value_0"
            value="0b0"/>
      <enum description="SPI I/O pin enabled as an output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e138171">
      <enum description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"
            name="Value_0"
            value="0b0"/>
      <enum description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138218">
      <enum description="DMA request for transmit is disabled and interrupt from SPTEF is allowed"
            name="Value_0"
            value="0b0"/>
      <enum description="DMA request for transmit is enabled and interrupt from SPTEF is disabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138264">
      <enum description="Interrupts from SPMF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPMF is 1, requests a hardware interrupt" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138338">
      <enum description="Baud rate divisor is 2" name="Value_0000" value="0b0000"/>
      <enum description="Baud rate divisor is 4" name="Value_0001" value="0b0001"/>
      <enum description="Baud rate divisor is 8" name="Value_0010" value="0b0010"/>
      <enum description="Baud rate divisor is 16" name="Value_0011" value="0b0011"/>
      <enum description="Baud rate divisor is 32" name="Value_0100" value="0b0100"/>
      <enum description="Baud rate divisor is 64" name="Value_0101" value="0b0101"/>
      <enum description="Baud rate divisor is 128" name="Value_0110" value="0b0110"/>
      <enum description="Baud rate divisor is 256" name="Value_0111" value="0b0111"/>
      <enum description="Baud rate divisor is 512" name="Value_1000" value="0b1000"/>
   </enumeration>
   <enumeration id="d1e138469">
      <enum description="Baud rate prescaler divisor is 1" name="Value_000" value="0b000"/>
      <enum description="Baud rate prescaler divisor is 2" name="Value_001" value="0b001"/>
      <enum description="Baud rate prescaler divisor is 3" name="Value_010" value="0b010"/>
      <enum description="Baud rate prescaler divisor is 4" name="Value_011" value="0b011"/>
      <enum description="Baud rate prescaler divisor is 5" name="Value_100" value="0b100"/>
      <enum description="Baud rate prescaler divisor is 6" name="Value_101" value="0b101"/>
      <enum description="Baud rate prescaler divisor is 7" name="Value_110" value="0b110"/>
      <enum description="Baud rate prescaler divisor is 8" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e138616">
      <enum description="No mode fault error" name="Value_0" value="0b0"/>
      <enum description="Mode fault error detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e138662">
      <enum description="SPI transmit buffer not empty" name="Value_0" value="0b0"/>
      <enum description="SPI transmit buffer empty" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e138708">
      <enum description="Value in the receive data buffer does not match the value in the M register"
            name="Value_0"
            value="0b0"/>
      <enum description="Value in the receive data buffer matches the value in the M register"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138754">
      <enum description="No data available in the receive data buffer" name="Value_0"
            value="0b0"/>
      <enum description="Data available in the receive data buffer" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e138965">
      <enum description="SPI serial data transfers start with most significant bit"
            name="Value_0"
            value="0b0"/>
      <enum description="SPI serial data transfers start with least significant bit"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139011">
      <enum description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."
            name="Value_0"
            value="0b0"/>
      <enum description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139057">
      <enum description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer"
            name="Value_0"
            value="0b0"/>
      <enum description="First edge on SPSCK occurs at the start of the first cycle of a data transfer"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139103">
      <enum description="Active-high SPI clock (idles low)" name="Value_0" value="0b0"/>
      <enum description="Active-low SPI clock (idles high)" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e139149">
      <enum description="SPI module configured as a slave SPI device" name="Value_0"
            value="0b0"/>
      <enum description="SPI module configured as a master SPI device" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139196">
      <enum description="Interrupts from SPTEF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPTEF is 1, hardware interrupt requested" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139242">
      <enum description="SPI system inactive" name="Value_0" value="0b0"/>
      <enum description="SPI system enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e139288">
      <enum description="Interrupts from SPRF and MODF are inhibited-use polling"
            name="Value_0"
            value="0b0"/>
      <enum description="Request a hardware interrupt when SPRF or MODF is 1"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139362">
      <enum description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139408">
      <enum description="SPI clocks continue to operate in wait mode" name="Value_0"
            value="0b0"/>
      <enum description="SPI clocks stop when the MCU enters wait mode" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139454">
      <enum description="DMA request for receive is disabled and interrupt from SPRF is allowed"
            name="Value_0"
            value="0b0"/>
      <enum description="DMA request for receive is enabled and interrupt from SPRF is disabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139500">
      <enum description="Output driver disabled so SPI data I/O pin acts as an input"
            name="Value_0"
            value="0b0"/>
      <enum description="SPI I/O pin enabled as an output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e139546">
      <enum description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"
            name="Value_0"
            value="0b0"/>
      <enum description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139593">
      <enum description="DMA request for transmit is disabled and interrupt from SPTEF is allowed"
            name="Value_0"
            value="0b0"/>
      <enum description="DMA request for transmit is enabled and interrupt from SPTEF is disabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139639">
      <enum description="Interrupts from SPMF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPMF is 1, requests a hardware interrupt" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e139713">
      <enum description="Baud rate divisor is 2" name="Value_0000" value="0b0000"/>
      <enum description="Baud rate divisor is 4" name="Value_0001" value="0b0001"/>
      <enum description="Baud rate divisor is 8" name="Value_0010" value="0b0010"/>
      <enum description="Baud rate divisor is 16" name="Value_0011" value="0b0011"/>
      <enum description="Baud rate divisor is 32" name="Value_0100" value="0b0100"/>
      <enum description="Baud rate divisor is 64" name="Value_0101" value="0b0101"/>
      <enum description="Baud rate divisor is 128" name="Value_0110" value="0b0110"/>
      <enum description="Baud rate divisor is 256" name="Value_0111" value="0b0111"/>
      <enum description="Baud rate divisor is 512" name="Value_1000" value="0b1000"/>
   </enumeration>
   <enumeration id="d1e139844">
      <enum description="Baud rate prescaler divisor is 1" name="Value_000" value="0b000"/>
      <enum description="Baud rate prescaler divisor is 2" name="Value_001" value="0b001"/>
      <enum description="Baud rate prescaler divisor is 3" name="Value_010" value="0b010"/>
      <enum description="Baud rate prescaler divisor is 4" name="Value_011" value="0b011"/>
      <enum description="Baud rate prescaler divisor is 5" name="Value_100" value="0b100"/>
      <enum description="Baud rate prescaler divisor is 6" name="Value_101" value="0b101"/>
      <enum description="Baud rate prescaler divisor is 7" name="Value_110" value="0b110"/>
      <enum description="Baud rate prescaler divisor is 8" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e139991">
      <enum description="No mode fault error" name="Value_0" value="0b0"/>
      <enum description="Mode fault error detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e140037">
      <enum description="SPI transmit buffer not empty" name="Value_0" value="0b0"/>
      <enum description="SPI transmit buffer empty" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e140083">
      <enum description="Value in the receive data buffer does not match the value in the M register"
            name="Value_0"
            value="0b0"/>
      <enum description="Value in the receive data buffer matches the value in the M register"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e140129">
      <enum description="No data available in the receive data buffer" name="Value_0"
            value="0b0"/>
      <enum description="Data available in the receive data buffer" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e140336">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140406">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140476">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140546">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140644">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140714">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140784">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140854">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e140952">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141022">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141092">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141162">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141260">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141330">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141400">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141470">
      <enum description="External input pin disabled as wakeup input" name="Value_00"
            value="0b00"/>
      <enum description="External input pin enabled with rising edge detection"
            name="Value_01"
            value="0b01"/>
      <enum description="External input pin enabled with falling edge detection"
            name="Value_10"
            value="0b10"/>
      <enum description="External input pin enabled with any change detection"
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e141568">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141614">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141660">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141706">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141752">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141799">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141845">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141891">
      <enum description="Internal module flag not used as wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Internal module flag used as wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e141966">
      <enum description="LLWU_P0 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P0 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142012">
      <enum description="LLWU_P1 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P1 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142058">
      <enum description="LLWU_P2 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P2 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142104">
      <enum description="LLWU_P3 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P3 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142150">
      <enum description="LLWU_P4 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P4 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142197">
      <enum description="LLWU_P5 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P5 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142243">
      <enum description="LLWU_P6 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P6 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142289">
      <enum description="LLWU_P7 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P7 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142363">
      <enum description="LLWU_P8 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P8 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142409">
      <enum description="LLWU_P9 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P9 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142455">
      <enum description="LLWU_P10 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P10 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142501">
      <enum description="LLWU_P11 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P11 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142547">
      <enum description="LLWU_P12 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P12 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142594">
      <enum description="LLWU_P13 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P13 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142640">
      <enum description="LLWU_P14 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P14 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142686">
      <enum description="LLWU_P15 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="LLWU_P15 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142760">
      <enum description="Module 0 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 0 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142806">
      <enum description="Module 1 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 1 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142852">
      <enum description="Module 2 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 2 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142898">
      <enum description="Module 3 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 3 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142944">
      <enum description="Module 4 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 4 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e142991">
      <enum description="Module 5 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 5 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143037">
      <enum description="Module 6 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 6 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143083">
      <enum description="Module 7 input was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Module 7 input was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143157">
      <enum description="Select LLWU_P0 for filter" name="Value_0000" value="0b0000"/>
      <enum description="Select LLWU_P15 for filter" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e143203">
      <enum description="Filter disabled" name="Value_00" value="0b00"/>
      <enum description="Filter posedge detect enabled" name="Value_01" value="0b01"/>
      <enum description="Filter negedge detect enabled" name="Value_10" value="0b10"/>
      <enum description="Filter any edge detect enabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e143273">
      <enum description="Pin Filter 1 was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Pin Filter 1 was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143347">
      <enum description="Select LLWU_P0 for filter" name="Value_0000" value="0b0000"/>
      <enum description="Select LLWU_P15 for filter" name="Value_1111" value="0b1111"/>
   </enumeration>
   <enumeration id="d1e143393">
      <enum description="Filter disabled" name="Value_00" value="0b00"/>
      <enum description="Filter posedge detect enabled" name="Value_01" value="0b01"/>
      <enum description="Filter negedge detect enabled" name="Value_10" value="0b10"/>
      <enum description="Filter any edge detect enabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e143463">
      <enum description="Pin Filter 2 was not a wakeup source" name="Value_0" value="0b0"/>
      <enum description="Pin Filter 2 was a wakeup source" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143577">
      <enum description="Low trip point selected (V LVD = V LVDL )" name="Value_00"
            value="0b00"/>
      <enum description="High trip point selected (V LVD = V LVDH )" name="Value_01"
            value="0b01"/>
   </enumeration>
   <enumeration id="d1e143623">
      <enum description="LVDF does not generate hardware resets" name="Value_0" value="0b0"/>
      <enum description="Force an MCU reset when LVDF = 1" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143669">
      <enum description="Hardware interrupt disabled (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="Request a hardware interrupt when LVDF = 1" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e143733">
      <enum description="Low-voltage event not detected" name="Value_0" value="0b0"/>
      <enum description="Low-voltage event detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e143807">
      <enum description="Low trip point selected (VLVW = VLVW1)" name="Value_00"
            value="0b00"/>
      <enum description="Mid 1 trip point selected (VLVW = VLVW2)" name="Value_01"
            value="0b01"/>
      <enum description="Mid 2 trip point selected (VLVW = VLVW3)" name="Value_10"
            value="0b10"/>
      <enum description="High trip point selected (VLVW = VLVW4)" name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e143877">
      <enum description="Hardware interrupt disabled (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="Request a hardware interrupt when LVWF = 1" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e143941">
      <enum description="Low-voltage warning event not detected" name="Value_0" value="0b0"/>
      <enum description="Low-voltage warning event detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144015">
      <enum description="Bandgap buffer not enabled" name="Value_0" value="0b0"/>
      <enum description="Bandgap buffer enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144061">
      <enum description="Regulator is in stop regulation or in transition to/from it"
            name="Value_0"
            value="0b0"/>
      <enum description="Regulator is in run regulation" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144107">
      <enum description="Peripherals and I/O pads are in normal run state" name="Value_0"
            value="0b0"/>
      <enum description="Certain peripherals and I/O pads are in an isolated and latched state"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e144153">
      <enum description="Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes"
            name="Value_0"
            value="0b0"/>
      <enum description="Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e144258">
      <enum description="Any VLLSx mode is not allowed" name="Value_0" value="0b0"/>
      <enum description="Any VLLSx mode is allowed" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144304">
      <enum description="LLS is not allowed" name="Value_0" value="0b0"/>
      <enum description="LLS is allowed" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144350">
      <enum description="VLPR, VLPW and VLPS are not allowed" name="Value_0" value="0b0"/>
      <enum description="VLPR, VLPW and VLPS are allowed" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144424">
      <enum description="Normal Stop (STOP)" name="Value_000" value="0b000"/>
      <enum description="Very-Low-Power Stop (VLPS)" name="Value_010" value="0b010"/>
      <enum description="Low-Leakage Stop (LLS)" name="Value_011" value="0b011"/>
      <enum description="Very-Low-Leakage Stop (VLLSx)" name="Value_100" value="0b100"/>
      <enum description="Reseved" name="Value_110" value="0b110"/>
   </enumeration>
   <enumeration id="d1e144506">
      <enum description="The previous stop mode entry was successsful." name="Value_0"
            value="0b0"/>
      <enum description="The previous stop mode entry was aborted." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e144552">
      <enum description="Normal Run mode (RUN)" name="Value_00" value="0b00"/>
      <enum description="Very-Low-Power Run mode (VLPR)" name="Value_10" value="0b10"/>
   </enumeration>
   <enumeration id="d1e144626">
      <enum description="VLLS0" name="Value_000" value="0b000"/>
      <enum description="VLLS1" name="Value_001" value="0b001"/>
      <enum description="VLLS3" name="Value_011" value="0b011"/>
   </enumeration>
   <enumeration id="d1e144684">
      <enum description="POR detect circuit is enabled in VLLS0" name="Value_0" value="0b0"/>
      <enum description="POR detect circuit is disabled in VLLS0" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e144730">
      <enum description="STOP - Normal Stop mode" name="Value_00" value="0b00"/>
      <enum description="PSTOP1 - Partial Stop with both system and bus clocks disabled"
            name="Value_01"
            value="0b01"/>
      <enum description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled"
            name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e144893">
      <enum description="Reset not caused by LLWU module wakeup source" name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by LLWU module wakeup source" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e144939">
      <enum description="Reset not caused by LVD trip or POR" name="Value_0" value="0b0"/>
      <enum description="Reset caused by LVD trip or POR" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e144985">
      <enum description="Reset not caused by a loss of external clock." name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by a loss of external clock." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e145031">
      <enum description="Reset not caused by a loss of lock in the PLL" name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by a loss of lock in the PLL" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e145077">
      <enum description="Reset not caused by watchdog timeout" name="Value_0" value="0b0"/>
      <enum description="Reset caused by watchdog timeout" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e145124">
      <enum description="Reset not caused by external reset pin" name="Value_0" value="0b0"/>
      <enum description="Reset caused by external reset pin" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e145170">
      <enum description="Reset not caused by POR" name="Value_0" value="0b0"/>
      <enum description="Reset caused by POR" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e145244">
      <enum description="Reset not caused by core LOCKUP event" name="Value_0" value="0b0"/>
      <enum description="Reset caused by core LOCKUP event" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e145290">
      <enum description="Reset not caused by software setting of SYSRESETREQ bit"
            name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by software setting of SYSRESETREQ bit"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e145336">
      <enum description="Reset not caused by host debugger system setting of the System Reset Request bit"
            name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by host debugger system setting of the System Reset Request bit"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e145382">
      <enum description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"
            name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e145456">
      <enum description="All filtering disabled" name="Value_00" value="0b00"/>
      <enum description="Bus clock filter enabled for normal operation" name="Value_01"
            value="0b01"/>
      <enum description="LPO clock filter enabled for normal operation" name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e145514">
      <enum description="All filtering disabled" name="Value_0" value="0b0"/>
      <enum description="LPO clock filter enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e145588">
      <enum description="Bus clock filter count is 1" name="Value_00000" value="0b00000"/>
      <enum description="Bus clock filter count is 2" name="Value_00001" value="0b00001"/>
      <enum description="Bus clock filter count is 3" name="Value_00010" value="0b00010"/>
      <enum description="Bus clock filter count is 4" name="Value_00011" value="0b00011"/>
      <enum description="Bus clock filter count is 5" name="Value_00100" value="0b00100"/>
      <enum description="Bus clock filter count is 6" name="Value_00101" value="0b00101"/>
      <enum description="Bus clock filter count is 7" name="Value_00110" value="0b00110"/>
      <enum description="Bus clock filter count is 8" name="Value_00111" value="0b00111"/>
      <enum description="Bus clock filter count is 9" name="Value_01000" value="0b01000"/>
      <enum description="Bus clock filter count is 10" name="Value_01001" value="0b01001"/>
      <enum description="Bus clock filter count is 11" name="Value_01010" value="0b01010"/>
      <enum description="Bus clock filter count is 12" name="Value_01011" value="0b01011"/>
      <enum description="Bus clock filter count is 13" name="Value_01100" value="0b01100"/>
      <enum description="Bus clock filter count is 14" name="Value_01101" value="0b01101"/>
      <enum description="Bus clock filter count is 15" name="Value_01110" value="0b01110"/>
      <enum description="Bus clock filter count is 16" name="Value_01111" value="0b01111"/>
      <enum description="Bus clock filter count is 17" name="Value_10000" value="0b10000"/>
      <enum description="Bus clock filter count is 18" name="Value_10001" value="0b10001"/>
      <enum description="Bus clock filter count is 19" name="Value_10010" value="0b10010"/>
      <enum description="Bus clock filter count is 20" name="Value_10011" value="0b10011"/>
      <enum description="Bus clock filter count is 21" name="Value_10100" value="0b10100"/>
      <enum description="Bus clock filter count is 22" name="Value_10101" value="0b10101"/>
      <enum description="Bus clock filter count is 23" name="Value_10110" value="0b10110"/>
      <enum description="Bus clock filter count is 24" name="Value_10111" value="0b10111"/>
      <enum description="Bus clock filter count is 25" name="Value_11000" value="0b11000"/>
      <enum description="Bus clock filter count is 26" name="Value_11001" value="0b11001"/>
      <enum description="Bus clock filter count is 27" name="Value_11010" value="0b11010"/>
      <enum description="Bus clock filter count is 28" name="Value_11011" value="0b11011"/>
      <enum description="Bus clock filter count is 29" name="Value_11100" value="0b11100"/>
      <enum description="Bus clock filter count is 30" name="Value_11101" value="0b11101"/>
      <enum description="Bus clock filter count is 31" name="Value_11110" value="0b11110"/>
      <enum description="Bus clock filter count is 32" name="Value_11111" value="0b11111"/>
   </enumeration>
   <enumeration id="d1e146070">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146144">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146218">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146292">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146366">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e146441">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146550">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146624">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146698">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146772">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e146846">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e146921">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147029">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147103">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147177">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147251">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147325">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e147400">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147517">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147591">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147665">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147739">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147813">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e147888">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e147996">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148070">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148144">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148218">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148292">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e148367">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148633">
      <enum description="no effect" name="Value_0" value="0b0"/>
      <enum description="removes the pending state from the SysTick exception"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148679">
      <enum description="write: no effect; read: SysTick exception is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes SysTick exception state to pending; read: SysTick exception is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148725">
      <enum description="no effect" name="Value_0" value="0b0"/>
      <enum description="removes the pending state from the PendSV exception"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148771">
      <enum description="write: no effect; read: PendSV exception is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes PendSV exception state to pending; read: PendSV exception is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148818">
      <enum description="write: no effect; read: NMI exception is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes NMI exception state to pending; read: NMI exception is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e148956">
      <enum description="no system reset request" name="Value_0" value="0b0"/>
      <enum description="asserts a signal to the outer system that requests a reset"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e149002">
      <enum description="Little-endian" name="Value_0" value="0b0"/>
      <enum description="Big-endian" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149095">
      <enum description="do not sleep when returning to Thread mode" name="Value_0"
            value="0b0"/>
      <enum description="enter sleep, or deep sleep, on return from an ISR" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e149141">
      <enum description="sleep" name="Value_0" value="0b0"/>
      <enum description="deep sleep" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149187">
      <enum description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded"
            name="Value_0"
            value="0b0"/>
      <enum description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e149435">
      <enum description="exception is not pending" name="Value_0" value="0b0"/>
      <enum description="exception is pending" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149509">
      <enum description="No active halt request debug event" name="Value_0" value="0b0"/>
      <enum description="Halt request debug event active" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149555">
      <enum description="No current breakpoint debug event" name="Value_0" value="0b0"/>
      <enum description="At least one current breakpoint debug event" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e149601">
      <enum description="No current debug events generated by the DWT" name="Value_0"
            value="0b0"/>
      <enum description="At least one current debug event generated by the DWT"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e149647">
      <enum description="No Vector catch triggered" name="Value_0" value="0b0"/>
      <enum description="Vector catch triggered" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149693">
      <enum description="No EDBGRQ debug event" name="Value_0" value="0b0"/>
      <enum description="EDBGRQ debug event" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149798">
      <enum description="counter disabled" name="Value_0" value="0b0"/>
      <enum description="counter enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e149844">
      <enum description="counting down to 0 does not assert the SysTick exception request"
            name="Value_0"
            value="0b0"/>
      <enum description="counting down to 0 asserts the SysTick exception request"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e149890">
      <enum description="external clock" name="Value_0" value="0b0"/>
      <enum description="processor clock" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e150092">
      <enum description="10ms calibration value is exact" name="Value_0" value="0b0"/>
      <enum description="10ms calibration value is inexact, because of the clock frequency"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150138">
      <enum description="The reference clock is provided" name="Value_0" value="0b0"/>
      <enum description="The reference clock is not provided" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e150240">
      <enum description="write: no effect; read: DMA channel 0 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable DMA channel 0 transfer complete interrupt; read: DMA channel 0 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150286">
      <enum description="write: no effect; read: DMA channel 1 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable DMA channel 1 transfer complete interrupt; read: DMA channel 1 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150332">
      <enum description="write: no effect; read: DMA channel 2 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable DMA channel 2 transfer complete interrupt; read: DMA channel 2 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150378">
      <enum description="write: no effect; read: DMA channel 3 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable DMA channel 3 transfer complete interrupt; read: DMA channel 3 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150424">
      <enum description="write: no effect; read: Reserved iv 20 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Reserved iv 20 interrupt; read: Reserved iv 20 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150471">
      <enum description="write: no effect; read: Command complete and read collision interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Command complete and read collision interrupt; read: Command complete and read collision interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150517">
      <enum description="write: no effect; read: Low-voltage detect, low-voltage warning interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Low-voltage detect, low-voltage warning interrupt; read: Low-voltage detect, low-voltage warning interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150563">
      <enum description="write: no effect; read: Low Leakage Wakeup Unit interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Low Leakage Wakeup Unit interrupt; read: Low Leakage Wakeup Unit interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150609">
      <enum description="write: no effect; read: Inter-Integrated Circuit 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150655">
      <enum description="write: no effect; read: Inter-Integrated Circuit 1 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Inter-Integrated Circuit 1 interrupt; read: Inter-Integrated Circuit 1 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150701">
      <enum description="write: no effect; read: Serial Peripheral Interface 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Serial Peripheral Interface 0 interrupt; read: Serial Peripheral Interface 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150748">
      <enum description="write: no effect; read: Serial Peripheral Interface 1 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Serial Peripheral Interface 1 interrupt; read: Serial Peripheral Interface 1 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150794">
      <enum description="write: no effect; read: UART0 status and error interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable UART0 status and error interrupt; read: UART0 status and error interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150840">
      <enum description="write: no effect; read: UART1 status and error interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable UART1 status and error interrupt; read: UART1 status and error interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150886">
      <enum description="write: no effect; read: UART2 status and error interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable UART2 status and error interrupt; read: UART2 status and error interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150932">
      <enum description="write: no effect; read: Analog-to-Digital Converter 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Analog-to-Digital Converter 0 interrupt; read: Analog-to-Digital Converter 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e150978">
      <enum description="write: no effect; read: Comparator 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Comparator 0 interrupt; read: Comparator 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151025">
      <enum description="write: no effect; read: Timer/PWM module 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Timer/PWM module 0 interrupt; read: Timer/PWM module 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151071">
      <enum description="write: no effect; read: Timer/PWM module 1 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Timer/PWM module 1 interrupt; read: Timer/PWM module 1 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151117">
      <enum description="write: no effect; read: Timer/PWM module 2 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Timer/PWM module 2 interrupt; read: Timer/PWM module 2 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151163">
      <enum description="write: no effect; read: Real-time counter interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Real-time counter interrupt; read: Real-time counter interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151209">
      <enum description="write: no effect; read: RTC seconds interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable RTC seconds interrupt; read: RTC seconds interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151255">
      <enum description="write: no effect; read: Periodic Interrupt Timer interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Periodic Interrupt Timer interrupt; read: Periodic Interrupt Timer interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151302">
      <enum description="write: no effect; read: Reserved iv 39 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Reserved iv 39 interrupt; read: Reserved iv 39 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151348">
      <enum description="write: no effect; read: Universal Serial Bus interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Universal Serial Bus interrupt; read: Universal Serial Bus interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151394">
      <enum description="write: no effect; read: Digital to Analog Converter interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Digital to Analog Converter interrupt; read: Digital to Analog Converter interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151440">
      <enum description="write: no effect; read: Touch Sensing Input interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Touch Sensing Input interrupt; read: Touch Sensing Input interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151486">
      <enum description="write: no effect; read: Multipurpose Clock Generator interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Multipurpose Clock Generator interrupt; read: Multipurpose Clock Generator interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151532">
      <enum description="write: no effect; read: Low-Power Timer interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Low-Power Timer interrupt; read: Low-Power Timer interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151579">
      <enum description="write: no effect; read: Reserved iv 45 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable Reserved iv 45 interrupt; read: Reserved iv 45 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151625">
      <enum description="write: no effect; read: PORTA Pin detect interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable PORTA Pin detect interrupt; read: PORTA Pin detect interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151671">
      <enum description="write: no effect; read: PORTD Pin detect interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: enable PORTD Pin detect interrupt; read: PORTD Pin detect interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151745">
      <enum description="write: no effect; read: DMA channel 0 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable DMA channel 0 transfer complete interrupt; read: DMA channel 0 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151791">
      <enum description="write: no effect; read: DMA channel 1 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable DMA channel 1 transfer complete interrupt; read: DMA channel 1 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151837">
      <enum description="write: no effect; read: DMA channel 2 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable DMA channel 2 transfer complete interrupt; read: DMA channel 2 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151883">
      <enum description="write: no effect; read: DMA channel 3 transfer complete interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable DMA channel 3 transfer complete interrupt; read: DMA channel 3 transfer complete interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151929">
      <enum description="write: no effect; read: Reserved iv 20 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Reserved iv 20 interrupt; read: Reserved iv 20 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e151976">
      <enum description="write: no effect; read: Command complete and read collision interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Command complete and read collision interrupt; read: Command complete and read collision interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152022">
      <enum description="write: no effect; read: Low-voltage detect, low-voltage warning interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Low-voltage detect, low-voltage warning interrupt; read: Low-voltage detect, low-voltage warning interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152068">
      <enum description="write: no effect; read: Low Leakage Wakeup Unit interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Low Leakage Wakeup Unit interrupt; read: Low Leakage Wakeup Unit interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152114">
      <enum description="write: no effect; read: Inter-Integrated Circuit 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152160">
      <enum description="write: no effect; read: Inter-Integrated Circuit 1 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Inter-Integrated Circuit 1 interrupt; read: Inter-Integrated Circuit 1 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152206">
      <enum description="write: no effect; read: Serial Peripheral Interface 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Serial Peripheral Interface 0 interrupt; read: Serial Peripheral Interface 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152253">
      <enum description="write: no effect; read: Serial Peripheral Interface 1 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Serial Peripheral Interface 1 interrupt; read: Serial Peripheral Interface 1 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152299">
      <enum description="write: no effect; read: UART0 status and error interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable UART0 status and error interrupt; read: UART0 status and error interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152345">
      <enum description="write: no effect; read: UART1 status and error interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable UART1 status and error interrupt; read: UART1 status and error interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152391">
      <enum description="write: no effect; read: UART2 status and error interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable UART2 status and error interrupt; read: UART2 status and error interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152437">
      <enum description="write: no effect; read: Analog-to-Digital Converter 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Analog-to-Digital Converter 0 interrupt; read: Analog-to-Digital Converter 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152483">
      <enum description="write: no effect; read: Comparator 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Comparator 0 interrupt; read: Comparator 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152530">
      <enum description="write: no effect; read: Timer/PWM module 0 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Timer/PWM module 0 interrupt; read: Timer/PWM module 0 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152576">
      <enum description="write: no effect; read: Timer/PWM module 1 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Timer/PWM module 1 interrupt; read: Timer/PWM module 1 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152622">
      <enum description="write: no effect; read: Timer/PWM module 2 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Timer/PWM module 2 interrupt; read: Timer/PWM module 2 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152668">
      <enum description="write: no effect; read: Real-time counter interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Real-time counter interrupt; read: Real-time counter interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152714">
      <enum description="write: no effect; read: RTC seconds interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable RTC seconds interrupt; read: RTC seconds interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152760">
      <enum description="write: no effect; read: Periodic Interrupt Timer interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Periodic Interrupt Timer interrupt; read: Periodic Interrupt Timer interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152807">
      <enum description="write: no effect; read: Reserved iv 39 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Reserved iv 39 interrupt; read: Reserved iv 39 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152853">
      <enum description="write: no effect; read: Universal Serial Bus interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Universal Serial Bus interrupt; read: Universal Serial Bus interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152899">
      <enum description="write: no effect; read: Digital to Analog Converter interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Digital to Analog Converter interrupt; read: Digital to Analog Converter interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152945">
      <enum description="write: no effect; read: Touch Sensing Input interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Touch Sensing Input interrupt; read: Touch Sensing Input interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e152991">
      <enum description="write: no effect; read: Multipurpose Clock Generator interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Multipurpose Clock Generator interrupt; read: Multipurpose Clock Generator interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153037">
      <enum description="write: no effect; read: Low-Power Timer interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Low-Power Timer interrupt; read: Low-Power Timer interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153084">
      <enum description="write: no effect; read: Reserved iv 45 interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable Reserved iv 45 interrupt; read: Reserved iv 45 interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153130">
      <enum description="write: no effect; read: PORTA Pin detect interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable PORTA Pin detect interrupt; read: PORTA Pin detect interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153176">
      <enum description="write: no effect; read: PORTD Pin detect interrupt disabled"
            name="Value_0"
            value="0b0"/>
      <enum description="write: disable PORTD Pin detect interrupt; read: PORTD Pin detect interrupt enabled"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153250">
      <enum description="write: no effect; read: DMA channel 0 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the DMA channel 0 transfer complete interrupt state to pending; read: DMA channel 0 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153296">
      <enum description="write: no effect; read: DMA channel 1 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the DMA channel 1 transfer complete interrupt state to pending; read: DMA channel 1 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153342">
      <enum description="write: no effect; read: DMA channel 2 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the DMA channel 2 transfer complete interrupt state to pending; read: DMA channel 2 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153388">
      <enum description="write: no effect; read: DMA channel 3 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the DMA channel 3 transfer complete interrupt state to pending; read: DMA channel 3 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153434">
      <enum description="write: no effect; read: Reserved iv 20 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Reserved iv 20 interrupt state to pending; read: Reserved iv 20 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153481">
      <enum description="write: no effect; read: Command complete and read collision interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Command complete and read collision interrupt state to pending; read: Command complete and read collision interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153527">
      <enum description="write: no effect; read: Low-voltage detect, low-voltage warning interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Low-voltage detect, low-voltage warning interrupt state to pending; read: Low-voltage detect, low-voltage warning interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153573">
      <enum description="write: no effect; read: Low Leakage Wakeup Unit interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Low Leakage Wakeup Unit interrupt state to pending; read: Low Leakage Wakeup Unit interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153619">
      <enum description="write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Inter-Integrated Circuit 0 interrupt state to pending; read: Inter-Integrated Circuit 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153665">
      <enum description="write: no effect; read: Inter-Integrated Circuit 1 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Inter-Integrated Circuit 1 interrupt state to pending; read: Inter-Integrated Circuit 1 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153711">
      <enum description="write: no effect; read: Serial Peripheral Interface 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Serial Peripheral Interface 0 interrupt state to pending; read: Serial Peripheral Interface 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153758">
      <enum description="write: no effect; read: Serial Peripheral Interface 1 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Serial Peripheral Interface 1 interrupt state to pending; read: Serial Peripheral Interface 1 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153804">
      <enum description="write: no effect; read: UART0 status and error interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the UART0 status and error interrupt state to pending; read: UART0 status and error interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153850">
      <enum description="write: no effect; read: UART1 status and error interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the UART1 status and error interrupt state to pending; read: UART1 status and error interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153896">
      <enum description="write: no effect; read: UART2 status and error interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the UART2 status and error interrupt state to pending; read: UART2 status and error interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153942">
      <enum description="write: no effect; read: Analog-to-Digital Converter 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Analog-to-Digital Converter 0 interrupt state to pending; read: Analog-to-Digital Converter 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e153988">
      <enum description="write: no effect; read: Comparator 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Comparator 0 interrupt state to pending; read: Comparator 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154035">
      <enum description="write: no effect; read: Timer/PWM module 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Timer/PWM module 0 interrupt state to pending; read: Timer/PWM module 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154081">
      <enum description="write: no effect; read: Timer/PWM module 1 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Timer/PWM module 1 interrupt state to pending; read: Timer/PWM module 1 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154127">
      <enum description="write: no effect; read: Timer/PWM module 2 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Timer/PWM module 2 interrupt state to pending; read: Timer/PWM module 2 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154173">
      <enum description="write: no effect; read: Real-time counter interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Real-time counter interrupt state to pending; read: Real-time counter interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154219">
      <enum description="write: no effect; read: RTC seconds interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the RTC seconds interrupt state to pending; read: RTC seconds interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154265">
      <enum description="write: no effect; read: Periodic Interrupt Timer interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Periodic Interrupt Timer interrupt state to pending; read: Periodic Interrupt Timer interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154312">
      <enum description="write: no effect; read: Reserved iv 39 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Reserved iv 39 interrupt state to pending; read: Reserved iv 39 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154358">
      <enum description="write: no effect; read: Universal Serial Bus interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Universal Serial Bus interrupt state to pending; read: Universal Serial Bus interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154404">
      <enum description="write: no effect; read: Digital to Analog Converter interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Digital to Analog Converter interrupt state to pending; read: Digital to Analog Converter interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154450">
      <enum description="write: no effect; read: Touch Sensing Input interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Touch Sensing Input interrupt state to pending; read: Touch Sensing Input interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154496">
      <enum description="write: no effect; read: Multipurpose Clock Generator interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Multipurpose Clock Generator interrupt state to pending; read: Multipurpose Clock Generator interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154542">
      <enum description="write: no effect; read: Low-Power Timer interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Low-Power Timer interrupt state to pending; read: Low-Power Timer interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154589">
      <enum description="write: no effect; read: Reserved iv 45 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the Reserved iv 45 interrupt state to pending; read: Reserved iv 45 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154635">
      <enum description="write: no effect; read: PORTA Pin detect interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the PORTA Pin detect interrupt state to pending; read: PORTA Pin detect interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154681">
      <enum description="write: no effect; read: PORTD Pin detect interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: changes the PORTD Pin detect interrupt state to pending; read: PORTD Pin detect interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154755">
      <enum description="write: no effect; read: DMA channel 0 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the DMA channel 0 transfer complete interrupt; read: DMA channel 0 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154801">
      <enum description="write: no effect; read: DMA channel 1 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the DMA channel 1 transfer complete interrupt; read: DMA channel 1 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154847">
      <enum description="write: no effect; read: DMA channel 2 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the DMA channel 2 transfer complete interrupt; read: DMA channel 2 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154893">
      <enum description="write: no effect; read: DMA channel 3 transfer complete interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the DMA channel 3 transfer complete interrupt; read: DMA channel 3 transfer complete interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154939">
      <enum description="write: no effect; read: Reserved iv 20 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Reserved iv 20 interrupt; read: Reserved iv 20 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e154986">
      <enum description="write: no effect; read: Command complete and read collision interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Command complete and read collision interrupt; read: Command complete and read collision interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155032">
      <enum description="write: no effect; read: Low-voltage detect, low-voltage warning interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Low-voltage detect, low-voltage warning interrupt; read: Low-voltage detect, low-voltage warning interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155078">
      <enum description="write: no effect; read: Low Leakage Wakeup Unit interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Low Leakage Wakeup Unit interrupt; read: Low Leakage Wakeup Unit interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155124">
      <enum description="write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155170">
      <enum description="write: no effect; read: Inter-Integrated Circuit 1 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Inter-Integrated Circuit 1 interrupt; read: Inter-Integrated Circuit 1 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155216">
      <enum description="write: no effect; read: Serial Peripheral Interface 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Serial Peripheral Interface 0 interrupt; read: Serial Peripheral Interface 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155263">
      <enum description="write: no effect; read: Serial Peripheral Interface 1 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Serial Peripheral Interface 1 interrupt; read: Serial Peripheral Interface 1 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155309">
      <enum description="write: no effect; read: UART0 status and error interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the UART0 status and error interrupt; read: UART0 status and error interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155355">
      <enum description="write: no effect; read: UART1 status and error interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the UART1 status and error interrupt; read: UART1 status and error interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155401">
      <enum description="write: no effect; read: UART2 status and error interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the UART2 status and error interrupt; read: UART2 status and error interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155447">
      <enum description="write: no effect; read: Analog-to-Digital Converter 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Analog-to-Digital Converter 0 interrupt; read: Analog-to-Digital Converter 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155493">
      <enum description="write: no effect; read: Comparator 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Comparator 0 interrupt; read: Comparator 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155540">
      <enum description="write: no effect; read: Timer/PWM module 0 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Timer/PWM module 0 interrupt; read: Timer/PWM module 0 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155586">
      <enum description="write: no effect; read: Timer/PWM module 1 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Timer/PWM module 1 interrupt; read: Timer/PWM module 1 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155632">
      <enum description="write: no effect; read: Timer/PWM module 2 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Timer/PWM module 2 interrupt; read: Timer/PWM module 2 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155678">
      <enum description="write: no effect; read: Real-time counter interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Real-time counter interrupt; read: Real-time counter interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155724">
      <enum description="write: no effect; read: RTC seconds interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the RTC seconds interrupt; read: RTC seconds interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155770">
      <enum description="write: no effect; read: Periodic Interrupt Timer interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Periodic Interrupt Timer interrupt; read: Periodic Interrupt Timer interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155817">
      <enum description="write: no effect; read: Reserved iv 39 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Reserved iv 39 interrupt; read: Reserved iv 39 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155863">
      <enum description="write: no effect; read: Universal Serial Bus interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Universal Serial Bus interrupt; read: Universal Serial Bus interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155909">
      <enum description="write: no effect; read: Digital to Analog Converter interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Digital to Analog Converter interrupt; read: Digital to Analog Converter interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e155955">
      <enum description="write: no effect; read: Touch Sensing Input interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Touch Sensing Input interrupt; read: Touch Sensing Input interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e156001">
      <enum description="write: no effect; read: Multipurpose Clock Generator interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Multipurpose Clock Generator interrupt; read: Multipurpose Clock Generator interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e156047">
      <enum description="write: no effect; read: Low-Power Timer interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Low-Power Timer interrupt; read: Low-Power Timer interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e156094">
      <enum description="write: no effect; read: Reserved iv 45 interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the Reserved iv 45 interrupt; read: Reserved iv 45 interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e156140">
      <enum description="write: no effect; read: PORTA Pin detect interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the PORTA Pin detect interrupt; read: PORTA Pin detect interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e156186">
      <enum description="write: no effect; read: PORTD Pin detect interrupt is not pending"
            name="Value_0"
            value="0b0"/>
      <enum description="write: removes pending state from the PORTD Pin detect interrupt; read: PORTD Pin detect interrupt is pending"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e158225">
      <enum description="Disabled." name="Value_0000" value="0b0000"/>
      <enum description="Instruction fetch." name="Value_0100" value="0b0100"/>
      <enum description="Data operand read." name="Value_0101" value="0b0101"/>
      <enum description="Data operand write." name="Value_0110" value="0b0110"/>
      <enum description="Data operand (read + write)." name="Value_0111" value="0b0111"/>
   </enumeration>
   <enumeration id="d1e158307">
      <enum description="Perform address comparison." name="Value_0" value="0b0"/>
      <enum description="Perform data value comparison." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e158353">
      <enum description="Byte." name="Value_00" value="0b00"/>
      <enum description="Halfword." name="Value_01" value="0b01"/>
      <enum description="Word." name="Value_10" value="0b10"/>
      <enum description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e158441">
      <enum description="No match." name="Value_0" value="0b0"/>
      <enum description="Match occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e158515">
      <enum description="Disabled." name="Value_0000" value="0b0000"/>
      <enum description="Instruction fetch." name="Value_0100" value="0b0100"/>
      <enum description="Data operand read." name="Value_0101" value="0b0101"/>
      <enum description="Data operand write." name="Value_0110" value="0b0110"/>
      <enum description="Data operand (read + write)." name="Value_0111" value="0b0111"/>
   </enumeration>
   <enumeration id="d1e158597">
      <enum description="No match." name="Value_0" value="0b0"/>
      <enum description="Match occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e158672">
      <enum description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]."
            name="Value_0"
            value="0b0"/>
      <enum description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e158718">
      <enum description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]."
            name="Value_0"
            value="0b0"/>
      <enum description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159331">
      <enum description="A bus slave connection to AXBS input port n is absent"
            name="Value_0"
            value="0b0"/>
      <enum description="A bus slave connection to AXBS input port n is present"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159405">
      <enum description="A bus master connection to AXBS input port n is absent"
            name="Value_0"
            value="0b0"/>
      <enum description="A bus master connection to AXBS input port n is present"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159479">
      <enum description="Fixed-priority arbitration for the crossbar masters"
            name="Value_0"
            value="0b0"/>
      <enum description="Round-robin arbitration for the crossbar masters" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159543">
      <enum description="Enable flash controller data caching" name="Value_0" value="0b0"/>
      <enum description="Disable flash controller data caching." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e159589">
      <enum description="Enable flash controller instruction caching." name="Value_0"
            value="0b0"/>
      <enum description="Disable flash controller instruction caching." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159635">
      <enum description="Enable flash controller cache." name="Value_0" value="0b0"/>
      <enum description="Disable flash controller cache." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e159682">
      <enum description="Disable flash data speculation." name="Value_0" value="0b0"/>
      <enum description="Enable flash data speculation." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e159728">
      <enum description="Enable flash controller speculation." name="Value_0" value="0b0"/>
      <enum description="Disable flash controller speculation." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e159774">
      <enum description="Disable stalling flash controller when flash is busy."
            name="Value_0"
            value="0b0"/>
      <enum description="Enable stalling flash controller when flash is busy."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159848">
      <enum description="Request is cleared." name="Value_0" value="0b0"/>
      <enum description="Request Compute Operation." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e159894">
      <enum description="Compute operation entry has not completed or compute operation exit has completed."
            name="Value_0"
            value="0b0"/>
      <enum description="Compute operation entry has completed or compute operation exit has not completed."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e159940">
      <enum description="No effect." name="Value_0" value="0b0"/>
      <enum description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160048">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160122">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160196">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160270">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160344">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e160419">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160528">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160602">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160676">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160750">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e160824">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e160899">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161007">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161081">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161155">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161229">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161303">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e161378">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161486">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161560">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161634">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161708">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161782">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e161857">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e161965">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e162039">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e162113">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e162187">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e162261">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e162336">
      <enum description="Pin is configured as general-purpose input, for the GPIO function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <peripheral defRegSize="4" description="Flash configuration field" id="FTFA-FlashConfig"
               size="0x11">
      <register description="Backdoor Comparison Key 3." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY3"
                offset="0x0"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY3@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 2." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY2"
                offset="0x1"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY2@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 1." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY1"
                offset="0x2"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY1@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 0." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY0"
                offset="0x3"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY0@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 7." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY7"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY7@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 6." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY6"
                offset="0x5"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY6@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 5." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY5"
                offset="0x6"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY5@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Backdoor Comparison Key 4." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY4"
                offset="0x7"
                readOnly="true"
                size="1">
         <field description="Backdoor Comparison Key." format="hex0x"
                id="FTFA-FlashConfig@NV-BACKKEY4@KEY"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 1 - Low Register" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT3"
                offset="0x8"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT3@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 1 - High Register" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT2"
                offset="0x9"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT2@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 0 - Low Register" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT1"
                offset="0xa"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT1@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile P-Flash Protection 0 - High Register" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT0"
                offset="0xb"
                readOnly="true"
                size="1">
         <field description="P-Flash Region Protect" format="hex0x"
                id="FTFA-FlashConfig@NV-FPROT0@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Non-volatile Flash Security Register" format="hex0x"
                id="FTFA-FlashConfig@NV-FSEC"
                offset="0xc"
                readOnly="true"
                size="1">
         <field description="Flash Security" format="enum" enum="d1e688"
                id="FTFA-FlashConfig@NV-FSEC@SEC"
                offset="[1:0]"/>
         <field description="Freescale Failure Analysis Access Code" format="enum"
                enum="d1e734"
                id="FTFA-FlashConfig@NV-FSEC@FSLACC"
                offset="[3:2]"/>
         <field description="no description available" format="enum" enum="d1e780"
                id="FTFA-FlashConfig@NV-FSEC@MEEN"
                offset="[5:4]"/>
         <field description="Backdoor Key Security Enable" format="enum" enum="d1e826"
                id="FTFA-FlashConfig@NV-FSEC@KEYEN"
                offset="[7:6]"/>
      </register>
      <register description="Non-volatile Flash Option Register" format="hex0x"
                id="FTFA-FlashConfig@NV-FOPT"
                offset="0xd"
                readOnly="true"
                size="1">
         <field description="no description available" format="enum" enum="d1e900"
                id="FTFA-FlashConfig@NV-FOPT@LPBOOT0"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e946"
                id="FTFA-FlashConfig@NV-FOPT@NMI-DIS"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e992"
                id="FTFA-FlashConfig@NV-FOPT@RESET-PIN-CFG"
                offset="[3]"/>
         <field description="no description available" format="enum" enum="d1e1038"
                id="FTFA-FlashConfig@NV-FOPT@LPBOOT1"
                offset="[4]"/>
         <field description="no description available" format="enum" enum="d1e1084"
                id="FTFA-FlashConfig@NV-FOPT@FAST-INIT"
                offset="[5]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="DMA Controller" id="DMA" size="0x140">
      <register description="Source Address Register" format="hex0x" id="DMA@DMA-SAR0"
                offset="0x100"
                size="4">
         <field description="Each SAR contains the byte address used by the DMA controller to read data"
                format="hex0x"
                id="DMA@DMA-SAR0@SAR"
                offset="[31:0]"/>
      </register>
      <register description="Destination Address Register" format="hex0x" id="DMA@DMA-DAR0"
                offset="0x104"
                size="4">
         <field description="Each DAR contains the byte address used by the DMA controller to write data"
                format="hex0x"
                id="DMA@DMA-DAR0@DAR"
                offset="[31:0]"/>
      </register>
      <register description="DMA Status Register / Byte Count Register" format="hex0x"
                id="DMA@DMA-DSR-BCR0"
                offset="0x108"
                size="4">
         <field description="This field contains the number of bytes yet to be transferred for a given block"
                format="hex0x"
                id="DMA@DMA-DSR-BCR0@BCR"
                offset="[23:0]"/>
         <field description="Transactions done" format="enum" enum="d1e1335"
                id="DMA@DMA-DSR-BCR0@DONE"
                offset="[24]"/>
         <field description="Busy" format="enum" enum="d1e1381" id="DMA@DMA-DSR-BCR0@BSY"
                offset="[25]"/>
         <field description="Request" format="enum" enum="d1e1427" id="DMA@DMA-DSR-BCR0@REQ"
                offset="[26]"/>
         <field description="Bus error on destination" format="enum" enum="d1e1473"
                id="DMA@DMA-DSR-BCR0@BED"
                offset="[28]"/>
         <field description="Bus error on source" format="enum" enum="d1e1520"
                id="DMA@DMA-DSR-BCR0@BES"
                offset="[29]"/>
         <field description="Configuration error" format="enum" enum="d1e1566"
                id="DMA@DMA-DSR-BCR0@CE"
                offset="[30]"/>
      </register>
      <register description="DMA_DSR0 register." format="hex0x" id="DMA@DMA-DSR0"
                offset="0x10b"
                size="1"/>
      <register description="DMA Control Register" format="hex0x" id="DMA@DMA-DCR0"
                offset="0x10c"
                size="4">
         <field description="Link channel 2" format="enum" enum="d1e1665"
                id="DMA@DMA-DCR0@LCH2"
                offset="[1:0]"/>
         <field description="Link channel 1" format="enum" enum="d1e1735"
                id="DMA@DMA-DCR0@LCH1"
                offset="[3:2]"/>
         <field description="Link channel control" format="enum" enum="d1e1805"
                id="DMA@DMA-DCR0@LINKCC"
                offset="[5:4]"/>
         <field description="Disable request" format="enum" enum="d1e1875"
                id="DMA@DMA-DCR0@D-REQ"
                offset="[7]"/>
         <field description="Destination address modulo" format="enum" enum="d1e1921"
                id="DMA@DMA-DCR0@DMOD"
                offset="[11:8]"/>
         <field description="Source address modulo" format="enum" enum="d1e2138"
                id="DMA@DMA-DCR0@SMOD"
                offset="[15:12]"/>
         <field description="Start transfer" format="enum" enum="d1e2354"
                id="DMA@DMA-DCR0@START"
                offset="[16]"/>
         <field description="Destination size" format="enum" enum="d1e2400"
                id="DMA@DMA-DCR0@DSIZE"
                offset="[18:17]"/>
         <field description="Destination increment" format="enum" enum="d1e2470"
                id="DMA@DMA-DCR0@DINC"
                offset="[19]"/>
         <field description="Source size" format="enum" enum="d1e2516" id="DMA@DMA-DCR0@SSIZE"
                offset="[21:20]"/>
         <field description="Source increment" format="enum" enum="d1e2586"
                id="DMA@DMA-DCR0@SINC"
                offset="[22]"/>
         <field description="Enable asynchronous DMA requests" format="enum" enum="d1e2633"
                id="DMA@DMA-DCR0@EADREQ"
                offset="[23]"/>
         <field description="Auto-align" format="enum" enum="d1e2679" id="DMA@DMA-DCR0@AA"
                offset="[28]"/>
         <field description="Cycle steal" format="enum" enum="d1e2725" id="DMA@DMA-DCR0@CS"
                offset="[29]"/>
         <field description="Enable peripheral request" format="enum" enum="d1e2771"
                id="DMA@DMA-DCR0@ERQ"
                offset="[30]"/>
         <field description="Enable interrupt on completion of transfer" format="enum"
                enum="d1e2817"
                id="DMA@DMA-DCR0@EINT"
                offset="[31]"/>
      </register>
      <register description="Source Address Register" format="hex0x" id="DMA@DMA-SAR1"
                offset="0x110"
                size="4">
         <field description="Each SAR contains the byte address used by the DMA controller to read data"
                format="hex0x"
                id="DMA@DMA-SAR1@SAR"
                offset="[31:0]"/>
      </register>
      <register description="Destination Address Register" format="hex0x" id="DMA@DMA-DAR1"
                offset="0x114"
                size="4">
         <field description="Each DAR contains the byte address used by the DMA controller to write data"
                format="hex0x"
                id="DMA@DMA-DAR1@DAR"
                offset="[31:0]"/>
      </register>
      <register description="DMA Status Register / Byte Count Register" format="hex0x"
                id="DMA@DMA-DSR-BCR1"
                offset="0x118"
                size="4">
         <field description="This field contains the number of bytes yet to be transferred for a given block"
                format="hex0x"
                id="DMA@DMA-DSR-BCR1@BCR"
                offset="[23:0]"/>
         <field description="Transactions done" format="enum" enum="d1e3002"
                id="DMA@DMA-DSR-BCR1@DONE"
                offset="[24]"/>
         <field description="Busy" format="enum" enum="d1e3048" id="DMA@DMA-DSR-BCR1@BSY"
                offset="[25]"/>
         <field description="Request" format="enum" enum="d1e3094" id="DMA@DMA-DSR-BCR1@REQ"
                offset="[26]"/>
         <field description="Bus error on destination" format="enum" enum="d1e3140"
                id="DMA@DMA-DSR-BCR1@BED"
                offset="[28]"/>
         <field description="Bus error on source" format="enum" enum="d1e3187"
                id="DMA@DMA-DSR-BCR1@BES"
                offset="[29]"/>
         <field description="Configuration error" format="enum" enum="d1e3233"
                id="DMA@DMA-DSR-BCR1@CE"
                offset="[30]"/>
      </register>
      <register description="DMA_DSR1 register." format="hex0x" id="DMA@DMA-DSR1"
                offset="0x11b"
                size="1"/>
      <register description="DMA Control Register" format="hex0x" id="DMA@DMA-DCR1"
                offset="0x11c"
                size="4">
         <field description="Link channel 2" format="enum" enum="d1e3332"
                id="DMA@DMA-DCR1@LCH2"
                offset="[1:0]"/>
         <field description="Link channel 1" format="enum" enum="d1e3402"
                id="DMA@DMA-DCR1@LCH1"
                offset="[3:2]"/>
         <field description="Link channel control" format="enum" enum="d1e3472"
                id="DMA@DMA-DCR1@LINKCC"
                offset="[5:4]"/>
         <field description="Disable request" format="enum" enum="d1e3542"
                id="DMA@DMA-DCR1@D-REQ"
                offset="[7]"/>
         <field description="Destination address modulo" format="enum" enum="d1e3588"
                id="DMA@DMA-DCR1@DMOD"
                offset="[11:8]"/>
         <field description="Source address modulo" format="enum" enum="d1e3805"
                id="DMA@DMA-DCR1@SMOD"
                offset="[15:12]"/>
         <field description="Start transfer" format="enum" enum="d1e4021"
                id="DMA@DMA-DCR1@START"
                offset="[16]"/>
         <field description="Destination size" format="enum" enum="d1e4067"
                id="DMA@DMA-DCR1@DSIZE"
                offset="[18:17]"/>
         <field description="Destination increment" format="enum" enum="d1e4137"
                id="DMA@DMA-DCR1@DINC"
                offset="[19]"/>
         <field description="Source size" format="enum" enum="d1e4183" id="DMA@DMA-DCR1@SSIZE"
                offset="[21:20]"/>
         <field description="Source increment" format="enum" enum="d1e4253"
                id="DMA@DMA-DCR1@SINC"
                offset="[22]"/>
         <field description="Enable asynchronous DMA requests" format="enum" enum="d1e4300"
                id="DMA@DMA-DCR1@EADREQ"
                offset="[23]"/>
         <field description="Auto-align" format="enum" enum="d1e4346" id="DMA@DMA-DCR1@AA"
                offset="[28]"/>
         <field description="Cycle steal" format="enum" enum="d1e4392" id="DMA@DMA-DCR1@CS"
                offset="[29]"/>
         <field description="Enable peripheral request" format="enum" enum="d1e4438"
                id="DMA@DMA-DCR1@ERQ"
                offset="[30]"/>
         <field description="Enable interrupt on completion of transfer" format="enum"
                enum="d1e4484"
                id="DMA@DMA-DCR1@EINT"
                offset="[31]"/>
      </register>
      <register description="Source Address Register" format="hex0x" id="DMA@DMA-SAR2"
                offset="0x120"
                size="4">
         <field description="Each SAR contains the byte address used by the DMA controller to read data"
                format="hex0x"
                id="DMA@DMA-SAR2@SAR"
                offset="[31:0]"/>
      </register>
      <register description="Destination Address Register" format="hex0x" id="DMA@DMA-DAR2"
                offset="0x124"
                size="4">
         <field description="Each DAR contains the byte address used by the DMA controller to write data"
                format="hex0x"
                id="DMA@DMA-DAR2@DAR"
                offset="[31:0]"/>
      </register>
      <register description="DMA Status Register / Byte Count Register" format="hex0x"
                id="DMA@DMA-DSR-BCR2"
                offset="0x128"
                size="4">
         <field description="This field contains the number of bytes yet to be transferred for a given block"
                format="hex0x"
                id="DMA@DMA-DSR-BCR2@BCR"
                offset="[23:0]"/>
         <field description="Transactions done" format="enum" enum="d1e4669"
                id="DMA@DMA-DSR-BCR2@DONE"
                offset="[24]"/>
         <field description="Busy" format="enum" enum="d1e4715" id="DMA@DMA-DSR-BCR2@BSY"
                offset="[25]"/>
         <field description="Request" format="enum" enum="d1e4761" id="DMA@DMA-DSR-BCR2@REQ"
                offset="[26]"/>
         <field description="Bus error on destination" format="enum" enum="d1e4807"
                id="DMA@DMA-DSR-BCR2@BED"
                offset="[28]"/>
         <field description="Bus error on source" format="enum" enum="d1e4854"
                id="DMA@DMA-DSR-BCR2@BES"
                offset="[29]"/>
         <field description="Configuration error" format="enum" enum="d1e4900"
                id="DMA@DMA-DSR-BCR2@CE"
                offset="[30]"/>
      </register>
      <register description="DMA_DSR2 register." format="hex0x" id="DMA@DMA-DSR2"
                offset="0x12b"
                size="1"/>
      <register description="DMA Control Register" format="hex0x" id="DMA@DMA-DCR2"
                offset="0x12c"
                size="4">
         <field description="Link channel 2" format="enum" enum="d1e4999"
                id="DMA@DMA-DCR2@LCH2"
                offset="[1:0]"/>
         <field description="Link channel 1" format="enum" enum="d1e5069"
                id="DMA@DMA-DCR2@LCH1"
                offset="[3:2]"/>
         <field description="Link channel control" format="enum" enum="d1e5139"
                id="DMA@DMA-DCR2@LINKCC"
                offset="[5:4]"/>
         <field description="Disable request" format="enum" enum="d1e5209"
                id="DMA@DMA-DCR2@D-REQ"
                offset="[7]"/>
         <field description="Destination address modulo" format="enum" enum="d1e5255"
                id="DMA@DMA-DCR2@DMOD"
                offset="[11:8]"/>
         <field description="Source address modulo" format="enum" enum="d1e5472"
                id="DMA@DMA-DCR2@SMOD"
                offset="[15:12]"/>
         <field description="Start transfer" format="enum" enum="d1e5688"
                id="DMA@DMA-DCR2@START"
                offset="[16]"/>
         <field description="Destination size" format="enum" enum="d1e5734"
                id="DMA@DMA-DCR2@DSIZE"
                offset="[18:17]"/>
         <field description="Destination increment" format="enum" enum="d1e5804"
                id="DMA@DMA-DCR2@DINC"
                offset="[19]"/>
         <field description="Source size" format="enum" enum="d1e5850" id="DMA@DMA-DCR2@SSIZE"
                offset="[21:20]"/>
         <field description="Source increment" format="enum" enum="d1e5920"
                id="DMA@DMA-DCR2@SINC"
                offset="[22]"/>
         <field description="Enable asynchronous DMA requests" format="enum" enum="d1e5967"
                id="DMA@DMA-DCR2@EADREQ"
                offset="[23]"/>
         <field description="Auto-align" format="enum" enum="d1e6013" id="DMA@DMA-DCR2@AA"
                offset="[28]"/>
         <field description="Cycle steal" format="enum" enum="d1e6059" id="DMA@DMA-DCR2@CS"
                offset="[29]"/>
         <field description="Enable peripheral request" format="enum" enum="d1e6105"
                id="DMA@DMA-DCR2@ERQ"
                offset="[30]"/>
         <field description="Enable interrupt on completion of transfer" format="enum"
                enum="d1e6151"
                id="DMA@DMA-DCR2@EINT"
                offset="[31]"/>
      </register>
      <register description="Source Address Register" format="hex0x" id="DMA@DMA-SAR3"
                offset="0x130"
                size="4">
         <field description="Each SAR contains the byte address used by the DMA controller to read data"
                format="hex0x"
                id="DMA@DMA-SAR3@SAR"
                offset="[31:0]"/>
      </register>
      <register description="Destination Address Register" format="hex0x" id="DMA@DMA-DAR3"
                offset="0x134"
                size="4">
         <field description="Each DAR contains the byte address used by the DMA controller to write data"
                format="hex0x"
                id="DMA@DMA-DAR3@DAR"
                offset="[31:0]"/>
      </register>
      <register description="DMA Status Register / Byte Count Register" format="hex0x"
                id="DMA@DMA-DSR-BCR3"
                offset="0x138"
                size="4">
         <field description="This field contains the number of bytes yet to be transferred for a given block"
                format="hex0x"
                id="DMA@DMA-DSR-BCR3@BCR"
                offset="[23:0]"/>
         <field description="Transactions done" format="enum" enum="d1e6336"
                id="DMA@DMA-DSR-BCR3@DONE"
                offset="[24]"/>
         <field description="Busy" format="enum" enum="d1e6382" id="DMA@DMA-DSR-BCR3@BSY"
                offset="[25]"/>
         <field description="Request" format="enum" enum="d1e6428" id="DMA@DMA-DSR-BCR3@REQ"
                offset="[26]"/>
         <field description="Bus error on destination" format="enum" enum="d1e6474"
                id="DMA@DMA-DSR-BCR3@BED"
                offset="[28]"/>
         <field description="Bus error on source" format="enum" enum="d1e6521"
                id="DMA@DMA-DSR-BCR3@BES"
                offset="[29]"/>
         <field description="Configuration error" format="enum" enum="d1e6567"
                id="DMA@DMA-DSR-BCR3@CE"
                offset="[30]"/>
      </register>
      <register description="DMA_DSR3 register." format="hex0x" id="DMA@DMA-DSR3"
                offset="0x13b"
                size="1"/>
      <register description="DMA Control Register" format="hex0x" id="DMA@DMA-DCR3"
                offset="0x13c"
                size="4">
         <field description="Link channel 2" format="enum" enum="d1e6666"
                id="DMA@DMA-DCR3@LCH2"
                offset="[1:0]"/>
         <field description="Link channel 1" format="enum" enum="d1e6736"
                id="DMA@DMA-DCR3@LCH1"
                offset="[3:2]"/>
         <field description="Link channel control" format="enum" enum="d1e6806"
                id="DMA@DMA-DCR3@LINKCC"
                offset="[5:4]"/>
         <field description="Disable request" format="enum" enum="d1e6876"
                id="DMA@DMA-DCR3@D-REQ"
                offset="[7]"/>
         <field description="Destination address modulo" format="enum" enum="d1e6922"
                id="DMA@DMA-DCR3@DMOD"
                offset="[11:8]"/>
         <field description="Source address modulo" format="enum" enum="d1e7139"
                id="DMA@DMA-DCR3@SMOD"
                offset="[15:12]"/>
         <field description="Start transfer" format="enum" enum="d1e7355"
                id="DMA@DMA-DCR3@START"
                offset="[16]"/>
         <field description="Destination size" format="enum" enum="d1e7401"
                id="DMA@DMA-DCR3@DSIZE"
                offset="[18:17]"/>
         <field description="Destination increment" format="enum" enum="d1e7471"
                id="DMA@DMA-DCR3@DINC"
                offset="[19]"/>
         <field description="Source size" format="enum" enum="d1e7517" id="DMA@DMA-DCR3@SSIZE"
                offset="[21:20]"/>
         <field description="Source increment" format="enum" enum="d1e7587"
                id="DMA@DMA-DCR3@SINC"
                offset="[22]"/>
         <field description="Enable asynchronous DMA requests" format="enum" enum="d1e7634"
                id="DMA@DMA-DCR3@EADREQ"
                offset="[23]"/>
         <field description="Auto-align" format="enum" enum="d1e7680" id="DMA@DMA-DCR3@AA"
                offset="[28]"/>
         <field description="Cycle steal" format="enum" enum="d1e7726" id="DMA@DMA-DCR3@CS"
                offset="[29]"/>
         <field description="Enable peripheral request" format="enum" enum="d1e7772"
                id="DMA@DMA-DCR3@ERQ"
                offset="[30]"/>
         <field description="Enable interrupt on completion of transfer" format="enum"
                enum="d1e7818"
                id="DMA@DMA-DCR3@EINT"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Flash Memory Interface" id="FTFA" size="0x17">
      <register description="Flash Status Register" format="hex0x" id="FTFA@FTFA-FSTAT"
                offset="0x0"
                size="1">
         <field description="Memory Controller Command Completion Status Flag" format="hex0x"
                id="FTFA@FTFA-FSTAT@MGSTAT0"
                offset="[0]"/>
         <field description="Flash Protection Violation Flag" format="enum" enum="d1e7950"
                id="FTFA@FTFA-FSTAT@FPVIOL"
                offset="[4]"/>
         <field description="Flash Access Error Flag" format="enum" enum="d1e7996"
                id="FTFA@FTFA-FSTAT@ACCERR"
                offset="[5]"/>
         <field description="Flash Read Collision Error Flag" format="enum" enum="d1e8042"
                id="FTFA@FTFA-FSTAT@RDCOLERR"
                offset="[6]"/>
         <field description="Command Complete Interrupt Flag" format="enum" enum="d1e8088"
                id="FTFA@FTFA-FSTAT@CCIF"
                offset="[7]"/>
      </register>
      <register description="Flash Configuration Register" format="hex0x" id="FTFA@FTFA-FCNFG"
                offset="0x1"
                size="1">
         <field description="Erase Suspend" format="enum" enum="d1e8162"
                id="FTFA@FTFA-FCNFG@ERSSUSP"
                offset="[4]"/>
         <field description="Erase All Request" format="enum" enum="d1e8208"
                id="FTFA@FTFA-FCNFG@ERSAREQ"
                offset="[5]"/>
         <field description="Read Collision Error Interrupt Enable" format="enum"
                enum="d1e8254"
                id="FTFA@FTFA-FCNFG@RDCOLLIE"
                offset="[6]"/>
         <field description="Command Complete Interrupt Enable" format="enum" enum="d1e8300"
                id="FTFA@FTFA-FCNFG@CCIE"
                offset="[7]"/>
      </register>
      <register description="Flash Security Register" format="hex0x" id="FTFA@FTFA-FSEC"
                offset="0x2"
                readOnly="true"
                size="1">
         <field description="Flash Security" format="enum" enum="d1e8374"
                id="FTFA@FTFA-FSEC@SEC"
                offset="[1:0]"/>
         <field description="Freescale Failure Analysis Access Code" format="enum"
                enum="d1e8444"
                id="FTFA@FTFA-FSEC@FSLACC"
                offset="[3:2]"/>
         <field description="Mass Erase Enable Bits" format="enum" enum="d1e8514"
                id="FTFA@FTFA-FSEC@MEEN"
                offset="[5:4]"/>
         <field description="Backdoor Key Security Enable" format="enum" enum="d1e8584"
                id="FTFA@FTFA-FSEC@KEYEN"
                offset="[7:6]"/>
      </register>
      <register description="Flash Option Register" format="hex0x" id="FTFA@FTFA-FOPT"
                offset="0x3"
                readOnly="true"
                size="1">
         <field description="Nonvolatile Option" format="hex0x" id="FTFA@FTFA-FOPT@OPT"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB3"
                offset="0x4"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB3@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB2"
                offset="0x5"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB2@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB1"
                offset="0x6"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB1@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB0"
                offset="0x7"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB0@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB7"
                offset="0x8"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB7@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB6"
                offset="0x9"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB6@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB5"
                offset="0xa"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB5@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB4"
                offset="0xb"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB4@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOBB"
                offset="0xc"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOBB@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOBA"
                offset="0xd"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOBA@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB9"
                offset="0xe"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB9@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Registers" format="hex0x"
                id="FTFA@FTFA-FCCOB8"
                offset="0xf"
                size="1">
         <field description="The FCCOB register provides a command code and relevant parameters to the memory controller"
                format="hex0x"
                id="FTFA@FTFA-FCCOB8@CCOBn"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFA@FTFA-FPROT3"
                offset="0x10"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e8793"
                id="FTFA@FTFA-FPROT3@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFA@FTFA-FPROT2"
                offset="0x11"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e8793"
                id="FTFA@FTFA-FPROT2@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFA@FTFA-FPROT1"
                offset="0x12"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e8793"
                id="FTFA@FTFA-FPROT1@PROT"
                offset="[7:0]"/>
      </register>
      <register description="Program Flash Protection Registers" format="hex0x"
                id="FTFA@FTFA-FPROT0"
                offset="0x13"
                size="1">
         <field description="Program Flash Region Protect" format="enum" enum="d1e8793"
                id="FTFA@FTFA-FPROT0@PROT"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="DMA channel multiplexor" id="DMAMUX0" size="0x7">
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX0@DMAMUX0-CHCFG0"
                offset="0x0"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e8907"
                id="DMAMUX0@DMAMUX0-CHCFG0@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e9367"
                id="DMAMUX0@DMAMUX0-CHCFG0@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e9413"
                id="DMAMUX0@DMAMUX0-CHCFG0@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX0@DMAMUX0-CHCFG1"
                offset="0x1"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e8907"
                id="DMAMUX0@DMAMUX0-CHCFG1@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e9367"
                id="DMAMUX0@DMAMUX0-CHCFG1@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e9413"
                id="DMAMUX0@DMAMUX0-CHCFG1@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX0@DMAMUX0-CHCFG2"
                offset="0x2"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e8907"
                id="DMAMUX0@DMAMUX0-CHCFG2@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e9367"
                id="DMAMUX0@DMAMUX0-CHCFG2@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e9413"
                id="DMAMUX0@DMAMUX0-CHCFG2@ENBL"
                offset="[7]"/>
      </register>
      <register description="Channel Configuration register" format="hex0x"
                id="DMAMUX0@DMAMUX0-CHCFG3"
                offset="0x3"
                size="1">
         <field description="DMA Channel Source (Slot)" format="enum" enum="d1e8907"
                id="DMAMUX0@DMAMUX0-CHCFG3@SOURCE"
                offset="[5:0]"/>
         <field description="DMA Channel Trigger Enable" format="enum" enum="d1e9367"
                id="DMAMUX0@DMAMUX0-CHCFG3@TRIG"
                offset="[6]"/>
         <field description="DMA Channel Enable" format="enum" enum="d1e9413"
                id="DMAMUX0@DMAMUX0-CHCFG3@ENBL"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Periodic Interrupt Timer" id="PIT" size="0x120">
      <register description="PIT Module Control Register" format="hex0x" id="PIT@PIT-MCR"
                offset="0x0"
                size="4">
         <field description="Freeze" format="enum" enum="d1e9527" id="PIT@PIT-MCR@FRZ"
                offset="[0]"/>
         <field description="Module Disable - (PIT section)" format="enum" enum="d1e9573"
                id="PIT@PIT-MCR@MDIS"
                offset="[1]"/>
      </register>
      <register description="PIT Upper Lifetime Timer Register" format="hex0x"
                id="PIT@PIT-LTMR64H"
                offset="0xe0"
                readOnly="true"
                size="4">
         <field description="Life Timer value" format="hex0x" id="PIT@PIT-LTMR64H@LTH"
                offset="[31:0]"/>
      </register>
      <register description="PIT Lower Lifetime Timer Register" format="hex0x"
                id="PIT@PIT-LTMR64L"
                offset="0xe4"
                readOnly="true"
                size="4">
         <field description="Life Timer value" format="hex0x" id="PIT@PIT-LTMR64L@LTL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Load Value Register" format="hex0x" id="PIT@PIT-LDVAL0"
                offset="0x100"
                size="4">
         <field description="Timer Start Value" format="hex0x" id="PIT@PIT-LDVAL0@TSV"
                offset="[31:0]"/>
      </register>
      <register description="Timer Load Value Register" format="hex0x" id="PIT@PIT-LDVAL1"
                offset="0x110"
                size="4">
         <field description="Timer Start Value" format="hex0x" id="PIT@PIT-LDVAL1@TSV"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value Register" format="hex0x" id="PIT@PIT-CVAL0"
                offset="0x104"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x" id="PIT@PIT-CVAL0@TVL"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value Register" format="hex0x" id="PIT@PIT-CVAL1"
                offset="0x114"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x" id="PIT@PIT-CVAL1@TVL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="PIT@PIT-TCTRL0"
                offset="0x108"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e9859" id="PIT@PIT-TCTRL0@TEN"
                offset="[0]"/>
         <field description="Timer Interrupt Enable" format="enum" enum="d1e9905"
                id="PIT@PIT-TCTRL0@TIE"
                offset="[1]"/>
         <field description="Chain Mode" format="enum" enum="d1e9951" id="PIT@PIT-TCTRL0@CHN"
                offset="[2]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="PIT@PIT-TCTRL1"
                offset="0x118"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e9859" id="PIT@PIT-TCTRL1@TEN"
                offset="[0]"/>
         <field description="Timer Interrupt Enable" format="enum" enum="d1e9905"
                id="PIT@PIT-TCTRL1@TIE"
                offset="[1]"/>
         <field description="Chain Mode" format="enum" enum="d1e9951" id="PIT@PIT-TCTRL1@CHN"
                offset="[2]"/>
      </register>
      <register description="Timer Flag Register" format="hex0x" id="PIT@PIT-TFLG0"
                offset="0x10c"
                size="4">
         <field description="Timer Interrupt Flag" format="enum" enum="d1e10034"
                id="PIT@PIT-TFLG0@TIF"
                offset="[0]"/>
      </register>
      <register description="Timer Flag Register" format="hex0x" id="PIT@PIT-TFLG1"
                offset="0x11c"
                size="4">
         <field description="Timer Interrupt Flag" format="enum" enum="d1e10034"
                id="PIT@PIT-TFLG1@TIF"
                offset="[0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Timer/PWM Module" id="TPM0" size="0x88">
      <register description="Status and Control" format="hex0x" id="TPM0@TPM0-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e10152"
                id="TPM0@TPM0-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Mode Selection" format="enum" enum="d1e10271"
                id="TPM0@TPM0-SC@CMOD"
                offset="[4:3]"/>
         <field description="Center-aligned PWM Select" format="enum" enum="d1e10329"
                id="TPM0@TPM0-SC@CPWMS"
                offset="[5]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e10375"
                id="TPM0@TPM0-SC@TOIE"
                offset="[6]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e10421"
                id="TPM0@TPM0-SC@TOF"
                offset="[7]"/>
         <field description="DMA Enable" format="enum" enum="d1e10468" id="TPM0@TPM0-SC@DMA"
                offset="[8]"/>
      </register>
      <register description="Counter" format="hex0x" id="TPM0@TPM0-CNT" offset="0x4" size="4">
         <field description="Counter value" format="hex0x" id="TPM0@TPM0-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="TPM0@TPM0-MOD" offset="0x8" size="4">
         <field description="Modulo value" format="hex0x" id="TPM0@TPM0-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM0@TPM0-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e10643" id="TPM0@TPM0-C0SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C0SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e10762"
                id="TPM0@TPM0-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e10808"
                id="TPM0@TPM0-C0SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM0@TPM0-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e10643" id="TPM0@TPM0-C1SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C1SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e10762"
                id="TPM0@TPM0-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e10808"
                id="TPM0@TPM0-C1SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM0@TPM0-C2SC"
                offset="0x1c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e10643" id="TPM0@TPM0-C2SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C2SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e10762"
                id="TPM0@TPM0-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e10808"
                id="TPM0@TPM0-C2SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM0@TPM0-C3SC"
                offset="0x24"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e10643" id="TPM0@TPM0-C3SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C3SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e10762"
                id="TPM0@TPM0-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e10808"
                id="TPM0@TPM0-C3SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM0@TPM0-C4SC"
                offset="0x2c"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e10643" id="TPM0@TPM0-C4SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C4SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e10762"
                id="TPM0@TPM0-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e10808"
                id="TPM0@TPM0-C4SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM0@TPM0-C5SC"
                offset="0x34"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e10643" id="TPM0@TPM0-C5SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C5SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM0@TPM0-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM0@TPM0-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e10762"
                id="TPM0@TPM0-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e10808"
                id="TPM0@TPM0-C5SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM0@TPM0-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM0@TPM0-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM0@TPM0-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM0@TPM0-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM0@TPM0-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM0@TPM0-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM0@TPM0-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM0@TPM0-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM0@TPM0-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM0@TPM0-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM0@TPM0-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM0@TPM0-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Capture and Compare Status" format="hex0x" id="TPM0@TPM0-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e10938"
                id="TPM0@TPM0-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e10984"
                id="TPM0@TPM0-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e11030"
                id="TPM0@TPM0-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e11076"
                id="TPM0@TPM0-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e11122"
                id="TPM0@TPM0-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e11169"
                id="TPM0@TPM0-STATUS@CH5F"
                offset="[5]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e11215"
                id="TPM0@TPM0-STATUS@TOF"
                offset="[8]"/>
      </register>
      <register description="Configuration" format="hex0x" id="TPM0@TPM0-CONF" offset="0x84"
                size="4">
         <field description="Doze Enable" format="enum" enum="d1e11289"
                id="TPM0@TPM0-CONF@DOZEEN"
                offset="[5]"/>
         <field description="Debug Mode" format="enum" enum="d1e11335"
                id="TPM0@TPM0-CONF@DBGMODE"
                offset="[7:6]"/>
         <field description="Global time base enable" format="enum" enum="d1e11381"
                id="TPM0@TPM0-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Counter Start on Trigger" format="enum" enum="d1e11427"
                id="TPM0@TPM0-CONF@CSOT"
                offset="[16]"/>
         <field description="Counter Stop On Overflow" format="enum" enum="d1e11473"
                id="TPM0@TPM0-CONF@CSOO"
                offset="[17]"/>
         <field description="Counter Reload On Trigger" format="enum" enum="d1e11520"
                id="TPM0@TPM0-CONF@CROT"
                offset="[18]"/>
         <field description="Trigger Select" format="hex0x" id="TPM0@TPM0-CONF@TRGSEL"
                offset="[27:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Timer/PWM Module" id="TPM1" size="0x88">
      <register description="Status and Control" format="hex0x" id="TPM1@TPM1-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e11655"
                id="TPM1@TPM1-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Mode Selection" format="enum" enum="d1e11774"
                id="TPM1@TPM1-SC@CMOD"
                offset="[4:3]"/>
         <field description="Center-aligned PWM Select" format="enum" enum="d1e11832"
                id="TPM1@TPM1-SC@CPWMS"
                offset="[5]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e11878"
                id="TPM1@TPM1-SC@TOIE"
                offset="[6]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e11924"
                id="TPM1@TPM1-SC@TOF"
                offset="[7]"/>
         <field description="DMA Enable" format="enum" enum="d1e11971" id="TPM1@TPM1-SC@DMA"
                offset="[8]"/>
      </register>
      <register description="Counter" format="hex0x" id="TPM1@TPM1-CNT" offset="0x4" size="4">
         <field description="Counter value" format="hex0x" id="TPM1@TPM1-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="TPM1@TPM1-MOD" offset="0x8" size="4">
         <field description="Modulo value" format="hex0x" id="TPM1@TPM1-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM1@TPM1-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e12146" id="TPM1@TPM1-C0SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM1@TPM1-C0SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM1@TPM1-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM1@TPM1-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM1@TPM1-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12265"
                id="TPM1@TPM1-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12311"
                id="TPM1@TPM1-C0SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM1@TPM1-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e12146" id="TPM1@TPM1-C1SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM1@TPM1-C1SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM1@TPM1-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM1@TPM1-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM1@TPM1-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12265"
                id="TPM1@TPM1-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12311"
                id="TPM1@TPM1-C1SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM1@TPM1-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM1@TPM1-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM1@TPM1-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM1@TPM1-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Capture and Compare Status" format="hex0x" id="TPM1@TPM1-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e12441"
                id="TPM1@TPM1-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e12487"
                id="TPM1@TPM1-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e12533"
                id="TPM1@TPM1-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e12579"
                id="TPM1@TPM1-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e12625"
                id="TPM1@TPM1-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e12672"
                id="TPM1@TPM1-STATUS@CH5F"
                offset="[5]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e12718"
                id="TPM1@TPM1-STATUS@TOF"
                offset="[8]"/>
      </register>
      <register description="Configuration" format="hex0x" id="TPM1@TPM1-CONF" offset="0x84"
                size="4">
         <field description="Doze Enable" format="enum" enum="d1e12792"
                id="TPM1@TPM1-CONF@DOZEEN"
                offset="[5]"/>
         <field description="Debug Mode" format="enum" enum="d1e12838"
                id="TPM1@TPM1-CONF@DBGMODE"
                offset="[7:6]"/>
         <field description="Global time base enable" format="enum" enum="d1e12884"
                id="TPM1@TPM1-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Counter Start on Trigger" format="enum" enum="d1e12930"
                id="TPM1@TPM1-CONF@CSOT"
                offset="[16]"/>
         <field description="Counter Stop On Overflow" format="enum" enum="d1e12976"
                id="TPM1@TPM1-CONF@CSOO"
                offset="[17]"/>
         <field description="Counter Reload On Trigger" format="enum" enum="d1e13023"
                id="TPM1@TPM1-CONF@CROT"
                offset="[18]"/>
         <field description="Trigger Select" format="hex0x" id="TPM1@TPM1-CONF@TRGSEL"
                offset="[27:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Timer/PWM Module" id="TPM2" size="0x88">
      <register description="Status and Control" format="hex0x" id="TPM2@TPM2-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e13158"
                id="TPM2@TPM2-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Mode Selection" format="enum" enum="d1e13277"
                id="TPM2@TPM2-SC@CMOD"
                offset="[4:3]"/>
         <field description="Center-aligned PWM Select" format="enum" enum="d1e13335"
                id="TPM2@TPM2-SC@CPWMS"
                offset="[5]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e13381"
                id="TPM2@TPM2-SC@TOIE"
                offset="[6]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e13427"
                id="TPM2@TPM2-SC@TOF"
                offset="[7]"/>
         <field description="DMA Enable" format="enum" enum="d1e13474" id="TPM2@TPM2-SC@DMA"
                offset="[8]"/>
      </register>
      <register description="Counter" format="hex0x" id="TPM2@TPM2-CNT" offset="0x4" size="4">
         <field description="Counter value" format="hex0x" id="TPM2@TPM2-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="TPM2@TPM2-MOD" offset="0x8" size="4">
         <field description="Modulo value" format="hex0x" id="TPM2@TPM2-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM2@TPM2-C0SC"
                offset="0xc"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e13649" id="TPM2@TPM2-C0SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM2@TPM2-C0SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM2@TPM2-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM2@TPM2-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM2@TPM2-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e13768"
                id="TPM2@TPM2-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e13814"
                id="TPM2@TPM2-C0SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status and Control" format="hex0x" id="TPM2@TPM2-C1SC"
                offset="0x14"
                size="4">
         <field description="DMA Enable" format="enum" enum="d1e13649" id="TPM2@TPM2-C1SC@DMA"
                offset="[0]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM2@TPM2-C1SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="TPM2@TPM2-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM2@TPM2-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="TPM2@TPM2-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e13768"
                id="TPM2@TPM2-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e13814"
                id="TPM2@TPM2-C1SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM2@TPM2-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM2@TPM2-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="TPM2@TPM2-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="TPM2@TPM2-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Capture and Compare Status" format="hex0x" id="TPM2@TPM2-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e13944"
                id="TPM2@TPM2-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e13990"
                id="TPM2@TPM2-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e14036"
                id="TPM2@TPM2-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e14082"
                id="TPM2@TPM2-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e14128"
                id="TPM2@TPM2-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e14175"
                id="TPM2@TPM2-STATUS@CH5F"
                offset="[5]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e14221"
                id="TPM2@TPM2-STATUS@TOF"
                offset="[8]"/>
      </register>
      <register description="Configuration" format="hex0x" id="TPM2@TPM2-CONF" offset="0x84"
                size="4">
         <field description="Doze Enable" format="enum" enum="d1e14295"
                id="TPM2@TPM2-CONF@DOZEEN"
                offset="[5]"/>
         <field description="Debug Mode" format="enum" enum="d1e14341"
                id="TPM2@TPM2-CONF@DBGMODE"
                offset="[7:6]"/>
         <field description="Global time base enable" format="enum" enum="d1e14387"
                id="TPM2@TPM2-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Counter Start on Trigger" format="enum" enum="d1e14433"
                id="TPM2@TPM2-CONF@CSOT"
                offset="[16]"/>
         <field description="Counter Stop On Overflow" format="enum" enum="d1e14479"
                id="TPM2@TPM2-CONF@CSOO"
                offset="[17]"/>
         <field description="Counter Reload On Trigger" format="enum" enum="d1e14526"
                id="TPM2@TPM2-CONF@CROT"
                offset="[18]"/>
         <field description="Trigger Select" format="hex0x" id="TPM2@TPM2-CONF@TRGSEL"
                offset="[27:24]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog-to-Digital Converter" id="ADC0" size="0x70">
      <register description="ADC Status and Control Registers 1" format="hex0x"
                id="ADC0@ADC0-SC1A"
                offset="0x0"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e14667"
                id="ADC0@ADC0-SC1A@ADCH"
                offset="[4:0]"/>
         <field description="Differential Mode Enable" format="enum" enum="d1e15041"
                id="ADC0@ADC0-SC1A@DIFF"
                offset="[5]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e15087"
                id="ADC0@ADC0-SC1A@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e15133"
                id="ADC0@ADC0-SC1A@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Status and Control Registers 1" format="hex0x"
                id="ADC0@ADC0-SC1B"
                offset="0x4"
                size="4">
         <field description="Input channel select" format="enum" enum="d1e14667"
                id="ADC0@ADC0-SC1B@ADCH"
                offset="[4:0]"/>
         <field description="Differential Mode Enable" format="enum" enum="d1e15041"
                id="ADC0@ADC0-SC1B@DIFF"
                offset="[5]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e15087"
                id="ADC0@ADC0-SC1B@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e15133"
                id="ADC0@ADC0-SC1B@COCO"
                offset="[7]"/>
      </register>
      <register description="ADC Configuration Register 1" format="hex0x" id="ADC0@ADC0-CFG1"
                offset="0x8"
                size="4">
         <field description="Input Clock Select" format="enum" enum="d1e15207"
                id="ADC0@ADC0-CFG1@ADICLK"
                offset="[1:0]"/>
         <field description="Conversion mode selection" format="enum" enum="d1e15277"
                id="ADC0@ADC0-CFG1@MODE"
                offset="[3:2]"/>
         <field description="Sample time configuration" format="enum" enum="d1e15347"
                id="ADC0@ADC0-CFG1@ADLSMP"
                offset="[4]"/>
         <field description="Clock Divide Select" format="enum" enum="d1e15393"
                id="ADC0@ADC0-CFG1@ADIV"
                offset="[6:5]"/>
         <field description="Low-Power Configuration" format="enum" enum="d1e15463"
                id="ADC0@ADC0-CFG1@ADLPC"
                offset="[7]"/>
      </register>
      <register description="ADC Configuration Register 2" format="hex0x" id="ADC0@ADC0-CFG2"
                offset="0xc"
                size="4">
         <field description="Long Sample Time Select" format="enum" enum="d1e15537"
                id="ADC0@ADC0-CFG2@ADLSTS"
                offset="[1:0]"/>
         <field description="High-Speed Configuration" format="enum" enum="d1e15607"
                id="ADC0@ADC0-CFG2@ADHSC"
                offset="[2]"/>
         <field description="Asynchronous Clock Output Enable" format="enum" enum="d1e15653"
                id="ADC0@ADC0-CFG2@ADACKEN"
                offset="[3]"/>
         <field description="ADC Mux Select" format="enum" enum="d1e15699"
                id="ADC0@ADC0-CFG2@MUXSEL"
                offset="[4]"/>
      </register>
      <register description="ADC Data Result Register" format="hex0x" id="ADC0@ADC0-RA"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RA@D" offset="[15:0]"/>
      </register>
      <register description="ADC Data Result Register" format="hex0x" id="ADC0@ADC0-RB"
                offset="0x14"
                readOnly="true"
                size="4">
         <field description="Data result" format="hex0x" id="ADC0@ADC0-RB@D" offset="[15:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV1"
                offset="0x18"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV1@CV"
                offset="[15:0]"/>
      </register>
      <register description="Compare Value Registers" format="hex0x" id="ADC0@ADC0-CV2"
                offset="0x1c"
                size="4">
         <field description="Compare Value." format="hex0x" id="ADC0@ADC0-CV2@CV"
                offset="[15:0]"/>
      </register>
      <register description="Status and Control Register 2" format="hex0x" id="ADC0@ADC0-SC2"
                offset="0x20"
                size="4">
         <field description="Voltage Reference Selection" format="enum" enum="d1e15884"
                id="ADC0@ADC0-SC2@REFSEL"
                offset="[1:0]"/>
         <field description="DMA Enable" format="enum" enum="d1e15930" id="ADC0@ADC0-SC2@DMAEN"
                offset="[2]"/>
         <field description="Compare Function Range Enable" format="enum" enum="d1e15976"
                id="ADC0@ADC0-SC2@ACREN"
                offset="[3]"/>
         <field description="Compare Function Greater Than Enable" format="enum"
                enum="d1e16022"
                id="ADC0@ADC0-SC2@ACFGT"
                offset="[4]"/>
         <field description="Compare Function Enable" format="enum" enum="d1e16068"
                id="ADC0@ADC0-SC2@ACFE"
                offset="[5]"/>
         <field description="Conversion Trigger Select" format="enum" enum="d1e16115"
                id="ADC0@ADC0-SC2@ADTRG"
                offset="[6]"/>
         <field description="Conversion Active" format="enum" enum="d1e16161"
                id="ADC0@ADC0-SC2@ADACT"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 3" format="hex0x" id="ADC0@ADC0-SC3"
                offset="0x24"
                size="4">
         <field description="Hardware Average Select" format="enum" enum="d1e16235"
                id="ADC0@ADC0-SC3@AVGS"
                offset="[1:0]"/>
         <field description="Hardware Average Enable" format="enum" enum="d1e16305"
                id="ADC0@ADC0-SC3@AVGE"
                offset="[2]"/>
         <field description="Continuous Conversion Enable" format="enum" enum="d1e16351"
                id="ADC0@ADC0-SC3@ADCO"
                offset="[3]"/>
         <field description="Calibration Failed Flag" format="enum" enum="d1e16397"
                id="ADC0@ADC0-SC3@CALF"
                offset="[6]"/>
         <field description="Calibration" format="hex0x" id="ADC0@ADC0-SC3@CAL" offset="[7]"/>
      </register>
      <register description="ADC Offset Correction Register" format="hex0x" id="ADC0@ADC0-OFS"
                offset="0x28"
                size="4">
         <field description="Offset Error Correction Value" format="hex0x"
                id="ADC0@ADC0-OFS@OFS"
                offset="[15:0]"/>
      </register>
      <register description="ADC Plus-Side Gain Register" format="hex0x" id="ADC0@ADC0-PG"
                offset="0x2c"
                size="4">
         <field description="Plus-Side Gain" format="hex0x" id="ADC0@ADC0-PG@PG"
                offset="[15:0]"/>
      </register>
      <register description="ADC Minus-Side Gain Register" format="hex0x" id="ADC0@ADC0-MG"
                offset="0x30"
                size="4">
         <field description="Minus-Side Gain" format="hex0x" id="ADC0@ADC0-MG@MG"
                offset="[15:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLPD"
                offset="0x34"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPD@CLPD"
                offset="[5:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLPS"
                offset="0x38"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLPS@CLPS"
                offset="[5:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLP4"
                offset="0x3c"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP4@CLP4"
                offset="[9:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLP3"
                offset="0x40"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP3@CLP3"
                offset="[8:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLP2"
                offset="0x44"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP2@CLP2"
                offset="[7:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLP1"
                offset="0x48"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP1@CLP1"
                offset="[6:0]"/>
      </register>
      <register description="ADC Plus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLP0"
                offset="0x4c"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLP0@CLP0"
                offset="[5:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLMD"
                offset="0x54"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLMD@CLMD"
                offset="[5:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLMS"
                offset="0x58"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLMS@CLMS"
                offset="[5:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLM4"
                offset="0x5c"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLM4@CLM4"
                offset="[9:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLM3"
                offset="0x60"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLM3@CLM3"
                offset="[8:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLM2"
                offset="0x64"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLM2@CLM2"
                offset="[7:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLM1"
                offset="0x68"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLM1@CLM1"
                offset="[6:0]"/>
      </register>
      <register description="ADC Minus-Side General Calibration Value Register" format="hex0x"
                id="ADC0@ADC0-CLM0"
                offset="0x6c"
                size="4">
         <field description="Calibration Value" format="hex0x" id="ADC0@ADC0-CLM0@CLM0"
                offset="[5:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Secure Real Time Clock" id="RTC" size="0x20">
      <register description="RTC Time Seconds Register" format="hex0x" id="RTC@RTC-TSR"
                offset="0x0"
                size="4">
         <field description="Time Seconds Register" format="hex0x" id="RTC@RTC-TSR@TSR"
                offset="[31:0]"/>
      </register>
      <register description="RTC Time Prescaler Register" format="hex0x" id="RTC@RTC-TPR"
                offset="0x4"
                size="4">
         <field description="Time Prescaler Register" format="hex0x" id="RTC@RTC-TPR@TPR"
                offset="[15:0]"/>
      </register>
      <register description="RTC Time Alarm Register" format="hex0x" id="RTC@RTC-TAR"
                offset="0x8"
                size="4">
         <field description="Time Alarm Register" format="hex0x" id="RTC@RTC-TAR@TAR"
                offset="[31:0]"/>
      </register>
      <register description="RTC Time Compensation Register" format="hex0x" id="RTC@RTC-TCR"
                offset="0xc"
                size="4">
         <field description="Time Compensation Register" format="enum" enum="d1e17461"
                id="RTC@RTC-TCR@TCR"
                offset="[7:0]"/>
         <field description="Compensation Interval Register" format="hex0x"
                id="RTC@RTC-TCR@CIR"
                offset="[15:8]"/>
         <field description="Time Compensation Value" format="hex0x" id="RTC@RTC-TCR@TCV"
                offset="[23:16]"/>
         <field description="Compensation Interval Counter" format="hex0x" id="RTC@RTC-TCR@CIC"
                offset="[31:24]"/>
      </register>
      <register description="RTC Control Register" format="hex0x" id="RTC@RTC-CR" offset="0x10"
                size="4">
         <field description="Software Reset" format="enum" enum="d1e17625" id="RTC@RTC-CR@SWR"
                offset="[0]"/>
         <field description="Wakeup Pin Enable" format="enum" enum="d1e17671"
                id="RTC@RTC-CR@WPE"
                offset="[1]"/>
         <field description="Supervisor Access" format="enum" enum="d1e17717"
                id="RTC@RTC-CR@SUP"
                offset="[2]"/>
         <field description="Update Mode" format="enum" enum="d1e17763" id="RTC@RTC-CR@UM"
                offset="[3]"/>
         <field description="Oscillator Enable" format="enum" enum="d1e17809"
                id="RTC@RTC-CR@OSCE"
                offset="[8]"/>
         <field description="Clock Output" format="enum" enum="d1e17856" id="RTC@RTC-CR@CLKO"
                offset="[9]"/>
         <field description="Oscillator 16pF Load Configure" format="enum" enum="d1e17902"
                id="RTC@RTC-CR@SC16P"
                offset="[10]"/>
         <field description="Oscillator 8pF Load Configure" format="enum" enum="d1e17948"
                id="RTC@RTC-CR@SC8P"
                offset="[11]"/>
         <field description="Oscillator 4pF Load Configure" format="enum" enum="d1e17994"
                id="RTC@RTC-CR@SC4P"
                offset="[12]"/>
         <field description="Oscillator 2pF Load Configure" format="enum" enum="d1e18040"
                id="RTC@RTC-CR@SC2P"
                offset="[13]"/>
      </register>
      <register description="RTC Status Register" format="hex0x" id="RTC@RTC-SR" offset="0x14"
                size="4">
         <field description="Time Invalid Flag" format="enum" enum="d1e18115"
                id="RTC@RTC-SR@TIF"
                offset="[0]"/>
         <field description="Time Overflow Flag" format="enum" enum="d1e18161"
                id="RTC@RTC-SR@TOF"
                offset="[1]"/>
         <field description="Time Alarm Flag" format="enum" enum="d1e18207" id="RTC@RTC-SR@TAF"
                offset="[2]"/>
         <field description="Time Counter Enable" format="enum" enum="d1e18253"
                id="RTC@RTC-SR@TCE"
                offset="[4]"/>
      </register>
      <register description="RTC Lock Register" format="hex0x" id="RTC@RTC-LR" offset="0x18"
                size="4">
         <field description="Time Compensation Lock" format="enum" enum="d1e18327"
                id="RTC@RTC-LR@TCL"
                offset="[3]"/>
         <field description="Control Register Lock" format="enum" enum="d1e18373"
                id="RTC@RTC-LR@CRL"
                offset="[4]"/>
         <field description="Status Register Lock" format="enum" enum="d1e18419"
                id="RTC@RTC-LR@SRL"
                offset="[5]"/>
         <field description="Lock Register Lock" format="enum" enum="d1e18465"
                id="RTC@RTC-LR@LRL"
                offset="[6]"/>
      </register>
      <register description="RTC Interrupt Enable Register" format="hex0x" id="RTC@RTC-IER"
                offset="0x1c"
                size="4">
         <field description="Time Invalid Interrupt Enable" format="enum" enum="d1e18539"
                id="RTC@RTC-IER@TIIE"
                offset="[0]"/>
         <field description="Time Overflow Interrupt Enable" format="enum" enum="d1e18585"
                id="RTC@RTC-IER@TOIE"
                offset="[1]"/>
         <field description="Time Alarm Interrupt Enable" format="enum" enum="d1e18631"
                id="RTC@RTC-IER@TAIE"
                offset="[2]"/>
         <field description="Time Seconds Interrupt Enable" format="enum" enum="d1e18677"
                id="RTC@RTC-IER@TSIE"
                offset="[4]"/>
         <field description="Wakeup Pin On" format="enum" enum="d1e18723" id="RTC@RTC-IER@WPON"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="12-Bit Digital-to-Analog Converter" id="DAC0"
               size="0x27">
      <register description="DAC Data Low Register" format="hex0x" id="DAC0@DAC0-DAT0L"
                offset="0x0"
                size="1">
         <field description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer"
                format="hex0x"
                id="DAC0@DAC0-DAT0L@DATA0"
                offset="[7:0]"/>
      </register>
      <register description="DAC Data Low Register" format="hex0x" id="DAC0@DAC0-DAT1L"
                offset="0x2"
                size="1">
         <field description="When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer"
                format="hex0x"
                id="DAC0@DAC0-DAT1L@DATA0"
                offset="[7:0]"/>
      </register>
      <register description="DAC Data High Register" format="hex0x" id="DAC0@DAC0-DAT0H"
                offset="0x1"
                size="1">
         <field description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula"
                format="hex0x"
                id="DAC0@DAC0-DAT0H@DATA1"
                offset="[3:0]"/>
      </register>
      <register description="DAC Data High Register" format="hex0x" id="DAC0@DAC0-DAT1H"
                offset="0x3"
                size="1">
         <field description="When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula"
                format="hex0x"
                id="DAC0@DAC0-DAT1H@DATA1"
                offset="[3:0]"/>
      </register>
      <register description="DAC Status Register" format="hex0x" id="DAC0@DAC0-SR"
                offset="0x20"
                size="1">
         <field description="DAC Buffer Read Pointer Bottom Position Flag" format="enum"
                enum="d1e18947"
                id="DAC0@DAC0-SR@DACBFRPBF"
                offset="[0]"/>
         <field description="DAC Buffer Read Pointer Top Position Flag" format="enum"
                enum="d1e18993"
                id="DAC0@DAC0-SR@DACBFRPTF"
                offset="[1]"/>
      </register>
      <register description="DAC Control Register" format="hex0x" id="DAC0@DAC0-C0"
                offset="0x21"
                size="1">
         <field description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
                format="enum"
                enum="d1e19067"
                id="DAC0@DAC0-C0@DACBBIEN"
                offset="[0]"/>
         <field description="DAC Buffer Read Pointer Top Flag Interrupt Enable" format="enum"
                enum="d1e19113"
                id="DAC0@DAC0-C0@DACBTIEN"
                offset="[1]"/>
         <field description="DAC Low Power Control" format="enum" enum="d1e19159"
                id="DAC0@DAC0-C0@LPEN"
                offset="[3]"/>
         <field description="DAC Software Trigger" format="enum" enum="d1e19205"
                id="DAC0@DAC0-C0@DACSWTRG"
                offset="[4]"/>
         <field description="DAC Trigger Select" format="enum" enum="d1e19251"
                id="DAC0@DAC0-C0@DACTRGSEL"
                offset="[5]"/>
         <field description="DAC Reference Select" format="enum" enum="d1e19298"
                id="DAC0@DAC0-C0@DACRFS"
                offset="[6]"/>
         <field description="DAC Enable" format="enum" enum="d1e19344" id="DAC0@DAC0-C0@DACEN"
                offset="[7]"/>
      </register>
      <register description="DAC Control Register 1" format="hex0x" id="DAC0@DAC0-C1"
                offset="0x22"
                size="1">
         <field description="DAC Buffer Enable" format="enum" enum="d1e19418"
                id="DAC0@DAC0-C1@DACBFEN"
                offset="[0]"/>
         <field description="DAC Buffer Work Mode Select" format="enum" enum="d1e19464"
                id="DAC0@DAC0-C1@DACBFMD"
                offset="[2]"/>
         <field description="DMA Enable Select" format="enum" enum="d1e19510"
                id="DAC0@DAC0-C1@DMAEN"
                offset="[7]"/>
      </register>
      <register description="DAC Control Register 2" format="hex0x" id="DAC0@DAC0-C2"
                offset="0x23"
                size="1">
         <field description="DAC Buffer Upper Limit" format="hex0x" id="DAC0@DAC0-C2@DACBFUP"
                offset="[0]"/>
         <field description="DAC Buffer Read Pointer" format="hex0x" id="DAC0@DAC0-C2@DACBFRP"
                offset="[4]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low Power Timer" id="LPTMR0" size="0x10">
      <register description="Low Power Timer Control Status Register" format="hex0x"
                id="LPTMR0@LPTMR0-CSR"
                offset="0x0"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e19690"
                id="LPTMR0@LPTMR0-CSR@TEN"
                offset="[0]"/>
         <field description="Timer Mode Select" format="enum" enum="d1e19736"
                id="LPTMR0@LPTMR0-CSR@TMS"
                offset="[1]"/>
         <field description="Timer Free-Running Counter" format="enum" enum="d1e19782"
                id="LPTMR0@LPTMR0-CSR@TFC"
                offset="[2]"/>
         <field description="Timer Pin Polarity" format="enum" enum="d1e19828"
                id="LPTMR0@LPTMR0-CSR@TPP"
                offset="[3]"/>
         <field description="Timer Pin Select" format="enum" enum="d1e19874"
                id="LPTMR0@LPTMR0-CSR@TPS"
                offset="[5:4]"/>
         <field description="Timer Interrupt Enable" format="enum" enum="d1e19945"
                id="LPTMR0@LPTMR0-CSR@TIE"
                offset="[6]"/>
         <field description="Timer Compare Flag" format="enum" enum="d1e19991"
                id="LPTMR0@LPTMR0-CSR@TCF"
                offset="[7]"/>
      </register>
      <register description="Low Power Timer Prescale Register" format="hex0x"
                id="LPTMR0@LPTMR0-PSR"
                offset="0x4"
                size="4">
         <field description="Prescaler Clock Select" format="enum" enum="d1e20065"
                id="LPTMR0@LPTMR0-PSR@PCS"
                offset="[1:0]"/>
         <field description="Prescaler Bypass" format="enum" enum="d1e20135"
                id="LPTMR0@LPTMR0-PSR@PBYP"
                offset="[2]"/>
         <field description="Prescale Value" format="enum" enum="d1e20181"
                id="LPTMR0@LPTMR0-PSR@PRESCALE"
                offset="[6:3]"/>
      </register>
      <register description="Low Power Timer Compare Register" format="hex0x"
                id="LPTMR0@LPTMR0-CMR"
                offset="0x8"
                size="4">
         <field description="Compare Value" format="hex0x" id="LPTMR0@LPTMR0-CMR@COMPARE"
                offset="[15:0]"/>
      </register>
      <register description="Low Power Timer Counter Register" format="hex0x"
                id="LPTMR0@LPTMR0-CNR"
                offset="0xc"
                size="4">
         <field description="Counter Value" format="hex0x" id="LPTMR0@LPTMR0-CNR@COUNTER"
                offset="[15:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Touch sense input" id="TSI0" size="0xc">
      <register description="TSI General Control and Status Register" format="hex0x"
                id="TSI0@TSI0-GENCS"
                offset="0x0"
                size="4">
         <field description="CURSW" format="enum" enum="d1e20557" id="TSI0@TSI0-GENCS@CURSW"
                offset="[1]"/>
         <field description="End of Scan Flag" format="enum" enum="d1e20603"
                id="TSI0@TSI0-GENCS@EOSF"
                offset="[2]"/>
         <field description="Scan In Progress Status" format="enum" enum="d1e20649"
                id="TSI0@TSI0-GENCS@SCNIP"
                offset="[3]"/>
         <field description="Scan Trigger Mode" format="enum" enum="d1e20695"
                id="TSI0@TSI0-GENCS@STM"
                offset="[4]"/>
         <field description="TSI STOP Enable" format="enum" enum="d1e20741"
                id="TSI0@TSI0-GENCS@STPE"
                offset="[5]"/>
         <field description="Touch Sensing Input Interrupt Enable" format="enum"
                enum="d1e20788"
                id="TSI0@TSI0-GENCS@TSIIEN"
                offset="[6]"/>
         <field description="Touch Sensing Input Module Enable" format="enum" enum="d1e20834"
                id="TSI0@TSI0-GENCS@TSIEN"
                offset="[7]"/>
         <field description="NSCN" format="enum" enum="d1e20880" id="TSI0@TSI0-GENCS@NSCN"
                offset="[12:8]"/>
         <field description="PS" format="enum" enum="d1e21291" id="TSI0@TSI0-GENCS@PS"
                offset="[15:13]"/>
         <field description="EXTCHRG" format="enum" enum="d1e21410"
                id="TSI0@TSI0-GENCS@EXTCHRG"
                offset="[18:16]"/>
         <field description="DVOLT" format="enum" enum="d1e21529" id="TSI0@TSI0-GENCS@DVOLT"
                offset="[20:19]"/>
         <field description="REFCHRG" format="enum" enum="d1e21600"
                id="TSI0@TSI0-GENCS@REFCHRG"
                offset="[23:21]"/>
         <field description="TSI analog modes setup and status bits." format="enum"
                enum="d1e21719"
                id="TSI0@TSI0-GENCS@MODE"
                offset="[27:24]"/>
         <field description="End-of-scan or Out-of-Range Interrupt Selection" format="enum"
                enum="d1e21789"
                id="TSI0@TSI0-GENCS@ESOR"
                offset="[28]"/>
         <field description="Out of Range Flag." format="hex0x" id="TSI0@TSI0-GENCS@OUTRGF"
                offset="[31]"/>
      </register>
      <register description="TSI DATA Register" format="hex0x" id="TSI0@TSI0-DATA" offset="0x4"
                size="4">
         <field description="TSI Conversion Counter Value" format="hex0x"
                id="TSI0@TSI0-DATA@TSICNT"
                offset="[15:0]"/>
         <field description="Software Trigger Start" format="enum" enum="d1e21899"
                id="TSI0@TSI0-DATA@SWTS"
                offset="[22]"/>
         <field description="DMA Transfer Enabled" format="enum" enum="d1e21945"
                id="TSI0@TSI0-DATA@DMAEN"
                offset="[23]"/>
         <field description="TSICH" format="enum" enum="d1e21991" id="TSI0@TSI0-DATA@TSICH"
                offset="[31:28]"/>
      </register>
      <register description="TSI Threshold Register" format="hex0x" id="TSI0@TSI0-TSHD"
                offset="0x8"
                size="4">
         <field description="TSI Wakeup Channel Low-threshold" format="hex0x"
                id="TSI0@TSI0-TSHD@THRESL"
                offset="[15:0]"/>
         <field description="TSI Wakeup Channel High-threshold" format="hex0x"
                id="TSI0@TSI0-TSHD@THRESH"
                offset="[31:16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Integration Module" id="SIM" size="0x1108">
      <register description="System Options Register 1" format="hex0x" id="SIM@SIM-SOPT1"
                offset="0x0"
                size="4">
         <field description="32K oscillator clock select" format="enum" enum="d1e22330"
                id="SIM@SIM-SOPT1@OSC32KSEL"
                offset="[19:18]"/>
         <field description="USB voltage regulator in standby mode during VLPR and VLPW modes"
                format="enum"
                enum="d1e22388"
                id="SIM@SIM-SOPT1@USBVSTBY"
                offset="[29]"/>
         <field description="USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes."
                format="enum"
                enum="d1e22434"
                id="SIM@SIM-SOPT1@USBSSTBY"
                offset="[30]"/>
         <field description="USB voltage regulator enable" format="enum" enum="d1e22480"
                id="SIM@SIM-SOPT1@USBREGEN"
                offset="[31]"/>
      </register>
      <register description="SOPT1 Configuration Register" format="hex0x" id="SIM@SIM-SOPT1CFG"
                offset="0x4"
                size="4">
         <field description="USB voltage regulator enable write enable" format="enum"
                enum="d1e22554"
                id="SIM@SIM-SOPT1CFG@URWE"
                offset="[24]"/>
         <field description="USB voltage regulator VLP standby write enable" format="enum"
                enum="d1e22600"
                id="SIM@SIM-SOPT1CFG@UVSWE"
                offset="[25]"/>
         <field description="USB voltage regulator stop standby write enable" format="enum"
                enum="d1e22646"
                id="SIM@SIM-SOPT1CFG@USSWE"
                offset="[26]"/>
      </register>
      <register description="System Options Register 2" format="hex0x" id="SIM@SIM-SOPT2"
                offset="0x1004"
                size="4">
         <field description="RTC clock out select" format="enum" enum="d1e22720"
                id="SIM@SIM-SOPT2@RTCCLKOUTSEL"
                offset="[4]"/>
         <field description="CLKOUT select" format="enum" enum="d1e22766"
                id="SIM@SIM-SOPT2@CLKOUTSEL"
                offset="[7:5]"/>
         <field description="PLL/FLL clock select" format="enum" enum="d1e22836"
                id="SIM@SIM-SOPT2@PLLFLLSEL"
                offset="[16]"/>
         <field description="USB clock source select" format="enum" enum="d1e22882"
                id="SIM@SIM-SOPT2@USBSRC"
                offset="[18]"/>
         <field description="TPM clock source select" format="enum" enum="d1e22928"
                id="SIM@SIM-SOPT2@TPMSRC"
                offset="[25:24]"/>
         <field description="UART0 clock source select" format="enum" enum="d1e22999"
                id="SIM@SIM-SOPT2@UART0SRC"
                offset="[27:26]"/>
      </register>
      <register description="System Options Register 4" format="hex0x" id="SIM@SIM-SOPT4"
                offset="0x100c"
                size="4">
         <field description="TPM1 channel 0 input capture source select" format="enum"
                enum="d1e23097"
                id="SIM@SIM-SOPT4@TPM1CH0SRC"
                offset="[18]"/>
         <field description="TPM2 channel 0 input capture source select" format="enum"
                enum="d1e23143"
                id="SIM@SIM-SOPT4@TPM2CH0SRC"
                offset="[20]"/>
         <field description="TPM0 External Clock Pin Select" format="enum" enum="d1e23189"
                id="SIM@SIM-SOPT4@TPM0CLKSEL"
                offset="[24]"/>
         <field description="TPM1 External Clock Pin Select" format="enum" enum="d1e23235"
                id="SIM@SIM-SOPT4@TPM1CLKSEL"
                offset="[25]"/>
         <field description="TPM2 External Clock Pin Select" format="enum" enum="d1e23281"
                id="SIM@SIM-SOPT4@TPM2CLKSEL"
                offset="[26]"/>
      </register>
      <register description="System Options Register 5" format="hex0x" id="SIM@SIM-SOPT5"
                offset="0x1010"
                size="4">
         <field description="UART0 transmit data source select" format="enum" enum="d1e23355"
                id="SIM@SIM-SOPT5@UART0TXSRC"
                offset="[1:0]"/>
         <field description="UART0 receive data source select" format="enum" enum="d1e23413"
                id="SIM@SIM-SOPT5@UART0RXSRC"
                offset="[2]"/>
         <field description="UART1 transmit data source select" format="enum" enum="d1e23459"
                id="SIM@SIM-SOPT5@UART1TXSRC"
                offset="[5:4]"/>
         <field description="UART1 receive data source select" format="enum" enum="d1e23517"
                id="SIM@SIM-SOPT5@UART1RXSRC"
                offset="[6]"/>
         <field description="UART0 Open Drain Enable" format="enum" enum="d1e23563"
                id="SIM@SIM-SOPT5@UART0ODE"
                offset="[16]"/>
         <field description="UART1 Open Drain Enable" format="enum" enum="d1e23610"
                id="SIM@SIM-SOPT5@UART1ODE"
                offset="[17]"/>
         <field description="UART2 Open Drain Enable" format="enum" enum="d1e23656"
                id="SIM@SIM-SOPT5@UART2ODE"
                offset="[18]"/>
      </register>
      <register description="System Options Register 7" format="hex0x" id="SIM@SIM-SOPT7"
                offset="0x1018"
                size="4">
         <field description="ADC0 trigger select" format="enum" enum="d1e23731"
                id="SIM@SIM-SOPT7@ADC0TRGSEL"
                offset="[3:0]"/>
         <field description="ADC0 pretrigger select" format="enum" enum="d1e23874"
                id="SIM@SIM-SOPT7@ADC0PRETRGSEL"
                offset="[4]"/>
         <field description="ADC0 alternate trigger enable" format="enum" enum="d1e23920"
                id="SIM@SIM-SOPT7@ADC0ALTTRGEN"
                offset="[7]"/>
      </register>
      <register description="System Device Identification Register" format="hex0x"
                id="SIM@SIM-SDID"
                offset="0x1024"
                readOnly="true"
                size="4">
         <field description="Pincount identification" format="enum" enum="d1e23994"
                id="SIM@SIM-SDID@PINID"
                offset="[3:0]"/>
         <field description="Device die number" format="hex0x" id="SIM@SIM-SDID@DIEID"
                offset="[11:7]"/>
         <field description="Device revision number" format="hex0x" id="SIM@SIM-SDID@REVID"
                offset="[15:12]"/>
         <field description="System SRAM Size" format="enum" enum="d1e24137"
                id="SIM@SIM-SDID@SRAMSIZE"
                offset="[19:16]"/>
         <field description="Kinetis Series ID" format="enum" enum="d1e24256"
                id="SIM@SIM-SDID@SERIESID"
                offset="[23:20]"/>
         <field description="Kinetis Sub-Family ID" format="enum" enum="d1e24291"
                id="SIM@SIM-SDID@SUBFAMID"
                offset="[27:24]"/>
         <field description="Kinetis family ID" format="enum" enum="d1e24361"
                id="SIM@SIM-SDID@FAMID"
                offset="[31:28]"/>
      </register>
      <register description="System Clock Gating Control Register 4" format="hex0x"
                id="SIM@SIM-SCGC4"
                offset="0x1034"
                size="4">
         <field description="I2C0 Clock Gate Control" format="enum" enum="d1e24471"
                id="SIM@SIM-SCGC4@I2C0"
                offset="[6]"/>
         <field description="I2C1 Clock Gate Control" format="enum" enum="d1e24517"
                id="SIM@SIM-SCGC4@I2C1"
                offset="[7]"/>
         <field description="UART0 Clock Gate Control" format="enum" enum="d1e24563"
                id="SIM@SIM-SCGC4@UART0"
                offset="[10]"/>
         <field description="UART1 Clock Gate Control" format="enum" enum="d1e24609"
                id="SIM@SIM-SCGC4@UART1"
                offset="[11]"/>
         <field description="UART2 Clock Gate Control" format="enum" enum="d1e24655"
                id="SIM@SIM-SCGC4@UART2"
                offset="[12]"/>
         <field description="USB Clock Gate Control" format="enum" enum="d1e24702"
                id="SIM@SIM-SCGC4@USBOTG"
                offset="[18]"/>
         <field description="Comparator Clock Gate Control" format="enum" enum="d1e24748"
                id="SIM@SIM-SCGC4@CMP"
                offset="[19]"/>
         <field description="SPI0 Clock Gate Control" format="enum" enum="d1e24794"
                id="SIM@SIM-SCGC4@SPI0"
                offset="[22]"/>
         <field description="SPI1 Clock Gate Control" format="enum" enum="d1e24840"
                id="SIM@SIM-SCGC4@SPI1"
                offset="[23]"/>
      </register>
      <register description="System Clock Gating Control Register 5" format="hex0x"
                id="SIM@SIM-SCGC5"
                offset="0x1038"
                size="4">
         <field description="Low Power Timer Access Control" format="enum" enum="d1e24914"
                id="SIM@SIM-SCGC5@LPTMR"
                offset="[0]"/>
         <field description="TSI Access Control" format="enum" enum="d1e24960"
                id="SIM@SIM-SCGC5@TSI"
                offset="[5]"/>
         <field description="Port A Clock Gate Control" format="enum" enum="d1e25006"
                id="SIM@SIM-SCGC5@PORTA"
                offset="[9]"/>
         <field description="Port B Clock Gate Control" format="enum" enum="d1e25052"
                id="SIM@SIM-SCGC5@PORTB"
                offset="[10]"/>
         <field description="Port C Clock Gate Control" format="enum" enum="d1e25098"
                id="SIM@SIM-SCGC5@PORTC"
                offset="[11]"/>
         <field description="Port D Clock Gate Control" format="enum" enum="d1e25145"
                id="SIM@SIM-SCGC5@PORTD"
                offset="[12]"/>
         <field description="Port E Clock Gate Control" format="enum" enum="d1e25191"
                id="SIM@SIM-SCGC5@PORTE"
                offset="[13]"/>
      </register>
      <register description="System Clock Gating Control Register 6" format="hex0x"
                id="SIM@SIM-SCGC6"
                offset="0x103c"
                size="4">
         <field description="Flash Memory Clock Gate Control" format="enum" enum="d1e25265"
                id="SIM@SIM-SCGC6@FTF"
                offset="[0]"/>
         <field description="DMA Mux Clock Gate Control" format="enum" enum="d1e25311"
                id="SIM@SIM-SCGC6@DMAMUX"
                offset="[1]"/>
         <field description="PIT Clock Gate Control" format="enum" enum="d1e25357"
                id="SIM@SIM-SCGC6@PIT"
                offset="[23]"/>
         <field description="TPM0 Clock Gate Control" format="enum" enum="d1e25403"
                id="SIM@SIM-SCGC6@TPM0"
                offset="[24]"/>
         <field description="TPM1 Clock Gate Control" format="enum" enum="d1e25449"
                id="SIM@SIM-SCGC6@TPM1"
                offset="[25]"/>
         <field description="TPM2 Clock Gate Control" format="enum" enum="d1e25496"
                id="SIM@SIM-SCGC6@TPM2"
                offset="[26]"/>
         <field description="ADC0 Clock Gate Control" format="enum" enum="d1e25542"
                id="SIM@SIM-SCGC6@ADC0"
                offset="[27]"/>
         <field description="RTC Access Control" format="enum" enum="d1e25588"
                id="SIM@SIM-SCGC6@RTC"
                offset="[29]"/>
         <field description="DAC0 Clock Gate Control" format="enum" enum="d1e25634"
                id="SIM@SIM-SCGC6@DAC0"
                offset="[31]"/>
      </register>
      <register description="System Clock Gating Control Register 7" format="hex0x"
                id="SIM@SIM-SCGC7"
                offset="0x1040"
                size="4">
         <field description="DMA Clock Gate Control" format="enum" enum="d1e25708"
                id="SIM@SIM-SCGC7@DMA"
                offset="[8]"/>
      </register>
      <register description="System Clock Divider Register 1" format="hex0x"
                id="SIM@SIM-CLKDIV1"
                offset="0x1044"
                size="4">
         <field description="Clock 4 output divider value" format="enum" enum="d1e25783"
                id="SIM@SIM-CLKDIV1@OUTDIV4"
                offset="[18:16]"/>
         <field description="Clock 1 output divider value" format="enum" enum="d1e25902"
                id="SIM@SIM-CLKDIV1@OUTDIV1"
                offset="[31:28]"/>
      </register>
      <register description="Flash Configuration Register 1" format="hex0x" id="SIM@SIM-FCFG1"
                offset="0x104c"
                size="4">
         <field description="Flash Disable" format="enum" enum="d1e26146"
                id="SIM@SIM-FCFG1@FLASHDIS"
                offset="[0]"/>
         <field description="Flash Doze" format="enum" enum="d1e26192"
                id="SIM@SIM-FCFG1@FLASHDOZE"
                offset="[1]"/>
         <field description="Program flash size" format="enum" enum="d1e26238"
                id="SIM@SIM-FCFG1@PFSIZE"
                offset="[27:24]"/>
      </register>
      <register description="Flash Configuration Register 2" format="hex0x" id="SIM@SIM-FCFG2"
                offset="0x1050"
                readOnly="true"
                size="4">
         <field description="Max address block" format="hex0x" id="SIM@SIM-FCFG2@MAXADDR0"
                offset="[30:24]"/>
      </register>
      <register description="Unique Identification Register Mid-High" format="hex0x"
                id="SIM@SIM-UIDMH"
                offset="0x1058"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDMH@UID"
                offset="[15:0]"/>
      </register>
      <register description="Unique Identification Register Mid Low" format="hex0x"
                id="SIM@SIM-UIDML"
                offset="0x105c"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDML@UID"
                offset="[31:0]"/>
      </register>
      <register description="Unique Identification Register Low" format="hex0x"
                id="SIM@SIM-UIDL"
                offset="0x1060"
                readOnly="true"
                size="4">
         <field description="Unique Identification" format="hex0x" id="SIM@SIM-UIDL@UID"
                offset="[31:0]"/>
      </register>
      <register description="COP Control Register" format="hex0x" id="SIM@SIM-COPC"
                offset="0x1100"
                size="4">
         <field description="COP windowed mode" format="enum" enum="d1e26558"
                id="SIM@SIM-COPC@COPW"
                offset="[0]"/>
         <field description="COP Clock Select" format="enum" enum="d1e26604"
                id="SIM@SIM-COPC@COPCLKS"
                offset="[1]"/>
         <field description="COP Watchdog Timeout" format="enum" enum="d1e26650"
                id="SIM@SIM-COPC@COPT"
                offset="[3:2]"/>
      </register>
      <register description="Service COP Register" format="hex0x" id="SIM@SIM-SRVCOP"
                offset="0x1104"
                writeOnly="true"
                size="4">
         <field description="Sevice COP Register" format="hex0x" id="SIM@SIM-SRVCOP@SRVCOP"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTA" size="0xa4">
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e26837"
                id="PORTA@PORTA-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e26883"
                id="PORTA@PORTA-PCR0@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e26929"
                id="PORTA@PORTA-PCR0@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e26975"
                id="PORTA@PORTA-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e27021"
                id="PORTA@PORTA-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e27068"
                id="PORTA@PORTA-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e27187"
                id="PORTA@PORTA-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e27318"
                id="PORTA@PORTA-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e27392"
                id="PORTA@PORTA-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e27438"
                id="PORTA@PORTA-PCR1@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e27484"
                id="PORTA@PORTA-PCR1@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e27530"
                id="PORTA@PORTA-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e27576"
                id="PORTA@PORTA-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e27623"
                id="PORTA@PORTA-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e27742"
                id="PORTA@PORTA-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e27873"
                id="PORTA@PORTA-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e27947"
                id="PORTA@PORTA-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e27993"
                id="PORTA@PORTA-PCR2@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e28039"
                id="PORTA@PORTA-PCR2@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e28085"
                id="PORTA@PORTA-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e28131"
                id="PORTA@PORTA-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e28178"
                id="PORTA@PORTA-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e28297"
                id="PORTA@PORTA-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e28428"
                id="PORTA@PORTA-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e28502"
                id="PORTA@PORTA-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e28548"
                id="PORTA@PORTA-PCR3@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e28594"
                id="PORTA@PORTA-PCR3@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e28640"
                id="PORTA@PORTA-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e28686"
                id="PORTA@PORTA-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e28733"
                id="PORTA@PORTA-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e28852"
                id="PORTA@PORTA-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e28983"
                id="PORTA@PORTA-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e29057"
                id="PORTA@PORTA-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e29103"
                id="PORTA@PORTA-PCR4@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e29149"
                id="PORTA@PORTA-PCR4@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e29195"
                id="PORTA@PORTA-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e29241"
                id="PORTA@PORTA-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e29288"
                id="PORTA@PORTA-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e29407"
                id="PORTA@PORTA-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e29538"
                id="PORTA@PORTA-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e29613"
                id="PORTA@PORTA-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e29659"
                id="PORTA@PORTA-PCR5@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e29705"
                id="PORTA@PORTA-PCR5@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e29751"
                id="PORTA@PORTA-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e29797"
                id="PORTA@PORTA-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e29844"
                id="PORTA@PORTA-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e29963"
                id="PORTA@PORTA-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e30094"
                id="PORTA@PORTA-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e30168"
                id="PORTA@PORTA-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e30214"
                id="PORTA@PORTA-PCR6@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e30260"
                id="PORTA@PORTA-PCR6@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e30306"
                id="PORTA@PORTA-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e30352"
                id="PORTA@PORTA-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e30399"
                id="PORTA@PORTA-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e30518"
                id="PORTA@PORTA-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e30649"
                id="PORTA@PORTA-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e30723"
                id="PORTA@PORTA-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e30769"
                id="PORTA@PORTA-PCR7@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e30815"
                id="PORTA@PORTA-PCR7@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e30861"
                id="PORTA@PORTA-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e30907"
                id="PORTA@PORTA-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e30954"
                id="PORTA@PORTA-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e31073"
                id="PORTA@PORTA-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e31204"
                id="PORTA@PORTA-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e31278"
                id="PORTA@PORTA-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e31324"
                id="PORTA@PORTA-PCR8@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e31370"
                id="PORTA@PORTA-PCR8@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e31416"
                id="PORTA@PORTA-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e31462"
                id="PORTA@PORTA-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e31509"
                id="PORTA@PORTA-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e31628"
                id="PORTA@PORTA-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e31759"
                id="PORTA@PORTA-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e31833"
                id="PORTA@PORTA-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e31879"
                id="PORTA@PORTA-PCR9@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e31925"
                id="PORTA@PORTA-PCR9@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e31971"
                id="PORTA@PORTA-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e32017"
                id="PORTA@PORTA-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e32064"
                id="PORTA@PORTA-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e32183"
                id="PORTA@PORTA-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e32314"
                id="PORTA@PORTA-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e32388"
                id="PORTA@PORTA-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e32434"
                id="PORTA@PORTA-PCR10@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e32480"
                id="PORTA@PORTA-PCR10@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e32526"
                id="PORTA@PORTA-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e32572"
                id="PORTA@PORTA-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e32619"
                id="PORTA@PORTA-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e32738"
                id="PORTA@PORTA-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e32869"
                id="PORTA@PORTA-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e32944"
                id="PORTA@PORTA-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e32990"
                id="PORTA@PORTA-PCR11@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e33036"
                id="PORTA@PORTA-PCR11@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e33082"
                id="PORTA@PORTA-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e33128"
                id="PORTA@PORTA-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e33175"
                id="PORTA@PORTA-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e33294"
                id="PORTA@PORTA-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e33425"
                id="PORTA@PORTA-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e33499"
                id="PORTA@PORTA-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e33545"
                id="PORTA@PORTA-PCR12@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e33591"
                id="PORTA@PORTA-PCR12@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e33637"
                id="PORTA@PORTA-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e33683"
                id="PORTA@PORTA-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e33730"
                id="PORTA@PORTA-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e33849"
                id="PORTA@PORTA-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e33980"
                id="PORTA@PORTA-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e34054"
                id="PORTA@PORTA-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e34100"
                id="PORTA@PORTA-PCR13@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e34146"
                id="PORTA@PORTA-PCR13@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e34192"
                id="PORTA@PORTA-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e34238"
                id="PORTA@PORTA-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e34285"
                id="PORTA@PORTA-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e34404"
                id="PORTA@PORTA-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e34535"
                id="PORTA@PORTA-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e34609"
                id="PORTA@PORTA-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e34655"
                id="PORTA@PORTA-PCR14@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e34701"
                id="PORTA@PORTA-PCR14@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e34747"
                id="PORTA@PORTA-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e34793"
                id="PORTA@PORTA-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e34840"
                id="PORTA@PORTA-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e34959"
                id="PORTA@PORTA-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e35090"
                id="PORTA@PORTA-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e35164"
                id="PORTA@PORTA-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e35210"
                id="PORTA@PORTA-PCR15@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e35256"
                id="PORTA@PORTA-PCR15@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e35302"
                id="PORTA@PORTA-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e35348"
                id="PORTA@PORTA-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e35395"
                id="PORTA@PORTA-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e35514"
                id="PORTA@PORTA-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e35645"
                id="PORTA@PORTA-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e35719"
                id="PORTA@PORTA-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e35765"
                id="PORTA@PORTA-PCR16@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e35811"
                id="PORTA@PORTA-PCR16@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e35857"
                id="PORTA@PORTA-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e35903"
                id="PORTA@PORTA-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e35950"
                id="PORTA@PORTA-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e36069"
                id="PORTA@PORTA-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e36200"
                id="PORTA@PORTA-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e36275"
                id="PORTA@PORTA-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e36321"
                id="PORTA@PORTA-PCR17@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e36367"
                id="PORTA@PORTA-PCR17@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e36413"
                id="PORTA@PORTA-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e36459"
                id="PORTA@PORTA-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e36506"
                id="PORTA@PORTA-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e36625"
                id="PORTA@PORTA-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e36756"
                id="PORTA@PORTA-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e36830"
                id="PORTA@PORTA-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e36876"
                id="PORTA@PORTA-PCR18@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e36922"
                id="PORTA@PORTA-PCR18@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e36968"
                id="PORTA@PORTA-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e37014"
                id="PORTA@PORTA-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e37061"
                id="PORTA@PORTA-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e37180"
                id="PORTA@PORTA-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e37311"
                id="PORTA@PORTA-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e37385"
                id="PORTA@PORTA-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e37431"
                id="PORTA@PORTA-PCR19@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e37477"
                id="PORTA@PORTA-PCR19@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e37523"
                id="PORTA@PORTA-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e37569"
                id="PORTA@PORTA-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e37616"
                id="PORTA@PORTA-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e37735"
                id="PORTA@PORTA-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e37866"
                id="PORTA@PORTA-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e37940"
                id="PORTA@PORTA-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e37986"
                id="PORTA@PORTA-PCR20@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e38032"
                id="PORTA@PORTA-PCR20@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e38078"
                id="PORTA@PORTA-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e38124"
                id="PORTA@PORTA-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e38171"
                id="PORTA@PORTA-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e38290"
                id="PORTA@PORTA-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e38421"
                id="PORTA@PORTA-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e38495"
                id="PORTA@PORTA-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e38541"
                id="PORTA@PORTA-PCR21@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e38587"
                id="PORTA@PORTA-PCR21@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e38633"
                id="PORTA@PORTA-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e38679"
                id="PORTA@PORTA-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e38726"
                id="PORTA@PORTA-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e38845"
                id="PORTA@PORTA-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e38976"
                id="PORTA@PORTA-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e39050"
                id="PORTA@PORTA-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e39096"
                id="PORTA@PORTA-PCR22@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e39142"
                id="PORTA@PORTA-PCR22@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e39188"
                id="PORTA@PORTA-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e39234"
                id="PORTA@PORTA-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e39281"
                id="PORTA@PORTA-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e39400"
                id="PORTA@PORTA-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e39531"
                id="PORTA@PORTA-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e39606"
                id="PORTA@PORTA-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e39652"
                id="PORTA@PORTA-PCR23@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e39698"
                id="PORTA@PORTA-PCR23@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e39744"
                id="PORTA@PORTA-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e39790"
                id="PORTA@PORTA-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e39837"
                id="PORTA@PORTA-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e39956"
                id="PORTA@PORTA-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e40087"
                id="PORTA@PORTA-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e40161"
                id="PORTA@PORTA-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e40207"
                id="PORTA@PORTA-PCR24@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e40253"
                id="PORTA@PORTA-PCR24@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e40299"
                id="PORTA@PORTA-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e40345"
                id="PORTA@PORTA-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e40392"
                id="PORTA@PORTA-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e40511"
                id="PORTA@PORTA-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e40642"
                id="PORTA@PORTA-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e40716"
                id="PORTA@PORTA-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e40762"
                id="PORTA@PORTA-PCR25@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e40808"
                id="PORTA@PORTA-PCR25@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e40854"
                id="PORTA@PORTA-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e40900"
                id="PORTA@PORTA-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e40947"
                id="PORTA@PORTA-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e41066"
                id="PORTA@PORTA-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e41197"
                id="PORTA@PORTA-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e41271"
                id="PORTA@PORTA-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e41317"
                id="PORTA@PORTA-PCR26@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e41363"
                id="PORTA@PORTA-PCR26@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e41409"
                id="PORTA@PORTA-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e41455"
                id="PORTA@PORTA-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e41502"
                id="PORTA@PORTA-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e41621"
                id="PORTA@PORTA-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e41752"
                id="PORTA@PORTA-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e41826"
                id="PORTA@PORTA-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e41872"
                id="PORTA@PORTA-PCR27@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e41918"
                id="PORTA@PORTA-PCR27@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e41964"
                id="PORTA@PORTA-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e42010"
                id="PORTA@PORTA-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e42057"
                id="PORTA@PORTA-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e42176"
                id="PORTA@PORTA-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e42307"
                id="PORTA@PORTA-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e42381"
                id="PORTA@PORTA-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e42427"
                id="PORTA@PORTA-PCR28@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e42473"
                id="PORTA@PORTA-PCR28@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e42519"
                id="PORTA@PORTA-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e42565"
                id="PORTA@PORTA-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e42612"
                id="PORTA@PORTA-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e42731"
                id="PORTA@PORTA-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e42862"
                id="PORTA@PORTA-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e42937"
                id="PORTA@PORTA-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e42983"
                id="PORTA@PORTA-PCR29@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e43029"
                id="PORTA@PORTA-PCR29@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e43075"
                id="PORTA@PORTA-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e43121"
                id="PORTA@PORTA-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e43168"
                id="PORTA@PORTA-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e43287"
                id="PORTA@PORTA-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e43418"
                id="PORTA@PORTA-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e43492"
                id="PORTA@PORTA-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e43538"
                id="PORTA@PORTA-PCR30@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e43584"
                id="PORTA@PORTA-PCR30@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e43630"
                id="PORTA@PORTA-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e43676"
                id="PORTA@PORTA-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e43723"
                id="PORTA@PORTA-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e43842"
                id="PORTA@PORTA-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e43973"
                id="PORTA@PORTA-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTA@PORTA-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e44047"
                id="PORTA@PORTA-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e44093"
                id="PORTA@PORTA-PCR31@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e44139"
                id="PORTA@PORTA-PCR31@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e44185"
                id="PORTA@PORTA-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e44231"
                id="PORTA@PORTA-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e44278"
                id="PORTA@PORTA-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e44397"
                id="PORTA@PORTA-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e44528"
                id="PORTA@PORTA-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTA@PORTA-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e44620"
                id="PORTA@PORTA-GPCLR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTA@PORTA-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTA@PORTA-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e44712"
                id="PORTA@PORTA-GPCHR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTA@PORTA-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e44786"
                id="PORTA@PORTA-ISFR@ISF"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTB" size="0xa4">
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e44894"
                id="PORTB@PORTB-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e44940"
                id="PORTB@PORTB-PCR0@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e44986"
                id="PORTB@PORTB-PCR0@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e45032"
                id="PORTB@PORTB-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e45078"
                id="PORTB@PORTB-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e45125"
                id="PORTB@PORTB-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e45244"
                id="PORTB@PORTB-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e45375"
                id="PORTB@PORTB-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e45449"
                id="PORTB@PORTB-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e45495"
                id="PORTB@PORTB-PCR1@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e45541"
                id="PORTB@PORTB-PCR1@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e45587"
                id="PORTB@PORTB-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e45633"
                id="PORTB@PORTB-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e45680"
                id="PORTB@PORTB-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e45799"
                id="PORTB@PORTB-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e45930"
                id="PORTB@PORTB-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e46004"
                id="PORTB@PORTB-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e46050"
                id="PORTB@PORTB-PCR2@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e46096"
                id="PORTB@PORTB-PCR2@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e46142"
                id="PORTB@PORTB-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e46188"
                id="PORTB@PORTB-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e46235"
                id="PORTB@PORTB-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e46354"
                id="PORTB@PORTB-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e46485"
                id="PORTB@PORTB-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e46559"
                id="PORTB@PORTB-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e46605"
                id="PORTB@PORTB-PCR3@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e46651"
                id="PORTB@PORTB-PCR3@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e46697"
                id="PORTB@PORTB-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e46743"
                id="PORTB@PORTB-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e46790"
                id="PORTB@PORTB-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e46909"
                id="PORTB@PORTB-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e47040"
                id="PORTB@PORTB-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e47114"
                id="PORTB@PORTB-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e47160"
                id="PORTB@PORTB-PCR4@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e47206"
                id="PORTB@PORTB-PCR4@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e47252"
                id="PORTB@PORTB-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e47298"
                id="PORTB@PORTB-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e47345"
                id="PORTB@PORTB-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e47464"
                id="PORTB@PORTB-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e47595"
                id="PORTB@PORTB-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e47670"
                id="PORTB@PORTB-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e47716"
                id="PORTB@PORTB-PCR5@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e47762"
                id="PORTB@PORTB-PCR5@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e47808"
                id="PORTB@PORTB-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e47854"
                id="PORTB@PORTB-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e47901"
                id="PORTB@PORTB-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e48020"
                id="PORTB@PORTB-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e48151"
                id="PORTB@PORTB-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e48225"
                id="PORTB@PORTB-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e48271"
                id="PORTB@PORTB-PCR6@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e48317"
                id="PORTB@PORTB-PCR6@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e48363"
                id="PORTB@PORTB-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e48409"
                id="PORTB@PORTB-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e48456"
                id="PORTB@PORTB-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e48575"
                id="PORTB@PORTB-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e48706"
                id="PORTB@PORTB-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e48780"
                id="PORTB@PORTB-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e48826"
                id="PORTB@PORTB-PCR7@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e48872"
                id="PORTB@PORTB-PCR7@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e48918"
                id="PORTB@PORTB-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e48964"
                id="PORTB@PORTB-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49011"
                id="PORTB@PORTB-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e49130"
                id="PORTB@PORTB-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e49261"
                id="PORTB@PORTB-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49335"
                id="PORTB@PORTB-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49381"
                id="PORTB@PORTB-PCR8@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e49427"
                id="PORTB@PORTB-PCR8@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e49473"
                id="PORTB@PORTB-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e49519"
                id="PORTB@PORTB-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e49566"
                id="PORTB@PORTB-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e49685"
                id="PORTB@PORTB-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e49816"
                id="PORTB@PORTB-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e49890"
                id="PORTB@PORTB-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e49936"
                id="PORTB@PORTB-PCR9@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e49982"
                id="PORTB@PORTB-PCR9@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e50028"
                id="PORTB@PORTB-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e50074"
                id="PORTB@PORTB-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e50121"
                id="PORTB@PORTB-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50240"
                id="PORTB@PORTB-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50371"
                id="PORTB@PORTB-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e50445"
                id="PORTB@PORTB-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e50491"
                id="PORTB@PORTB-PCR10@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e50537"
                id="PORTB@PORTB-PCR10@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e50583"
                id="PORTB@PORTB-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e50629"
                id="PORTB@PORTB-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e50676"
                id="PORTB@PORTB-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e50795"
                id="PORTB@PORTB-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e50926"
                id="PORTB@PORTB-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e51001"
                id="PORTB@PORTB-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e51047"
                id="PORTB@PORTB-PCR11@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e51093"
                id="PORTB@PORTB-PCR11@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e51139"
                id="PORTB@PORTB-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e51185"
                id="PORTB@PORTB-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e51232"
                id="PORTB@PORTB-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e51351"
                id="PORTB@PORTB-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e51482"
                id="PORTB@PORTB-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e51556"
                id="PORTB@PORTB-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e51602"
                id="PORTB@PORTB-PCR12@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e51648"
                id="PORTB@PORTB-PCR12@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e51694"
                id="PORTB@PORTB-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e51740"
                id="PORTB@PORTB-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e51787"
                id="PORTB@PORTB-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e51906"
                id="PORTB@PORTB-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52037"
                id="PORTB@PORTB-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e52111"
                id="PORTB@PORTB-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e52157"
                id="PORTB@PORTB-PCR13@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e52203"
                id="PORTB@PORTB-PCR13@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e52249"
                id="PORTB@PORTB-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e52295"
                id="PORTB@PORTB-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e52342"
                id="PORTB@PORTB-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e52461"
                id="PORTB@PORTB-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e52592"
                id="PORTB@PORTB-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e52666"
                id="PORTB@PORTB-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e52712"
                id="PORTB@PORTB-PCR14@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e52758"
                id="PORTB@PORTB-PCR14@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e52804"
                id="PORTB@PORTB-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e52850"
                id="PORTB@PORTB-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e52897"
                id="PORTB@PORTB-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e53016"
                id="PORTB@PORTB-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53147"
                id="PORTB@PORTB-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e53221"
                id="PORTB@PORTB-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e53267"
                id="PORTB@PORTB-PCR15@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e53313"
                id="PORTB@PORTB-PCR15@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e53359"
                id="PORTB@PORTB-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e53405"
                id="PORTB@PORTB-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e53452"
                id="PORTB@PORTB-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e53571"
                id="PORTB@PORTB-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e53702"
                id="PORTB@PORTB-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e53776"
                id="PORTB@PORTB-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e53822"
                id="PORTB@PORTB-PCR16@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e53868"
                id="PORTB@PORTB-PCR16@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e53914"
                id="PORTB@PORTB-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e53960"
                id="PORTB@PORTB-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e54007"
                id="PORTB@PORTB-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e54126"
                id="PORTB@PORTB-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e54257"
                id="PORTB@PORTB-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e54332"
                id="PORTB@PORTB-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e54378"
                id="PORTB@PORTB-PCR17@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e54424"
                id="PORTB@PORTB-PCR17@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e54470"
                id="PORTB@PORTB-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e54516"
                id="PORTB@PORTB-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e54563"
                id="PORTB@PORTB-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e54682"
                id="PORTB@PORTB-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e54813"
                id="PORTB@PORTB-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e54887"
                id="PORTB@PORTB-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e54933"
                id="PORTB@PORTB-PCR18@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e54979"
                id="PORTB@PORTB-PCR18@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e55025"
                id="PORTB@PORTB-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e55071"
                id="PORTB@PORTB-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e55118"
                id="PORTB@PORTB-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e55237"
                id="PORTB@PORTB-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e55368"
                id="PORTB@PORTB-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e55442"
                id="PORTB@PORTB-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e55488"
                id="PORTB@PORTB-PCR19@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e55534"
                id="PORTB@PORTB-PCR19@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e55580"
                id="PORTB@PORTB-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e55626"
                id="PORTB@PORTB-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e55673"
                id="PORTB@PORTB-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e55792"
                id="PORTB@PORTB-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e55923"
                id="PORTB@PORTB-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e55997"
                id="PORTB@PORTB-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e56043"
                id="PORTB@PORTB-PCR20@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e56089"
                id="PORTB@PORTB-PCR20@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e56135"
                id="PORTB@PORTB-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e56181"
                id="PORTB@PORTB-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e56228"
                id="PORTB@PORTB-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e56347"
                id="PORTB@PORTB-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e56478"
                id="PORTB@PORTB-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e56552"
                id="PORTB@PORTB-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e56598"
                id="PORTB@PORTB-PCR21@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e56644"
                id="PORTB@PORTB-PCR21@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e56690"
                id="PORTB@PORTB-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e56736"
                id="PORTB@PORTB-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e56783"
                id="PORTB@PORTB-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e56902"
                id="PORTB@PORTB-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e57033"
                id="PORTB@PORTB-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e57107"
                id="PORTB@PORTB-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e57153"
                id="PORTB@PORTB-PCR22@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e57199"
                id="PORTB@PORTB-PCR22@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e57245"
                id="PORTB@PORTB-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e57291"
                id="PORTB@PORTB-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e57338"
                id="PORTB@PORTB-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e57457"
                id="PORTB@PORTB-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e57588"
                id="PORTB@PORTB-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e57663"
                id="PORTB@PORTB-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e57709"
                id="PORTB@PORTB-PCR23@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e57755"
                id="PORTB@PORTB-PCR23@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e57801"
                id="PORTB@PORTB-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e57847"
                id="PORTB@PORTB-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e57894"
                id="PORTB@PORTB-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e58013"
                id="PORTB@PORTB-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e58144"
                id="PORTB@PORTB-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e58218"
                id="PORTB@PORTB-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e58264"
                id="PORTB@PORTB-PCR24@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e58310"
                id="PORTB@PORTB-PCR24@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e58356"
                id="PORTB@PORTB-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e58402"
                id="PORTB@PORTB-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e58449"
                id="PORTB@PORTB-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e58568"
                id="PORTB@PORTB-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e58699"
                id="PORTB@PORTB-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e58773"
                id="PORTB@PORTB-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e58819"
                id="PORTB@PORTB-PCR25@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e58865"
                id="PORTB@PORTB-PCR25@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e58911"
                id="PORTB@PORTB-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e58957"
                id="PORTB@PORTB-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e59004"
                id="PORTB@PORTB-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e59123"
                id="PORTB@PORTB-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e59254"
                id="PORTB@PORTB-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e59328"
                id="PORTB@PORTB-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e59374"
                id="PORTB@PORTB-PCR26@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e59420"
                id="PORTB@PORTB-PCR26@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e59466"
                id="PORTB@PORTB-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e59512"
                id="PORTB@PORTB-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e59559"
                id="PORTB@PORTB-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e59678"
                id="PORTB@PORTB-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e59809"
                id="PORTB@PORTB-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e59883"
                id="PORTB@PORTB-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e59929"
                id="PORTB@PORTB-PCR27@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e59975"
                id="PORTB@PORTB-PCR27@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e60021"
                id="PORTB@PORTB-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e60067"
                id="PORTB@PORTB-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e60114"
                id="PORTB@PORTB-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e60233"
                id="PORTB@PORTB-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e60364"
                id="PORTB@PORTB-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e60438"
                id="PORTB@PORTB-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e60484"
                id="PORTB@PORTB-PCR28@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e60530"
                id="PORTB@PORTB-PCR28@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e60576"
                id="PORTB@PORTB-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e60622"
                id="PORTB@PORTB-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e60669"
                id="PORTB@PORTB-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e60788"
                id="PORTB@PORTB-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e60919"
                id="PORTB@PORTB-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e60994"
                id="PORTB@PORTB-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e61040"
                id="PORTB@PORTB-PCR29@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e61086"
                id="PORTB@PORTB-PCR29@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e61132"
                id="PORTB@PORTB-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e61178"
                id="PORTB@PORTB-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e61225"
                id="PORTB@PORTB-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e61344"
                id="PORTB@PORTB-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e61475"
                id="PORTB@PORTB-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e61549"
                id="PORTB@PORTB-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e61595"
                id="PORTB@PORTB-PCR30@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e61641"
                id="PORTB@PORTB-PCR30@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e61687"
                id="PORTB@PORTB-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e61733"
                id="PORTB@PORTB-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e61780"
                id="PORTB@PORTB-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e61899"
                id="PORTB@PORTB-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e62030"
                id="PORTB@PORTB-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTB@PORTB-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e62104"
                id="PORTB@PORTB-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e62150"
                id="PORTB@PORTB-PCR31@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e62196"
                id="PORTB@PORTB-PCR31@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e62242"
                id="PORTB@PORTB-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e62288"
                id="PORTB@PORTB-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e62335"
                id="PORTB@PORTB-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e62454"
                id="PORTB@PORTB-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e62585"
                id="PORTB@PORTB-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTB@PORTB-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTB@PORTB-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e62677"
                id="PORTB@PORTB-GPCLR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTB@PORTB-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTB@PORTB-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e62769"
                id="PORTB@PORTB-GPCHR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTB@PORTB-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e62843"
                id="PORTB@PORTB-ISFR@ISF"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTC" size="0xa4">
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e62951"
                id="PORTC@PORTC-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e62997"
                id="PORTC@PORTC-PCR0@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e63043"
                id="PORTC@PORTC-PCR0@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e63089"
                id="PORTC@PORTC-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e63135"
                id="PORTC@PORTC-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e63182"
                id="PORTC@PORTC-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e63301"
                id="PORTC@PORTC-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e63432"
                id="PORTC@PORTC-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e63506"
                id="PORTC@PORTC-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e63552"
                id="PORTC@PORTC-PCR1@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e63598"
                id="PORTC@PORTC-PCR1@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e63644"
                id="PORTC@PORTC-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e63690"
                id="PORTC@PORTC-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e63737"
                id="PORTC@PORTC-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e63856"
                id="PORTC@PORTC-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e63987"
                id="PORTC@PORTC-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e64061"
                id="PORTC@PORTC-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e64107"
                id="PORTC@PORTC-PCR2@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e64153"
                id="PORTC@PORTC-PCR2@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e64199"
                id="PORTC@PORTC-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e64245"
                id="PORTC@PORTC-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e64292"
                id="PORTC@PORTC-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e64411"
                id="PORTC@PORTC-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e64542"
                id="PORTC@PORTC-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e64616"
                id="PORTC@PORTC-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e64662"
                id="PORTC@PORTC-PCR3@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e64708"
                id="PORTC@PORTC-PCR3@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e64754"
                id="PORTC@PORTC-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e64800"
                id="PORTC@PORTC-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e64847"
                id="PORTC@PORTC-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e64966"
                id="PORTC@PORTC-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e65097"
                id="PORTC@PORTC-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e65171"
                id="PORTC@PORTC-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e65217"
                id="PORTC@PORTC-PCR4@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e65263"
                id="PORTC@PORTC-PCR4@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e65309"
                id="PORTC@PORTC-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e65355"
                id="PORTC@PORTC-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e65402"
                id="PORTC@PORTC-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e65521"
                id="PORTC@PORTC-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e65652"
                id="PORTC@PORTC-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e65727"
                id="PORTC@PORTC-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e65773"
                id="PORTC@PORTC-PCR5@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e65819"
                id="PORTC@PORTC-PCR5@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e65865"
                id="PORTC@PORTC-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e65911"
                id="PORTC@PORTC-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e65958"
                id="PORTC@PORTC-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e66077"
                id="PORTC@PORTC-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e66208"
                id="PORTC@PORTC-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e66282"
                id="PORTC@PORTC-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e66328"
                id="PORTC@PORTC-PCR6@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e66374"
                id="PORTC@PORTC-PCR6@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e66420"
                id="PORTC@PORTC-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e66466"
                id="PORTC@PORTC-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e66513"
                id="PORTC@PORTC-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e66632"
                id="PORTC@PORTC-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e66763"
                id="PORTC@PORTC-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e66837"
                id="PORTC@PORTC-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e66883"
                id="PORTC@PORTC-PCR7@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e66929"
                id="PORTC@PORTC-PCR7@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e66975"
                id="PORTC@PORTC-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e67021"
                id="PORTC@PORTC-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e67068"
                id="PORTC@PORTC-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e67187"
                id="PORTC@PORTC-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e67318"
                id="PORTC@PORTC-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e67392"
                id="PORTC@PORTC-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e67438"
                id="PORTC@PORTC-PCR8@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e67484"
                id="PORTC@PORTC-PCR8@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e67530"
                id="PORTC@PORTC-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e67576"
                id="PORTC@PORTC-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e67623"
                id="PORTC@PORTC-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e67742"
                id="PORTC@PORTC-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e67873"
                id="PORTC@PORTC-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e67947"
                id="PORTC@PORTC-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e67993"
                id="PORTC@PORTC-PCR9@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e68039"
                id="PORTC@PORTC-PCR9@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e68085"
                id="PORTC@PORTC-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e68131"
                id="PORTC@PORTC-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e68178"
                id="PORTC@PORTC-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e68297"
                id="PORTC@PORTC-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e68428"
                id="PORTC@PORTC-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e68502"
                id="PORTC@PORTC-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e68548"
                id="PORTC@PORTC-PCR10@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e68594"
                id="PORTC@PORTC-PCR10@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e68640"
                id="PORTC@PORTC-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e68686"
                id="PORTC@PORTC-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e68733"
                id="PORTC@PORTC-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e68852"
                id="PORTC@PORTC-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e68983"
                id="PORTC@PORTC-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e69058"
                id="PORTC@PORTC-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e69104"
                id="PORTC@PORTC-PCR11@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e69150"
                id="PORTC@PORTC-PCR11@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e69196"
                id="PORTC@PORTC-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e69242"
                id="PORTC@PORTC-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e69289"
                id="PORTC@PORTC-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e69408"
                id="PORTC@PORTC-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e69539"
                id="PORTC@PORTC-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e69613"
                id="PORTC@PORTC-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e69659"
                id="PORTC@PORTC-PCR12@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e69705"
                id="PORTC@PORTC-PCR12@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e69751"
                id="PORTC@PORTC-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e69797"
                id="PORTC@PORTC-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e69844"
                id="PORTC@PORTC-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e69963"
                id="PORTC@PORTC-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e70094"
                id="PORTC@PORTC-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e70168"
                id="PORTC@PORTC-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e70214"
                id="PORTC@PORTC-PCR13@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e70260"
                id="PORTC@PORTC-PCR13@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e70306"
                id="PORTC@PORTC-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e70352"
                id="PORTC@PORTC-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e70399"
                id="PORTC@PORTC-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e70518"
                id="PORTC@PORTC-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e70649"
                id="PORTC@PORTC-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e70723"
                id="PORTC@PORTC-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e70769"
                id="PORTC@PORTC-PCR14@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e70815"
                id="PORTC@PORTC-PCR14@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e70861"
                id="PORTC@PORTC-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e70907"
                id="PORTC@PORTC-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e70954"
                id="PORTC@PORTC-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e71073"
                id="PORTC@PORTC-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e71204"
                id="PORTC@PORTC-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e71278"
                id="PORTC@PORTC-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e71324"
                id="PORTC@PORTC-PCR15@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e71370"
                id="PORTC@PORTC-PCR15@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e71416"
                id="PORTC@PORTC-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e71462"
                id="PORTC@PORTC-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e71509"
                id="PORTC@PORTC-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e71628"
                id="PORTC@PORTC-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e71759"
                id="PORTC@PORTC-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e71833"
                id="PORTC@PORTC-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e71879"
                id="PORTC@PORTC-PCR16@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e71925"
                id="PORTC@PORTC-PCR16@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e71971"
                id="PORTC@PORTC-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e72017"
                id="PORTC@PORTC-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e72064"
                id="PORTC@PORTC-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e72183"
                id="PORTC@PORTC-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e72314"
                id="PORTC@PORTC-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e72389"
                id="PORTC@PORTC-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e72435"
                id="PORTC@PORTC-PCR17@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e72481"
                id="PORTC@PORTC-PCR17@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e72527"
                id="PORTC@PORTC-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e72573"
                id="PORTC@PORTC-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e72620"
                id="PORTC@PORTC-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e72739"
                id="PORTC@PORTC-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e72870"
                id="PORTC@PORTC-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e72944"
                id="PORTC@PORTC-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e72990"
                id="PORTC@PORTC-PCR18@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e73036"
                id="PORTC@PORTC-PCR18@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e73082"
                id="PORTC@PORTC-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e73128"
                id="PORTC@PORTC-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e73175"
                id="PORTC@PORTC-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e73294"
                id="PORTC@PORTC-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e73425"
                id="PORTC@PORTC-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e73499"
                id="PORTC@PORTC-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e73545"
                id="PORTC@PORTC-PCR19@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e73591"
                id="PORTC@PORTC-PCR19@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e73637"
                id="PORTC@PORTC-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e73683"
                id="PORTC@PORTC-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e73730"
                id="PORTC@PORTC-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e73849"
                id="PORTC@PORTC-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e73980"
                id="PORTC@PORTC-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e74054"
                id="PORTC@PORTC-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e74100"
                id="PORTC@PORTC-PCR20@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e74146"
                id="PORTC@PORTC-PCR20@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e74192"
                id="PORTC@PORTC-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e74238"
                id="PORTC@PORTC-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e74285"
                id="PORTC@PORTC-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e74404"
                id="PORTC@PORTC-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e74535"
                id="PORTC@PORTC-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e74609"
                id="PORTC@PORTC-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e74655"
                id="PORTC@PORTC-PCR21@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e74701"
                id="PORTC@PORTC-PCR21@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e74747"
                id="PORTC@PORTC-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e74793"
                id="PORTC@PORTC-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e74840"
                id="PORTC@PORTC-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e74959"
                id="PORTC@PORTC-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e75090"
                id="PORTC@PORTC-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e75164"
                id="PORTC@PORTC-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e75210"
                id="PORTC@PORTC-PCR22@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e75256"
                id="PORTC@PORTC-PCR22@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e75302"
                id="PORTC@PORTC-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e75348"
                id="PORTC@PORTC-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e75395"
                id="PORTC@PORTC-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e75514"
                id="PORTC@PORTC-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e75645"
                id="PORTC@PORTC-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e75720"
                id="PORTC@PORTC-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e75766"
                id="PORTC@PORTC-PCR23@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e75812"
                id="PORTC@PORTC-PCR23@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e75858"
                id="PORTC@PORTC-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e75904"
                id="PORTC@PORTC-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e75951"
                id="PORTC@PORTC-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e76070"
                id="PORTC@PORTC-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e76201"
                id="PORTC@PORTC-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e76275"
                id="PORTC@PORTC-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e76321"
                id="PORTC@PORTC-PCR24@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e76367"
                id="PORTC@PORTC-PCR24@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e76413"
                id="PORTC@PORTC-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e76459"
                id="PORTC@PORTC-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e76506"
                id="PORTC@PORTC-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e76625"
                id="PORTC@PORTC-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e76756"
                id="PORTC@PORTC-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e76830"
                id="PORTC@PORTC-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e76876"
                id="PORTC@PORTC-PCR25@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e76922"
                id="PORTC@PORTC-PCR25@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e76968"
                id="PORTC@PORTC-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e77014"
                id="PORTC@PORTC-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e77061"
                id="PORTC@PORTC-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e77180"
                id="PORTC@PORTC-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e77311"
                id="PORTC@PORTC-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e77385"
                id="PORTC@PORTC-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e77431"
                id="PORTC@PORTC-PCR26@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e77477"
                id="PORTC@PORTC-PCR26@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e77523"
                id="PORTC@PORTC-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e77569"
                id="PORTC@PORTC-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e77616"
                id="PORTC@PORTC-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e77735"
                id="PORTC@PORTC-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e77866"
                id="PORTC@PORTC-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e77940"
                id="PORTC@PORTC-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e77986"
                id="PORTC@PORTC-PCR27@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e78032"
                id="PORTC@PORTC-PCR27@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e78078"
                id="PORTC@PORTC-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e78124"
                id="PORTC@PORTC-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e78171"
                id="PORTC@PORTC-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e78290"
                id="PORTC@PORTC-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e78421"
                id="PORTC@PORTC-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e78495"
                id="PORTC@PORTC-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e78541"
                id="PORTC@PORTC-PCR28@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e78587"
                id="PORTC@PORTC-PCR28@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e78633"
                id="PORTC@PORTC-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e78679"
                id="PORTC@PORTC-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e78726"
                id="PORTC@PORTC-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e78845"
                id="PORTC@PORTC-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e78976"
                id="PORTC@PORTC-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e79051"
                id="PORTC@PORTC-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e79097"
                id="PORTC@PORTC-PCR29@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e79143"
                id="PORTC@PORTC-PCR29@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e79189"
                id="PORTC@PORTC-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e79235"
                id="PORTC@PORTC-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e79282"
                id="PORTC@PORTC-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e79401"
                id="PORTC@PORTC-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e79532"
                id="PORTC@PORTC-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e79606"
                id="PORTC@PORTC-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e79652"
                id="PORTC@PORTC-PCR30@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e79698"
                id="PORTC@PORTC-PCR30@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e79744"
                id="PORTC@PORTC-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e79790"
                id="PORTC@PORTC-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e79837"
                id="PORTC@PORTC-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e79956"
                id="PORTC@PORTC-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e80087"
                id="PORTC@PORTC-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTC@PORTC-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e80161"
                id="PORTC@PORTC-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e80207"
                id="PORTC@PORTC-PCR31@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e80253"
                id="PORTC@PORTC-PCR31@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e80299"
                id="PORTC@PORTC-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e80345"
                id="PORTC@PORTC-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e80392"
                id="PORTC@PORTC-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e80511"
                id="PORTC@PORTC-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e80642"
                id="PORTC@PORTC-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTC@PORTC-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTC@PORTC-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e80734"
                id="PORTC@PORTC-GPCLR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTC@PORTC-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTC@PORTC-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e80826"
                id="PORTC@PORTC-GPCHR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTC@PORTC-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e80900"
                id="PORTC@PORTC-ISFR@ISF"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTD" size="0xa4">
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e81018"
                id="PORTD@PORTD-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e81064"
                id="PORTD@PORTD-PCR0@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e81110"
                id="PORTD@PORTD-PCR0@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e81156"
                id="PORTD@PORTD-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e81202"
                id="PORTD@PORTD-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e81249"
                id="PORTD@PORTD-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e81368"
                id="PORTD@PORTD-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e81499"
                id="PORTD@PORTD-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e81573"
                id="PORTD@PORTD-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e81619"
                id="PORTD@PORTD-PCR1@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e81665"
                id="PORTD@PORTD-PCR1@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e81711"
                id="PORTD@PORTD-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e81757"
                id="PORTD@PORTD-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e81804"
                id="PORTD@PORTD-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e81923"
                id="PORTD@PORTD-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e82054"
                id="PORTD@PORTD-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e82128"
                id="PORTD@PORTD-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e82174"
                id="PORTD@PORTD-PCR2@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e82220"
                id="PORTD@PORTD-PCR2@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e82266"
                id="PORTD@PORTD-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e82312"
                id="PORTD@PORTD-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e82359"
                id="PORTD@PORTD-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e82478"
                id="PORTD@PORTD-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e82609"
                id="PORTD@PORTD-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e82683"
                id="PORTD@PORTD-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e82729"
                id="PORTD@PORTD-PCR3@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e82775"
                id="PORTD@PORTD-PCR3@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e82821"
                id="PORTD@PORTD-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e82867"
                id="PORTD@PORTD-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e82914"
                id="PORTD@PORTD-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e83033"
                id="PORTD@PORTD-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e83164"
                id="PORTD@PORTD-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e83238"
                id="PORTD@PORTD-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e83284"
                id="PORTD@PORTD-PCR4@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e83330"
                id="PORTD@PORTD-PCR4@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e83376"
                id="PORTD@PORTD-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e83422"
                id="PORTD@PORTD-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e83469"
                id="PORTD@PORTD-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e83588"
                id="PORTD@PORTD-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e83719"
                id="PORTD@PORTD-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e83794"
                id="PORTD@PORTD-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e83840"
                id="PORTD@PORTD-PCR5@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e83886"
                id="PORTD@PORTD-PCR5@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e83932"
                id="PORTD@PORTD-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e83978"
                id="PORTD@PORTD-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e84025"
                id="PORTD@PORTD-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e84144"
                id="PORTD@PORTD-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e84275"
                id="PORTD@PORTD-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e84349"
                id="PORTD@PORTD-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e84395"
                id="PORTD@PORTD-PCR6@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e84441"
                id="PORTD@PORTD-PCR6@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e84487"
                id="PORTD@PORTD-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e84533"
                id="PORTD@PORTD-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e84580"
                id="PORTD@PORTD-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e84699"
                id="PORTD@PORTD-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e84830"
                id="PORTD@PORTD-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e84904"
                id="PORTD@PORTD-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e84950"
                id="PORTD@PORTD-PCR7@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e84996"
                id="PORTD@PORTD-PCR7@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e85042"
                id="PORTD@PORTD-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e85088"
                id="PORTD@PORTD-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e85135"
                id="PORTD@PORTD-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e85254"
                id="PORTD@PORTD-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e85385"
                id="PORTD@PORTD-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e85459"
                id="PORTD@PORTD-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e85505"
                id="PORTD@PORTD-PCR8@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e85551"
                id="PORTD@PORTD-PCR8@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e85597"
                id="PORTD@PORTD-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e85643"
                id="PORTD@PORTD-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e85690"
                id="PORTD@PORTD-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e85809"
                id="PORTD@PORTD-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e85940"
                id="PORTD@PORTD-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e86014"
                id="PORTD@PORTD-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e86060"
                id="PORTD@PORTD-PCR9@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e86106"
                id="PORTD@PORTD-PCR9@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e86152"
                id="PORTD@PORTD-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e86198"
                id="PORTD@PORTD-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e86245"
                id="PORTD@PORTD-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e86364"
                id="PORTD@PORTD-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e86495"
                id="PORTD@PORTD-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e86569"
                id="PORTD@PORTD-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e86615"
                id="PORTD@PORTD-PCR10@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e86661"
                id="PORTD@PORTD-PCR10@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e86707"
                id="PORTD@PORTD-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e86753"
                id="PORTD@PORTD-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e86800"
                id="PORTD@PORTD-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e86919"
                id="PORTD@PORTD-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e87050"
                id="PORTD@PORTD-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e87125"
                id="PORTD@PORTD-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e87171"
                id="PORTD@PORTD-PCR11@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e87217"
                id="PORTD@PORTD-PCR11@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e87263"
                id="PORTD@PORTD-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e87309"
                id="PORTD@PORTD-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e87356"
                id="PORTD@PORTD-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e87475"
                id="PORTD@PORTD-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e87606"
                id="PORTD@PORTD-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e87680"
                id="PORTD@PORTD-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e87726"
                id="PORTD@PORTD-PCR12@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e87772"
                id="PORTD@PORTD-PCR12@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e87818"
                id="PORTD@PORTD-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e87864"
                id="PORTD@PORTD-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e87911"
                id="PORTD@PORTD-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e88030"
                id="PORTD@PORTD-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e88161"
                id="PORTD@PORTD-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e88235"
                id="PORTD@PORTD-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e88281"
                id="PORTD@PORTD-PCR13@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e88327"
                id="PORTD@PORTD-PCR13@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e88373"
                id="PORTD@PORTD-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e88419"
                id="PORTD@PORTD-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e88466"
                id="PORTD@PORTD-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e88585"
                id="PORTD@PORTD-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e88716"
                id="PORTD@PORTD-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e88790"
                id="PORTD@PORTD-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e88836"
                id="PORTD@PORTD-PCR14@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e88882"
                id="PORTD@PORTD-PCR14@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e88928"
                id="PORTD@PORTD-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e88974"
                id="PORTD@PORTD-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e89021"
                id="PORTD@PORTD-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e89140"
                id="PORTD@PORTD-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e89271"
                id="PORTD@PORTD-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e89345"
                id="PORTD@PORTD-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e89391"
                id="PORTD@PORTD-PCR15@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e89437"
                id="PORTD@PORTD-PCR15@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e89483"
                id="PORTD@PORTD-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e89529"
                id="PORTD@PORTD-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e89576"
                id="PORTD@PORTD-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e89695"
                id="PORTD@PORTD-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e89826"
                id="PORTD@PORTD-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e89900"
                id="PORTD@PORTD-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e89946"
                id="PORTD@PORTD-PCR16@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e89992"
                id="PORTD@PORTD-PCR16@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e90038"
                id="PORTD@PORTD-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e90084"
                id="PORTD@PORTD-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e90131"
                id="PORTD@PORTD-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e90250"
                id="PORTD@PORTD-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e90381"
                id="PORTD@PORTD-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e90456"
                id="PORTD@PORTD-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e90502"
                id="PORTD@PORTD-PCR17@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e90548"
                id="PORTD@PORTD-PCR17@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e90594"
                id="PORTD@PORTD-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e90640"
                id="PORTD@PORTD-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e90687"
                id="PORTD@PORTD-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e90806"
                id="PORTD@PORTD-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e90937"
                id="PORTD@PORTD-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e91011"
                id="PORTD@PORTD-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e91057"
                id="PORTD@PORTD-PCR18@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e91103"
                id="PORTD@PORTD-PCR18@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e91149"
                id="PORTD@PORTD-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e91195"
                id="PORTD@PORTD-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e91242"
                id="PORTD@PORTD-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e91361"
                id="PORTD@PORTD-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e91492"
                id="PORTD@PORTD-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e91566"
                id="PORTD@PORTD-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e91612"
                id="PORTD@PORTD-PCR19@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e91658"
                id="PORTD@PORTD-PCR19@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e91704"
                id="PORTD@PORTD-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e91750"
                id="PORTD@PORTD-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e91797"
                id="PORTD@PORTD-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e91916"
                id="PORTD@PORTD-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e92047"
                id="PORTD@PORTD-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e92121"
                id="PORTD@PORTD-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e92167"
                id="PORTD@PORTD-PCR20@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e92213"
                id="PORTD@PORTD-PCR20@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e92259"
                id="PORTD@PORTD-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e92305"
                id="PORTD@PORTD-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e92352"
                id="PORTD@PORTD-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e92471"
                id="PORTD@PORTD-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e92602"
                id="PORTD@PORTD-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e92676"
                id="PORTD@PORTD-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e92722"
                id="PORTD@PORTD-PCR21@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e92768"
                id="PORTD@PORTD-PCR21@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e92814"
                id="PORTD@PORTD-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e92860"
                id="PORTD@PORTD-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e92907"
                id="PORTD@PORTD-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e93026"
                id="PORTD@PORTD-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e93157"
                id="PORTD@PORTD-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e93231"
                id="PORTD@PORTD-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e93277"
                id="PORTD@PORTD-PCR22@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e93323"
                id="PORTD@PORTD-PCR22@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e93369"
                id="PORTD@PORTD-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e93415"
                id="PORTD@PORTD-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e93462"
                id="PORTD@PORTD-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e93581"
                id="PORTD@PORTD-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e93712"
                id="PORTD@PORTD-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e93787"
                id="PORTD@PORTD-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e93833"
                id="PORTD@PORTD-PCR23@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e93879"
                id="PORTD@PORTD-PCR23@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e93925"
                id="PORTD@PORTD-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e93971"
                id="PORTD@PORTD-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e94018"
                id="PORTD@PORTD-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e94137"
                id="PORTD@PORTD-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e94268"
                id="PORTD@PORTD-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e94342"
                id="PORTD@PORTD-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e94388"
                id="PORTD@PORTD-PCR24@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e94434"
                id="PORTD@PORTD-PCR24@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e94480"
                id="PORTD@PORTD-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e94526"
                id="PORTD@PORTD-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e94573"
                id="PORTD@PORTD-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e94692"
                id="PORTD@PORTD-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e94823"
                id="PORTD@PORTD-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e94897"
                id="PORTD@PORTD-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e94943"
                id="PORTD@PORTD-PCR25@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e94989"
                id="PORTD@PORTD-PCR25@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e95035"
                id="PORTD@PORTD-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e95081"
                id="PORTD@PORTD-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e95128"
                id="PORTD@PORTD-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e95247"
                id="PORTD@PORTD-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e95378"
                id="PORTD@PORTD-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e95452"
                id="PORTD@PORTD-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e95498"
                id="PORTD@PORTD-PCR26@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e95544"
                id="PORTD@PORTD-PCR26@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e95590"
                id="PORTD@PORTD-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e95636"
                id="PORTD@PORTD-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e95683"
                id="PORTD@PORTD-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e95802"
                id="PORTD@PORTD-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e95933"
                id="PORTD@PORTD-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e96007"
                id="PORTD@PORTD-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e96053"
                id="PORTD@PORTD-PCR27@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e96099"
                id="PORTD@PORTD-PCR27@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e96145"
                id="PORTD@PORTD-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e96191"
                id="PORTD@PORTD-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e96238"
                id="PORTD@PORTD-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e96357"
                id="PORTD@PORTD-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e96488"
                id="PORTD@PORTD-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e96562"
                id="PORTD@PORTD-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e96608"
                id="PORTD@PORTD-PCR28@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e96654"
                id="PORTD@PORTD-PCR28@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e96700"
                id="PORTD@PORTD-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e96746"
                id="PORTD@PORTD-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e96793"
                id="PORTD@PORTD-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e96912"
                id="PORTD@PORTD-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e97043"
                id="PORTD@PORTD-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e97118"
                id="PORTD@PORTD-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e97164"
                id="PORTD@PORTD-PCR29@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e97210"
                id="PORTD@PORTD-PCR29@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e97256"
                id="PORTD@PORTD-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e97302"
                id="PORTD@PORTD-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e97349"
                id="PORTD@PORTD-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e97468"
                id="PORTD@PORTD-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e97599"
                id="PORTD@PORTD-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e97673"
                id="PORTD@PORTD-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e97719"
                id="PORTD@PORTD-PCR30@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e97765"
                id="PORTD@PORTD-PCR30@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e97811"
                id="PORTD@PORTD-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e97857"
                id="PORTD@PORTD-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e97904"
                id="PORTD@PORTD-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e98023"
                id="PORTD@PORTD-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e98154"
                id="PORTD@PORTD-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTD@PORTD-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e98228"
                id="PORTD@PORTD-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e98274"
                id="PORTD@PORTD-PCR31@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e98320"
                id="PORTD@PORTD-PCR31@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e98366"
                id="PORTD@PORTD-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e98412"
                id="PORTD@PORTD-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e98459"
                id="PORTD@PORTD-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e98578"
                id="PORTD@PORTD-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e98709"
                id="PORTD@PORTD-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTD@PORTD-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTD@PORTD-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e98801"
                id="PORTD@PORTD-GPCLR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTD@PORTD-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTD@PORTD-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e98893"
                id="PORTD@PORTD-GPCHR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTD@PORTD-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e98967"
                id="PORTD@PORTD-ISFR@ISF"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Pin Control and Interrupts" id="PORTE" size="0xa4">
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR0"
                offset="0x0"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e99075"
                id="PORTE@PORTE-PCR0@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e99121"
                id="PORTE@PORTE-PCR0@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e99167"
                id="PORTE@PORTE-PCR0@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e99213"
                id="PORTE@PORTE-PCR0@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e99259"
                id="PORTE@PORTE-PCR0@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e99306"
                id="PORTE@PORTE-PCR0@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e99425"
                id="PORTE@PORTE-PCR0@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e99556"
                id="PORTE@PORTE-PCR0@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR1"
                offset="0x4"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e99630"
                id="PORTE@PORTE-PCR1@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e99676"
                id="PORTE@PORTE-PCR1@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e99722"
                id="PORTE@PORTE-PCR1@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e99768"
                id="PORTE@PORTE-PCR1@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e99814"
                id="PORTE@PORTE-PCR1@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e99861"
                id="PORTE@PORTE-PCR1@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e99980"
                id="PORTE@PORTE-PCR1@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e100111"
                id="PORTE@PORTE-PCR1@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR2"
                offset="0x8"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e100185"
                id="PORTE@PORTE-PCR2@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e100231"
                id="PORTE@PORTE-PCR2@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e100277"
                id="PORTE@PORTE-PCR2@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e100323"
                id="PORTE@PORTE-PCR2@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e100369"
                id="PORTE@PORTE-PCR2@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e100416"
                id="PORTE@PORTE-PCR2@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e100535"
                id="PORTE@PORTE-PCR2@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e100666"
                id="PORTE@PORTE-PCR2@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR3"
                offset="0xc"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e100740"
                id="PORTE@PORTE-PCR3@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e100786"
                id="PORTE@PORTE-PCR3@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e100832"
                id="PORTE@PORTE-PCR3@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e100878"
                id="PORTE@PORTE-PCR3@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e100924"
                id="PORTE@PORTE-PCR3@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e100971"
                id="PORTE@PORTE-PCR3@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e101090"
                id="PORTE@PORTE-PCR3@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e101221"
                id="PORTE@PORTE-PCR3@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR4"
                offset="0x10"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e101295"
                id="PORTE@PORTE-PCR4@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e101341"
                id="PORTE@PORTE-PCR4@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e101387"
                id="PORTE@PORTE-PCR4@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e101433"
                id="PORTE@PORTE-PCR4@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e101479"
                id="PORTE@PORTE-PCR4@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e101526"
                id="PORTE@PORTE-PCR4@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e101645"
                id="PORTE@PORTE-PCR4@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e101776"
                id="PORTE@PORTE-PCR4@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR5"
                offset="0x14"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e101851"
                id="PORTE@PORTE-PCR5@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e101897"
                id="PORTE@PORTE-PCR5@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e101943"
                id="PORTE@PORTE-PCR5@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e101989"
                id="PORTE@PORTE-PCR5@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e102035"
                id="PORTE@PORTE-PCR5@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e102082"
                id="PORTE@PORTE-PCR5@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e102201"
                id="PORTE@PORTE-PCR5@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e102332"
                id="PORTE@PORTE-PCR5@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR6"
                offset="0x18"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e102406"
                id="PORTE@PORTE-PCR6@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e102452"
                id="PORTE@PORTE-PCR6@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e102498"
                id="PORTE@PORTE-PCR6@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e102544"
                id="PORTE@PORTE-PCR6@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e102590"
                id="PORTE@PORTE-PCR6@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e102637"
                id="PORTE@PORTE-PCR6@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e102756"
                id="PORTE@PORTE-PCR6@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e102887"
                id="PORTE@PORTE-PCR6@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR7"
                offset="0x1c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e102961"
                id="PORTE@PORTE-PCR7@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e103007"
                id="PORTE@PORTE-PCR7@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e103053"
                id="PORTE@PORTE-PCR7@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e103099"
                id="PORTE@PORTE-PCR7@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e103145"
                id="PORTE@PORTE-PCR7@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e103192"
                id="PORTE@PORTE-PCR7@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e103311"
                id="PORTE@PORTE-PCR7@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e103442"
                id="PORTE@PORTE-PCR7@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR8"
                offset="0x20"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e103516"
                id="PORTE@PORTE-PCR8@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e103562"
                id="PORTE@PORTE-PCR8@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e103608"
                id="PORTE@PORTE-PCR8@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e103654"
                id="PORTE@PORTE-PCR8@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e103700"
                id="PORTE@PORTE-PCR8@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e103747"
                id="PORTE@PORTE-PCR8@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e103866"
                id="PORTE@PORTE-PCR8@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e103997"
                id="PORTE@PORTE-PCR8@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR9"
                offset="0x24"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e104071"
                id="PORTE@PORTE-PCR9@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e104117"
                id="PORTE@PORTE-PCR9@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e104163"
                id="PORTE@PORTE-PCR9@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e104209"
                id="PORTE@PORTE-PCR9@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e104255"
                id="PORTE@PORTE-PCR9@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e104302"
                id="PORTE@PORTE-PCR9@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e104421"
                id="PORTE@PORTE-PCR9@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e104552"
                id="PORTE@PORTE-PCR9@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR10"
                offset="0x28"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e104626"
                id="PORTE@PORTE-PCR10@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e104672"
                id="PORTE@PORTE-PCR10@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e104718"
                id="PORTE@PORTE-PCR10@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e104764"
                id="PORTE@PORTE-PCR10@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e104810"
                id="PORTE@PORTE-PCR10@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e104857"
                id="PORTE@PORTE-PCR10@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e104976"
                id="PORTE@PORTE-PCR10@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e105107"
                id="PORTE@PORTE-PCR10@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR11"
                offset="0x2c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e105182"
                id="PORTE@PORTE-PCR11@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e105228"
                id="PORTE@PORTE-PCR11@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e105274"
                id="PORTE@PORTE-PCR11@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e105320"
                id="PORTE@PORTE-PCR11@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e105366"
                id="PORTE@PORTE-PCR11@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e105413"
                id="PORTE@PORTE-PCR11@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e105532"
                id="PORTE@PORTE-PCR11@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e105663"
                id="PORTE@PORTE-PCR11@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR12"
                offset="0x30"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e105737"
                id="PORTE@PORTE-PCR12@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e105783"
                id="PORTE@PORTE-PCR12@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e105829"
                id="PORTE@PORTE-PCR12@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e105875"
                id="PORTE@PORTE-PCR12@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e105921"
                id="PORTE@PORTE-PCR12@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e105968"
                id="PORTE@PORTE-PCR12@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e106087"
                id="PORTE@PORTE-PCR12@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e106218"
                id="PORTE@PORTE-PCR12@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR13"
                offset="0x34"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e106292"
                id="PORTE@PORTE-PCR13@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e106338"
                id="PORTE@PORTE-PCR13@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e106384"
                id="PORTE@PORTE-PCR13@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e106430"
                id="PORTE@PORTE-PCR13@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e106476"
                id="PORTE@PORTE-PCR13@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e106523"
                id="PORTE@PORTE-PCR13@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e106642"
                id="PORTE@PORTE-PCR13@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e106773"
                id="PORTE@PORTE-PCR13@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR14"
                offset="0x38"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e106847"
                id="PORTE@PORTE-PCR14@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e106893"
                id="PORTE@PORTE-PCR14@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e106939"
                id="PORTE@PORTE-PCR14@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e106985"
                id="PORTE@PORTE-PCR14@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e107031"
                id="PORTE@PORTE-PCR14@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e107078"
                id="PORTE@PORTE-PCR14@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e107197"
                id="PORTE@PORTE-PCR14@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e107328"
                id="PORTE@PORTE-PCR14@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR15"
                offset="0x3c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e107402"
                id="PORTE@PORTE-PCR15@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e107448"
                id="PORTE@PORTE-PCR15@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e107494"
                id="PORTE@PORTE-PCR15@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e107540"
                id="PORTE@PORTE-PCR15@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e107586"
                id="PORTE@PORTE-PCR15@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e107633"
                id="PORTE@PORTE-PCR15@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e107752"
                id="PORTE@PORTE-PCR15@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e107883"
                id="PORTE@PORTE-PCR15@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR16"
                offset="0x40"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e107957"
                id="PORTE@PORTE-PCR16@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e108003"
                id="PORTE@PORTE-PCR16@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e108049"
                id="PORTE@PORTE-PCR16@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e108095"
                id="PORTE@PORTE-PCR16@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e108141"
                id="PORTE@PORTE-PCR16@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e108188"
                id="PORTE@PORTE-PCR16@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e108307"
                id="PORTE@PORTE-PCR16@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e108438"
                id="PORTE@PORTE-PCR16@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR17"
                offset="0x44"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e108513"
                id="PORTE@PORTE-PCR17@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e108559"
                id="PORTE@PORTE-PCR17@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e108605"
                id="PORTE@PORTE-PCR17@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e108651"
                id="PORTE@PORTE-PCR17@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e108697"
                id="PORTE@PORTE-PCR17@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e108744"
                id="PORTE@PORTE-PCR17@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e108863"
                id="PORTE@PORTE-PCR17@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e108994"
                id="PORTE@PORTE-PCR17@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR18"
                offset="0x48"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e109068"
                id="PORTE@PORTE-PCR18@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e109114"
                id="PORTE@PORTE-PCR18@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e109160"
                id="PORTE@PORTE-PCR18@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e109206"
                id="PORTE@PORTE-PCR18@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e109252"
                id="PORTE@PORTE-PCR18@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e109299"
                id="PORTE@PORTE-PCR18@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e109418"
                id="PORTE@PORTE-PCR18@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e109549"
                id="PORTE@PORTE-PCR18@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR19"
                offset="0x4c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e109623"
                id="PORTE@PORTE-PCR19@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e109669"
                id="PORTE@PORTE-PCR19@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e109715"
                id="PORTE@PORTE-PCR19@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e109761"
                id="PORTE@PORTE-PCR19@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e109807"
                id="PORTE@PORTE-PCR19@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e109854"
                id="PORTE@PORTE-PCR19@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e109973"
                id="PORTE@PORTE-PCR19@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e110104"
                id="PORTE@PORTE-PCR19@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR20"
                offset="0x50"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e110178"
                id="PORTE@PORTE-PCR20@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e110224"
                id="PORTE@PORTE-PCR20@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e110270"
                id="PORTE@PORTE-PCR20@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e110316"
                id="PORTE@PORTE-PCR20@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e110362"
                id="PORTE@PORTE-PCR20@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e110409"
                id="PORTE@PORTE-PCR20@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e110528"
                id="PORTE@PORTE-PCR20@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e110659"
                id="PORTE@PORTE-PCR20@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR21"
                offset="0x54"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e110733"
                id="PORTE@PORTE-PCR21@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e110779"
                id="PORTE@PORTE-PCR21@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e110825"
                id="PORTE@PORTE-PCR21@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e110871"
                id="PORTE@PORTE-PCR21@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e110917"
                id="PORTE@PORTE-PCR21@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e110964"
                id="PORTE@PORTE-PCR21@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e111083"
                id="PORTE@PORTE-PCR21@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e111214"
                id="PORTE@PORTE-PCR21@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR22"
                offset="0x58"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e111288"
                id="PORTE@PORTE-PCR22@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e111334"
                id="PORTE@PORTE-PCR22@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e111380"
                id="PORTE@PORTE-PCR22@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e111426"
                id="PORTE@PORTE-PCR22@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e111472"
                id="PORTE@PORTE-PCR22@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e111519"
                id="PORTE@PORTE-PCR22@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e111638"
                id="PORTE@PORTE-PCR22@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e111769"
                id="PORTE@PORTE-PCR22@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR23"
                offset="0x5c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e111844"
                id="PORTE@PORTE-PCR23@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e111890"
                id="PORTE@PORTE-PCR23@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e111936"
                id="PORTE@PORTE-PCR23@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e111982"
                id="PORTE@PORTE-PCR23@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e112028"
                id="PORTE@PORTE-PCR23@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e112075"
                id="PORTE@PORTE-PCR23@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e112194"
                id="PORTE@PORTE-PCR23@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e112325"
                id="PORTE@PORTE-PCR23@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR24"
                offset="0x60"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e112399"
                id="PORTE@PORTE-PCR24@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e112445"
                id="PORTE@PORTE-PCR24@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e112491"
                id="PORTE@PORTE-PCR24@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e112537"
                id="PORTE@PORTE-PCR24@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e112583"
                id="PORTE@PORTE-PCR24@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e112630"
                id="PORTE@PORTE-PCR24@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e112749"
                id="PORTE@PORTE-PCR24@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e112880"
                id="PORTE@PORTE-PCR24@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR25"
                offset="0x64"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e112954"
                id="PORTE@PORTE-PCR25@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e113000"
                id="PORTE@PORTE-PCR25@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e113046"
                id="PORTE@PORTE-PCR25@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e113092"
                id="PORTE@PORTE-PCR25@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e113138"
                id="PORTE@PORTE-PCR25@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e113185"
                id="PORTE@PORTE-PCR25@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e113304"
                id="PORTE@PORTE-PCR25@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e113435"
                id="PORTE@PORTE-PCR25@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR26"
                offset="0x68"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e113509"
                id="PORTE@PORTE-PCR26@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e113555"
                id="PORTE@PORTE-PCR26@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e113601"
                id="PORTE@PORTE-PCR26@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e113647"
                id="PORTE@PORTE-PCR26@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e113693"
                id="PORTE@PORTE-PCR26@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e113740"
                id="PORTE@PORTE-PCR26@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e113859"
                id="PORTE@PORTE-PCR26@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e113990"
                id="PORTE@PORTE-PCR26@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR27"
                offset="0x6c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e114064"
                id="PORTE@PORTE-PCR27@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e114110"
                id="PORTE@PORTE-PCR27@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e114156"
                id="PORTE@PORTE-PCR27@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e114202"
                id="PORTE@PORTE-PCR27@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e114248"
                id="PORTE@PORTE-PCR27@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e114295"
                id="PORTE@PORTE-PCR27@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e114414"
                id="PORTE@PORTE-PCR27@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e114545"
                id="PORTE@PORTE-PCR27@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR28"
                offset="0x70"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e114619"
                id="PORTE@PORTE-PCR28@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e114665"
                id="PORTE@PORTE-PCR28@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e114711"
                id="PORTE@PORTE-PCR28@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e114757"
                id="PORTE@PORTE-PCR28@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e114803"
                id="PORTE@PORTE-PCR28@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e114850"
                id="PORTE@PORTE-PCR28@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e114969"
                id="PORTE@PORTE-PCR28@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e115100"
                id="PORTE@PORTE-PCR28@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR29"
                offset="0x74"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e115175"
                id="PORTE@PORTE-PCR29@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e115221"
                id="PORTE@PORTE-PCR29@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e115267"
                id="PORTE@PORTE-PCR29@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e115313"
                id="PORTE@PORTE-PCR29@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e115359"
                id="PORTE@PORTE-PCR29@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e115406"
                id="PORTE@PORTE-PCR29@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e115525"
                id="PORTE@PORTE-PCR29@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e115656"
                id="PORTE@PORTE-PCR29@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR30"
                offset="0x78"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e115730"
                id="PORTE@PORTE-PCR30@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e115776"
                id="PORTE@PORTE-PCR30@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e115822"
                id="PORTE@PORTE-PCR30@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e115868"
                id="PORTE@PORTE-PCR30@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e115914"
                id="PORTE@PORTE-PCR30@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e115961"
                id="PORTE@PORTE-PCR30@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e116080"
                id="PORTE@PORTE-PCR30@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e116211"
                id="PORTE@PORTE-PCR30@ISF"
                offset="[24]"/>
      </register>
      <register description="Pin Control Register n" format="hex0x" id="PORTE@PORTE-PCR31"
                offset="0x7c"
                size="4">
         <field description="Pull Select" format="enum" enum="d1e116285"
                id="PORTE@PORTE-PCR31@PS"
                offset="[0]"/>
         <field description="Pull Enable" format="enum" enum="d1e116331"
                id="PORTE@PORTE-PCR31@PE"
                offset="[1]"/>
         <field description="Slew Rate Enable" format="enum" enum="d1e116377"
                id="PORTE@PORTE-PCR31@SRE"
                offset="[2]"/>
         <field description="Passive Filter Enable" format="enum" enum="d1e116423"
                id="PORTE@PORTE-PCR31@PFE"
                offset="[4]"/>
         <field description="Drive Strength Enable" format="enum" enum="d1e116469"
                id="PORTE@PORTE-PCR31@DSE"
                offset="[6]"/>
         <field description="Pin Mux Control" format="enum" enum="d1e116516"
                id="PORTE@PORTE-PCR31@MUX"
                offset="[10:8]"/>
         <field description="Interrupt Configuration" format="enum" enum="d1e116635"
                id="PORTE@PORTE-PCR31@IRQC"
                offset="[19:16]"/>
         <field description="Interrupt Status Flag" format="enum" enum="d1e116766"
                id="PORTE@PORTE-PCR31@ISF"
                offset="[24]"/>
      </register>
      <register description="Global Pin Control Low Register" format="hex0x"
                id="PORTE@PORTE-GPCLR"
                offset="0x80"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTE@PORTE-GPCLR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e116858"
                id="PORTE@PORTE-GPCLR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Global Pin Control High Register" format="hex0x"
                id="PORTE@PORTE-GPCHR"
                offset="0x84"
                writeOnly="true"
                size="4">
         <field description="Global Pin Write Data" format="hex0x" id="PORTE@PORTE-GPCHR@GPWD"
                offset="[15:0]"/>
         <field description="Global Pin Write Enable" format="enum" enum="d1e116950"
                id="PORTE@PORTE-GPCHR@GPWE"
                offset="[31:16]"/>
      </register>
      <register description="Interrupt Status Flag Register" format="hex0x"
                id="PORTE@PORTE-ISFR"
                offset="0xa0"
                size="4">
         <field description="Interrupt Status Flag" format="enum" enum="d1e117024"
                id="PORTE@PORTE-ISFR@ISF"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Multipurpose Clock Generator module" id="MCG"
               size="0x13">
      <register description="MCG Control 1 Register" format="hex0x" id="MCG@MCG-C1"
                offset="0x0"
                size="1">
         <field description="Internal Reference Stop Enable" format="enum" enum="d1e117138"
                id="MCG@MCG-C1@IREFSTEN"
                offset="[0]"/>
         <field description="Internal Reference Clock Enable" format="enum" enum="d1e117184"
                id="MCG@MCG-C1@IRCLKEN"
                offset="[1]"/>
         <field description="Internal Reference Select" format="enum" enum="d1e117230"
                id="MCG@MCG-C1@IREFS"
                offset="[2]"/>
         <field description="FLL External Reference Divider" format="enum" enum="d1e117276"
                id="MCG@MCG-C1@FRDIV"
                offset="[5:3]"/>
         <field description="Clock Source Select" format="enum" enum="d1e117395"
                id="MCG@MCG-C1@CLKS"
                offset="[7:6]"/>
      </register>
      <register description="MCG Control 2 Register" format="hex0x" id="MCG@MCG-C2"
                offset="0x1"
                size="1">
         <field description="Internal Reference Clock Select" format="enum" enum="d1e117493"
                id="MCG@MCG-C2@IRCS"
                offset="[0]"/>
         <field description="Low Power Select" format="enum" enum="d1e117539"
                id="MCG@MCG-C2@LP"
                offset="[1]"/>
         <field description="External Reference Select" format="enum" enum="d1e117585"
                id="MCG@MCG-C2@EREFS0"
                offset="[2]"/>
         <field description="High Gain Oscillator Select" format="enum" enum="d1e117631"
                id="MCG@MCG-C2@HGO0"
                offset="[3]"/>
         <field description="Frequency Range Select" format="enum" enum="d1e117677"
                id="MCG@MCG-C2@RANGE0"
                offset="[5:4]"/>
         <field description="Loss of Clock Reset Enable" format="enum" enum="d1e117724"
                id="MCG@MCG-C2@LOCRE0"
                offset="[7]"/>
      </register>
      <register description="MCG Control 3 Register" format="hex0x" id="MCG@MCG-C3"
                offset="0x2"
                size="1">
         <field description="Slow Internal Reference Clock Trim Setting" format="hex0x"
                id="MCG@MCG-C3@SCTRIM"
                offset="[7:0]"/>
      </register>
      <register description="MCG Control 4 Register" format="hex0x" id="MCG@MCG-C4"
                offset="0x3"
                size="1">
         <field description="Slow Internal Reference Clock Fine Trim" format="hex0x"
                id="MCG@MCG-C4@SCFTRIM"
                offset="[0]"/>
         <field description="Fast Internal Reference Clock Trim Setting" format="hex0x"
                id="MCG@MCG-C4@FCTRIM"
                offset="[4:1]"/>
         <field description="DCO Range Select" format="enum" enum="d1e117880"
                id="MCG@MCG-C4@DRST-DRS"
                offset="[6:5]"/>
         <field description="DCO Maximum Frequency with 32.768 kHz Reference" format="enum"
                enum="d1e117950"
                id="MCG@MCG-C4@DMX32"
                offset="[7]"/>
      </register>
      <register description="MCG Control 5 Register" format="hex0x" id="MCG@MCG-C5"
                offset="0x4"
                size="1">
         <field description="PLL External Reference Divider" format="enum" enum="d1e118024"
                id="MCG@MCG-C5@PRDIV0"
                offset="[4:0]"/>
         <field description="PLL Stop Enable" format="enum" enum="d1e118435"
                id="MCG@MCG-C5@PLLSTEN0"
                offset="[5]"/>
         <field description="PLL Clock Enable" format="enum" enum="d1e118481"
                id="MCG@MCG-C5@PLLCLKEN0"
                offset="[6]"/>
      </register>
      <register description="MCG Control 6 Register" format="hex0x" id="MCG@MCG-C6"
                offset="0x5"
                size="1">
         <field description="VCO 0 Divider" format="enum" enum="d1e118556"
                id="MCG@MCG-C6@VDIV0"
                offset="[4:0]"/>
         <field description="Clock Monitor Enable" format="enum" enum="d1e118967"
                id="MCG@MCG-C6@CME0"
                offset="[5]"/>
         <field description="PLL Select" format="enum" enum="d1e119013" id="MCG@MCG-C6@PLLS"
                offset="[6]"/>
         <field description="Loss of Lock Interrrupt Enable" format="enum" enum="d1e119059"
                id="MCG@MCG-C6@LOLIE0"
                offset="[7]"/>
      </register>
      <register description="MCG Status Register" format="hex0x" id="MCG@MCG-S" offset="0x6"
                size="1">
         <field description="Internal Reference Clock Status" format="enum" enum="d1e119133"
                id="MCG@MCG-S@IRCST"
                offset="[0]"/>
         <field description="OSC Initialization" format="hex0x" id="MCG@MCG-S@OSCINIT0"
                offset="[1]"/>
         <field description="Clock Mode Status" format="enum" enum="d1e119197"
                id="MCG@MCG-S@CLKST"
                offset="[3:2]"/>
         <field description="Internal Reference Status" format="enum" enum="d1e119267"
                id="MCG@MCG-S@IREFST"
                offset="[4]"/>
         <field description="PLL Select Status" format="enum" enum="d1e119313"
                id="MCG@MCG-S@PLLST"
                offset="[5]"/>
         <field description="Lock Status" format="enum" enum="d1e119360" id="MCG@MCG-S@LOCK0"
                offset="[6]"/>
         <field description="Loss of Lock Status" format="enum" enum="d1e119406"
                id="MCG@MCG-S@LOLS0"
                offset="[7]"/>
      </register>
      <register description="MCG Status and Control Register" format="hex0x" id="MCG@MCG-SC"
                offset="0x8"
                size="1">
         <field description="OSC0 Loss of Clock Status" format="enum" enum="d1e119480"
                id="MCG@MCG-SC@LOCS0"
                offset="[0]"/>
         <field description="Fast Clock Internal Reference Divider" format="enum"
                enum="d1e119526"
                id="MCG@MCG-SC@FCRDIV"
                offset="[3:1]"/>
         <field description="FLL Filter Preserve Enable" format="enum" enum="d1e119645"
                id="MCG@MCG-SC@FLTPRSRV"
                offset="[4]"/>
         <field description="Automatic Trim Machine Fail Flag" format="enum" enum="d1e119691"
                id="MCG@MCG-SC@ATMF"
                offset="[5]"/>
         <field description="Automatic Trim Machine Select" format="enum" enum="d1e119737"
                id="MCG@MCG-SC@ATMS"
                offset="[6]"/>
         <field description="Automatic Trim Machine Enable" format="enum" enum="d1e119784"
                id="MCG@MCG-SC@ATME"
                offset="[7]"/>
      </register>
      <register description="MCG Auto Trim Compare Value High Register" format="hex0x"
                id="MCG@MCG-ATCVH"
                offset="0xa"
                size="1">
         <field description="ATM Compare Value High" format="hex0x" id="MCG@MCG-ATCVH@ATCVH"
                offset="[7:0]"/>
      </register>
      <register description="MCG Auto Trim Compare Value Low Register" format="hex0x"
                id="MCG@MCG-ATCVL"
                offset="0xb"
                size="1">
         <field description="ATM Compare Value Low" format="hex0x" id="MCG@MCG-ATCVL@ATCVL"
                offset="[7:0]"/>
      </register>
      <register description="MCG Control 7 Register" format="hex0x" id="MCG@MCG-C7"
                offset="0xc"
                readOnly="true"
                size="1"/>
      <register description="MCG Control 8 Register" format="hex0x" id="MCG@MCG-C8"
                offset="0xd"
                size="1">
         <field description="PLL Loss of Lock Reset Enable" format="enum" enum="d1e119976"
                id="MCG@MCG-C8@LOLRE"
                offset="[6]"/>
      </register>
      <register description="MCG Control 9 Register" format="hex0x" id="MCG@MCG-C9"
                offset="0xe"
                readOnly="true"
                size="1"/>
      <register description="MCG Control 10 Register" format="hex0x" id="MCG@MCG-C10"
                offset="0xf"
                readOnly="true"
                size="1"/>
   </peripheral>
   <peripheral defRegSize="4" description="Oscillator" id="OSC0" size="0x4">
      <register description="OSC Control Register" format="hex0x" id="OSC0@OSC0-CR"
                offset="0x0"
                size="1">
         <field description="Oscillator 16 pF Capacitor Load Configure" format="enum"
                enum="d1e120131"
                id="OSC0@OSC0-CR@SC16P"
                offset="[0]"/>
         <field description="Oscillator 8 pF Capacitor Load Configure" format="enum"
                enum="d1e120177"
                id="OSC0@OSC0-CR@SC8P"
                offset="[1]"/>
         <field description="Oscillator 4 pF Capacitor Load Configure" format="enum"
                enum="d1e120223"
                id="OSC0@OSC0-CR@SC4P"
                offset="[2]"/>
         <field description="Oscillator 2 pF Capacitor Load Configure" format="enum"
                enum="d1e120269"
                id="OSC0@OSC0-CR@SC2P"
                offset="[3]"/>
         <field description="External Reference Stop Enable" format="enum" enum="d1e120315"
                id="OSC0@OSC0-CR@EREFSTEN"
                offset="[5]"/>
         <field description="External Reference Enable" format="enum" enum="d1e120362"
                id="OSC0@OSC0-CR@ERCLKEN"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Inter-Integrated Circuit" id="I2C0" size="0xf">
      <register description="I2C Address Register 1" format="hex0x" id="I2C0@I2C0-A1"
                offset="0x0"
                size="1">
         <field description="Address" format="hex0x" id="I2C0@I2C0-A1@AD" offset="[7:1]"/>
      </register>
      <register description="I2C Frequency Divider register" format="hex0x" id="I2C0@I2C0-F"
                offset="0x1"
                size="1">
         <field description="ClockRate" format="hex0x" id="I2C0@I2C0-F@ICR" offset="[5:0]"/>
         <field description="The MULT bits define the multiplier factor mul" format="enum"
                enum="d1e120543"
                id="I2C0@I2C0-F@MULT"
                offset="[7:6]"/>
      </register>
      <register description="I2C Control Register 1" format="hex0x" id="I2C0@I2C0-C1"
                offset="0x2"
                size="1">
         <field description="DMA Enable" format="enum" enum="d1e120629" id="I2C0@I2C0-C1@DMAEN"
                offset="[0]"/>
         <field description="Wakeup Enable" format="enum" enum="d1e120675"
                id="I2C0@I2C0-C1@WUEN"
                offset="[1]"/>
         <field description="Repeat START" format="hex0x" id="I2C0@I2C0-C1@RSTA" offset="[2]"/>
         <field description="Transmit Acknowledge Enable" format="enum" enum="d1e120739"
                id="I2C0@I2C0-C1@TXAK"
                offset="[3]"/>
         <field description="Transmit Mode Select" format="enum" enum="d1e120785"
                id="I2C0@I2C0-C1@TX"
                offset="[4]"/>
         <field description="Master Mode Select" format="enum" enum="d1e120832"
                id="I2C0@I2C0-C1@MST"
                offset="[5]"/>
         <field description="I2C Interrupt Enable" format="enum" enum="d1e120878"
                id="I2C0@I2C0-C1@IICIE"
                offset="[6]"/>
         <field description="I2C Enable" format="enum" enum="d1e120924" id="I2C0@I2C0-C1@IICEN"
                offset="[7]"/>
      </register>
      <register description="I2C Status register" format="hex0x" id="I2C0@I2C0-S" offset="0x3"
                size="1">
         <field description="Receive Acknowledge" format="enum" enum="d1e120998"
                id="I2C0@I2C0-S@RXAK"
                offset="[0]"/>
         <field description="Interrupt Flag" format="enum" enum="d1e121044"
                id="I2C0@I2C0-S@IICIF"
                offset="[1]"/>
         <field description="Slave Read/Write" format="enum" enum="d1e121090"
                id="I2C0@I2C0-S@SRW"
                offset="[2]"/>
         <field description="Range Address Match" format="enum" enum="d1e121136"
                id="I2C0@I2C0-S@RAM"
                offset="[3]"/>
         <field description="Arbitration Lost" format="enum" enum="d1e121182"
                id="I2C0@I2C0-S@ARBL"
                offset="[4]"/>
         <field description="Bus Busy" format="enum" enum="d1e121229" id="I2C0@I2C0-S@BUSY"
                offset="[5]"/>
         <field description="Addressed As A Slave" format="enum" enum="d1e121275"
                id="I2C0@I2C0-S@IAAS"
                offset="[6]"/>
         <field description="Transfer Complete Flag" format="enum" enum="d1e121321"
                id="I2C0@I2C0-S@TCF"
                offset="[7]"/>
      </register>
      <register description="I2C Data I/O register" format="hex0x" id="I2C0@I2C0-D"
                offset="0x4"
                size="1">
         <field description="Data" format="hex0x" id="I2C0@I2C0-D@DATA" offset="[7:0]"/>
      </register>
      <register description="I2C Control Register 2" format="hex0x" id="I2C0@I2C0-C2"
                offset="0x5"
                size="1">
         <field description="Slave Address" format="hex0x" id="I2C0@I2C0-C2@AD" offset="[2:0]"/>
         <field description="Range Address Matching Enable" format="enum" enum="d1e121460"
                id="I2C0@I2C0-C2@RMEN"
                offset="[3]"/>
         <field description="Slave Baud Rate Control" format="enum" enum="d1e121506"
                id="I2C0@I2C0-C2@SBRC"
                offset="[4]"/>
         <field description="High Drive Select" format="enum" enum="d1e121552"
                id="I2C0@I2C0-C2@HDRS"
                offset="[5]"/>
         <field description="Address Extension" format="enum" enum="d1e121598"
                id="I2C0@I2C0-C2@ADEXT"
                offset="[6]"/>
         <field description="General Call Address Enable" format="enum" enum="d1e121645"
                id="I2C0@I2C0-C2@GCAEN"
                offset="[7]"/>
      </register>
      <register description="I2C Programmable Input Glitch Filter register" format="hex0x"
                id="I2C0@I2C0-FLT"
                offset="0x6"
                size="1">
         <field description="I2C Programmable Filter Factor" format="enum" enum="d1e121719"
                id="I2C0@I2C0-FLT@FLT"
                offset="[4:0]"/>
         <field description="I2C Bus Stop Interrupt Enable" format="enum" enum="d1e121753"
                id="I2C0@I2C0-FLT@STOPIE"
                offset="[5]"/>
         <field description="I2C Bus Stop Detect Flag" format="enum" enum="d1e121799"
                id="I2C0@I2C0-FLT@STOPF"
                offset="[6]"/>
         <field description="Stop Hold Enable" format="enum" enum="d1e121845"
                id="I2C0@I2C0-FLT@SHEN"
                offset="[7]"/>
      </register>
      <register description="I2C Range Address register" format="hex0x" id="I2C0@I2C0-RA"
                offset="0x7"
                size="1">
         <field description="Range Slave Address" format="hex0x" id="I2C0@I2C0-RA@RAD"
                offset="[7:1]"/>
      </register>
      <register description="I2C SMBus Control and Status register" format="hex0x"
                id="I2C0@I2C0-SMB"
                offset="0x8"
                size="1">
         <field description="SHTF2 Interrupt Enable" format="enum" enum="d1e121965"
                id="I2C0@I2C0-SMB@SHTF2IE"
                offset="[0]"/>
         <field description="SCL High Timeout Flag 2" format="enum" enum="d1e122011"
                id="I2C0@I2C0-SMB@SHTF2"
                offset="[1]"/>
         <field description="SCL High Timeout Flag 1" format="enum" enum="d1e122057"
                id="I2C0@I2C0-SMB@SHTF1"
                offset="[2]"/>
         <field description="SCL Low Timeout Flag" format="enum" enum="d1e122103"
                id="I2C0@I2C0-SMB@SLTF"
                offset="[3]"/>
         <field description="Timeout Counter Clock Select" format="enum" enum="d1e122149"
                id="I2C0@I2C0-SMB@TCKSEL"
                offset="[4]"/>
         <field description="Second I2C Address Enable" format="enum" enum="d1e122196"
                id="I2C0@I2C0-SMB@SIICAEN"
                offset="[5]"/>
         <field description="SMBus Alert Response Address Enable" format="enum"
                enum="d1e122242"
                id="I2C0@I2C0-SMB@ALERTEN"
                offset="[6]"/>
         <field description="Fast NACK/ACK Enable" format="enum" enum="d1e122288"
                id="I2C0@I2C0-SMB@FACK"
                offset="[7]"/>
      </register>
      <register description="I2C Address Register 2" format="hex0x" id="I2C0@I2C0-A2"
                offset="0x9"
                size="1">
         <field description="SMBus Address" format="hex0x" id="I2C0@I2C0-A2@SAD" offset="[7:1]"/>
      </register>
      <register description="I2C SCL Low Timeout Register High" format="hex0x"
                id="I2C0@I2C0-SLTH"
                offset="0xa"
                size="1">
         <field description="Most significant byte of SCL low timeout value that determines the timeout period of SCL low."
                format="hex0x"
                id="I2C0@I2C0-SLTH@SSLT"
                offset="[7:0]"/>
      </register>
      <register description="I2C SCL Low Timeout Register Low" format="hex0x"
                id="I2C0@I2C0-SLTL"
                offset="0xb"
                size="1">
         <field description="Least significant byte of SCL low timeout value that determines the timeout period of SCL low."
                format="hex0x"
                id="I2C0@I2C0-SLTL@SSLT"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Inter-Integrated Circuit" id="I2C1" size="0xf">
      <register description="I2C Address Register 1" format="hex0x" id="I2C1@I2C1-A1"
                offset="0x0"
                size="1">
         <field description="Address" format="hex0x" id="I2C1@I2C1-A1@AD" offset="[7:1]"/>
      </register>
      <register description="I2C Frequency Divider register" format="hex0x" id="I2C1@I2C1-F"
                offset="0x1"
                size="1">
         <field description="ClockRate" format="hex0x" id="I2C1@I2C1-F@ICR" offset="[5:0]"/>
         <field description="The MULT bits define the multiplier factor mul" format="enum"
                enum="d1e122608"
                id="I2C1@I2C1-F@MULT"
                offset="[7:6]"/>
      </register>
      <register description="I2C Control Register 1" format="hex0x" id="I2C1@I2C1-C1"
                offset="0x2"
                size="1">
         <field description="DMA Enable" format="enum" enum="d1e122694" id="I2C1@I2C1-C1@DMAEN"
                offset="[0]"/>
         <field description="Wakeup Enable" format="enum" enum="d1e122740"
                id="I2C1@I2C1-C1@WUEN"
                offset="[1]"/>
         <field description="Repeat START" format="hex0x" id="I2C1@I2C1-C1@RSTA" offset="[2]"/>
         <field description="Transmit Acknowledge Enable" format="enum" enum="d1e122804"
                id="I2C1@I2C1-C1@TXAK"
                offset="[3]"/>
         <field description="Transmit Mode Select" format="enum" enum="d1e122850"
                id="I2C1@I2C1-C1@TX"
                offset="[4]"/>
         <field description="Master Mode Select" format="enum" enum="d1e122897"
                id="I2C1@I2C1-C1@MST"
                offset="[5]"/>
         <field description="I2C Interrupt Enable" format="enum" enum="d1e122943"
                id="I2C1@I2C1-C1@IICIE"
                offset="[6]"/>
         <field description="I2C Enable" format="enum" enum="d1e122989" id="I2C1@I2C1-C1@IICEN"
                offset="[7]"/>
      </register>
      <register description="I2C Status register" format="hex0x" id="I2C1@I2C1-S" offset="0x3"
                size="1">
         <field description="Receive Acknowledge" format="enum" enum="d1e123063"
                id="I2C1@I2C1-S@RXAK"
                offset="[0]"/>
         <field description="Interrupt Flag" format="enum" enum="d1e123109"
                id="I2C1@I2C1-S@IICIF"
                offset="[1]"/>
         <field description="Slave Read/Write" format="enum" enum="d1e123155"
                id="I2C1@I2C1-S@SRW"
                offset="[2]"/>
         <field description="Range Address Match" format="enum" enum="d1e123201"
                id="I2C1@I2C1-S@RAM"
                offset="[3]"/>
         <field description="Arbitration Lost" format="enum" enum="d1e123247"
                id="I2C1@I2C1-S@ARBL"
                offset="[4]"/>
         <field description="Bus Busy" format="enum" enum="d1e123294" id="I2C1@I2C1-S@BUSY"
                offset="[5]"/>
         <field description="Addressed As A Slave" format="enum" enum="d1e123340"
                id="I2C1@I2C1-S@IAAS"
                offset="[6]"/>
         <field description="Transfer Complete Flag" format="enum" enum="d1e123386"
                id="I2C1@I2C1-S@TCF"
                offset="[7]"/>
      </register>
      <register description="I2C Data I/O register" format="hex0x" id="I2C1@I2C1-D"
                offset="0x4"
                size="1">
         <field description="Data" format="hex0x" id="I2C1@I2C1-D@DATA" offset="[7:0]"/>
      </register>
      <register description="I2C Control Register 2" format="hex0x" id="I2C1@I2C1-C2"
                offset="0x5"
                size="1">
         <field description="Slave Address" format="hex0x" id="I2C1@I2C1-C2@AD" offset="[2:0]"/>
         <field description="Range Address Matching Enable" format="enum" enum="d1e123525"
                id="I2C1@I2C1-C2@RMEN"
                offset="[3]"/>
         <field description="Slave Baud Rate Control" format="enum" enum="d1e123571"
                id="I2C1@I2C1-C2@SBRC"
                offset="[4]"/>
         <field description="High Drive Select" format="enum" enum="d1e123617"
                id="I2C1@I2C1-C2@HDRS"
                offset="[5]"/>
         <field description="Address Extension" format="enum" enum="d1e123663"
                id="I2C1@I2C1-C2@ADEXT"
                offset="[6]"/>
         <field description="General Call Address Enable" format="enum" enum="d1e123710"
                id="I2C1@I2C1-C2@GCAEN"
                offset="[7]"/>
      </register>
      <register description="I2C Programmable Input Glitch Filter register" format="hex0x"
                id="I2C1@I2C1-FLT"
                offset="0x6"
                size="1">
         <field description="I2C Programmable Filter Factor" format="enum" enum="d1e123784"
                id="I2C1@I2C1-FLT@FLT"
                offset="[4:0]"/>
         <field description="I2C Bus Stop Interrupt Enable" format="enum" enum="d1e123818"
                id="I2C1@I2C1-FLT@STOPIE"
                offset="[5]"/>
         <field description="I2C Bus Stop Detect Flag" format="enum" enum="d1e123864"
                id="I2C1@I2C1-FLT@STOPF"
                offset="[6]"/>
         <field description="Stop Hold Enable" format="enum" enum="d1e123910"
                id="I2C1@I2C1-FLT@SHEN"
                offset="[7]"/>
      </register>
      <register description="I2C Range Address register" format="hex0x" id="I2C1@I2C1-RA"
                offset="0x7"
                size="1">
         <field description="Range Slave Address" format="hex0x" id="I2C1@I2C1-RA@RAD"
                offset="[7:1]"/>
      </register>
      <register description="I2C SMBus Control and Status register" format="hex0x"
                id="I2C1@I2C1-SMB"
                offset="0x8"
                size="1">
         <field description="SHTF2 Interrupt Enable" format="enum" enum="d1e124030"
                id="I2C1@I2C1-SMB@SHTF2IE"
                offset="[0]"/>
         <field description="SCL High Timeout Flag 2" format="enum" enum="d1e124076"
                id="I2C1@I2C1-SMB@SHTF2"
                offset="[1]"/>
         <field description="SCL High Timeout Flag 1" format="enum" enum="d1e124122"
                id="I2C1@I2C1-SMB@SHTF1"
                offset="[2]"/>
         <field description="SCL Low Timeout Flag" format="enum" enum="d1e124168"
                id="I2C1@I2C1-SMB@SLTF"
                offset="[3]"/>
         <field description="Timeout Counter Clock Select" format="enum" enum="d1e124214"
                id="I2C1@I2C1-SMB@TCKSEL"
                offset="[4]"/>
         <field description="Second I2C Address Enable" format="enum" enum="d1e124261"
                id="I2C1@I2C1-SMB@SIICAEN"
                offset="[5]"/>
         <field description="SMBus Alert Response Address Enable" format="enum"
                enum="d1e124307"
                id="I2C1@I2C1-SMB@ALERTEN"
                offset="[6]"/>
         <field description="Fast NACK/ACK Enable" format="enum" enum="d1e124353"
                id="I2C1@I2C1-SMB@FACK"
                offset="[7]"/>
      </register>
      <register description="I2C Address Register 2" format="hex0x" id="I2C1@I2C1-A2"
                offset="0x9"
                size="1">
         <field description="SMBus Address" format="hex0x" id="I2C1@I2C1-A2@SAD" offset="[7:1]"/>
      </register>
      <register description="I2C SCL Low Timeout Register High" format="hex0x"
                id="I2C1@I2C1-SLTH"
                offset="0xa"
                size="1">
         <field description="Most significant byte of SCL low timeout value that determines the timeout period of SCL low."
                format="hex0x"
                id="I2C1@I2C1-SLTH@SSLT"
                offset="[7:0]"/>
      </register>
      <register description="I2C SCL Low Timeout Register Low" format="hex0x"
                id="I2C1@I2C1-SLTL"
                offset="0xb"
                size="1">
         <field description="Least significant byte of SCL low timeout value that determines the timeout period of SCL low."
                format="hex0x"
                id="I2C1@I2C1-SLTL@SSLT"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Asynchronous Receiver/Transmitter"
               id="UART0"
               size="0xf">
      <register description="UART Baud Rate Register High" format="hex0x" id="UART0@UART0-BDH"
                offset="0x0"
                size="1">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="UART0@UART0-BDH@SBR"
                offset="[4:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e124625"
                id="UART0@UART0-BDH@SBNS"
                offset="[5]"/>
         <field description="RX Input Active Edge Interrupt Enable (for RXEDGIF)" format="enum"
                enum="d1e124671"
                id="UART0@UART0-BDH@RXEDGIE"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Enable (for LBKDIF)" format="enum"
                enum="d1e124717"
                id="UART0@UART0-BDH@LBKDIE"
                offset="[7]"/>
      </register>
      <register description="UART Baud Rate Register Low" format="hex0x" id="UART0@UART0-BDL"
                offset="0x1"
                size="1">
         <field description="Baud Rate Modulo Divisor" format="hex0x" id="UART0@UART0-BDL@SBR"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 1" format="hex0x" id="UART0@UART0-C1"
                offset="0x2"
                size="1">
         <field description="Parity Type" format="enum" enum="d1e124837" id="UART0@UART0-C1@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e124883"
                id="UART0@UART0-C1@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e124929"
                id="UART0@UART0-C1@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e124975"
                id="UART0@UART0-C1@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e125021"
                id="UART0@UART0-C1@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e125068"
                id="UART0@UART0-C1@RSRC"
                offset="[5]"/>
         <field description="Doze Enable" format="enum" enum="d1e125114"
                id="UART0@UART0-C1@DOZEEN"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e125160"
                id="UART0@UART0-C1@LOOPS"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 2" format="hex0x" id="UART0@UART0-C2"
                offset="0x3"
                size="1">
         <field description="Send Break" format="enum" enum="d1e125234" id="UART0@UART0-C2@SBK"
                offset="[0]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e125280"
                id="UART0@UART0-C2@RWU"
                offset="[1]"/>
         <field description="Receiver Enable" format="enum" enum="d1e125326"
                id="UART0@UART0-C2@RE"
                offset="[2]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e125372"
                id="UART0@UART0-C2@TE"
                offset="[3]"/>
         <field description="Idle Line Interrupt Enable for IDLE" format="enum"
                enum="d1e125418"
                id="UART0@UART0-C2@ILIE"
                offset="[4]"/>
         <field description="Receiver Interrupt Enable for RDRF" format="enum" enum="d1e125465"
                id="UART0@UART0-C2@RIE"
                offset="[5]"/>
         <field description="Transmission Complete Interrupt Enable for TC" format="enum"
                enum="d1e125511"
                id="UART0@UART0-C2@TCIE"
                offset="[6]"/>
         <field description="Transmit Interrupt Enable for TDRE" format="enum" enum="d1e125557"
                id="UART0@UART0-C2@TIE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 1" format="hex0x" id="UART0@UART0-S1"
                offset="0x4"
                size="1">
         <field description="Parity Error Flag" format="enum" enum="d1e125631"
                id="UART0@UART0-S1@PF"
                offset="[0]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e125677"
                id="UART0@UART0-S1@FE"
                offset="[1]"/>
         <field description="Noise Flag" format="enum" enum="d1e125723" id="UART0@UART0-S1@NF"
                offset="[2]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e125769"
                id="UART0@UART0-S1@OR"
                offset="[3]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e125815"
                id="UART0@UART0-S1@IDLE"
                offset="[4]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e125862"
                id="UART0@UART0-S1@RDRF"
                offset="[5]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e125908"
                id="UART0@UART0-S1@TC"
                offset="[6]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e125954"
                id="UART0@UART0-S1@TDRE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 2" format="hex0x" id="UART0@UART0-S2"
                offset="0x5"
                size="1">
         <field description="Receiver Active Flag" format="enum" enum="d1e126029"
                id="UART0@UART0-S2@RAF"
                offset="[0]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e126075"
                id="UART0@UART0-S2@LBKDE"
                offset="[1]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e126121"
                id="UART0@UART0-S2@BRK13"
                offset="[2]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e126167"
                id="UART0@UART0-S2@RWUID"
                offset="[3]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e126213"
                id="UART0@UART0-S2@RXINV"
                offset="[4]"/>
         <field description="MSB First" format="enum" enum="d1e126260" id="UART0@UART0-S2@MSBF"
                offset="[5]"/>
         <field description="UART _RX Pin Active Edge Interrupt Flag" format="enum"
                enum="d1e126306"
                id="UART0@UART0-S2@RXEDGIF"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e126352"
                id="UART0@UART0-S2@LBKDIF"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 3" format="hex0x" id="UART0@UART0-C3"
                offset="0x6"
                size="1">
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e126426"
                id="UART0@UART0-C3@PEIE"
                offset="[0]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e126472"
                id="UART0@UART0-C3@FEIE"
                offset="[1]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e126518"
                id="UART0@UART0-C3@NEIE"
                offset="[2]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e126564"
                id="UART0@UART0-C3@ORIE"
                offset="[3]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e126610"
                id="UART0@UART0-C3@TXINV"
                offset="[4]"/>
         <field description="UART _TX Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e126657"
                id="UART0@UART0-C3@TXDIR"
                offset="[5]"/>
         <field description="Receive Bit 9 / Transmit Bit 8" format="hex0x"
                id="UART0@UART0-C3@R9T8"
                offset="[6]"/>
         <field description="Receive Bit 8 / Transmit Bit 9" format="hex0x"
                id="UART0@UART0-C3@R8T9"
                offset="[7]"/>
      </register>
      <register description="UART Data Register" format="hex0x" id="UART0@UART0-D" offset="0x7"
                size="1">
         <field description="Read receive data buffer 0 or write transmit data buffer 0."
                format="hex0x"
                id="UART0@UART0-D@R0T0"
                offset="[0]"/>
         <field description="Read receive data buffer 1 or write transmit data buffer 1."
                format="hex0x"
                id="UART0@UART0-D@R1T1"
                offset="[1]"/>
         <field description="Read receive data buffer 2 or write transmit data buffer 2."
                format="hex0x"
                id="UART0@UART0-D@R2T2"
                offset="[2]"/>
         <field description="Read receive data buffer 3 or write transmit data buffer 3."
                format="hex0x"
                id="UART0@UART0-D@R3T3"
                offset="[3]"/>
         <field description="Read receive data buffer 4 or write transmit data buffer 4."
                format="hex0x"
                id="UART0@UART0-D@R4T4"
                offset="[4]"/>
         <field description="Read receive data buffer 5 or write transmit data buffer 5."
                format="hex0x"
                id="UART0@UART0-D@R5T5"
                offset="[5]"/>
         <field description="Read receive data buffer 6 or write transmit data buffer 6."
                format="hex0x"
                id="UART0@UART0-D@R6T6"
                offset="[6]"/>
         <field description="Read receive data buffer 7 or write transmit data buffer 7."
                format="hex0x"
                id="UART0@UART0-D@R7T7"
                offset="[7]"/>
      </register>
      <register description="UART Match Address Registers 1" format="hex0x"
                id="UART0@UART0-MA1"
                offset="0x8"
                size="1">
         <field description="Match Address" format="hex0x" id="UART0@UART0-MA1@MA"
                offset="[7:0]"/>
      </register>
      <register description="UART Match Address Registers 2" format="hex0x"
                id="UART0@UART0-MA2"
                offset="0x9"
                size="1">
         <field description="Match Address" format="hex0x" id="UART0@UART0-MA2@MA"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 4" format="hex0x" id="UART0@UART0-C4"
                offset="0xa"
                size="1">
         <field description="Over Sampling Ratio" format="hex0x" id="UART0@UART0-C4@OSR"
                offset="[4:0]"/>
         <field description="10-bit Mode select" format="enum" enum="d1e127050"
                id="UART0@UART0-C4@M10"
                offset="[5]"/>
         <field description="Match Address Mode Enable 2" format="enum" enum="d1e127096"
                id="UART0@UART0-C4@MAEN2"
                offset="[6]"/>
         <field description="Match Address Mode Enable 1" format="enum" enum="d1e127142"
                id="UART0@UART0-C4@MAEN1"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 5" format="hex0x" id="UART0@UART0-C5"
                offset="0xb"
                size="1">
         <field description="Resynchronization Disable" format="enum" enum="d1e127217"
                id="UART0@UART0-C5@RESYNCDIS"
                offset="[0]"/>
         <field description="Both Edge Sampling" format="enum" enum="d1e127263"
                id="UART0@UART0-C5@BOTHEDGE"
                offset="[1]"/>
         <field description="Receiver Full DMA Enable" format="enum" enum="d1e127309"
                id="UART0@UART0-C5@RDMAE"
                offset="[5]"/>
         <field description="Transmitter DMA Enable" format="enum" enum="d1e127355"
                id="UART0@UART0-C5@TDMAE"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Asynchronous Receiver/Transmitter (UART)"
               id="UART1"
               size="0xc">
      <register description="UART Baud Rate Register: High" format="hex0x" id="UART1@UART1-BDH"
                offset="0x0"
                size="1">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="UART1@UART1-BDH@SBR"
                offset="[4:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e127490"
                id="UART1@UART1-BDH@SBNS"
                offset="[5]"/>
         <field description="RxD Input Active Edge Interrupt Enable (for RXEDGIF)"
                format="enum"
                enum="d1e127536"
                id="UART1@UART1-BDH@RXEDGIE"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Enable (for LBKDIF)" format="enum"
                enum="d1e127582"
                id="UART1@UART1-BDH@LBKDIE"
                offset="[7]"/>
      </register>
      <register description="UART Baud Rate Register: Low" format="hex0x" id="UART1@UART1-BDL"
                offset="0x1"
                size="1">
         <field description="Baud Rate Modulo Divisor" format="hex0x" id="UART1@UART1-BDL@SBR"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 1" format="hex0x" id="UART1@UART1-C1"
                offset="0x2"
                size="1">
         <field description="Parity Type" format="enum" enum="d1e127702" id="UART1@UART1-C1@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e127748"
                id="UART1@UART1-C1@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e127794"
                id="UART1@UART1-C1@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e127840"
                id="UART1@UART1-C1@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e127886"
                id="UART1@UART1-C1@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e127933"
                id="UART1@UART1-C1@RSRC"
                offset="[5]"/>
         <field description="UART Stops in Wait Mode" format="enum" enum="d1e127979"
                id="UART1@UART1-C1@UARTSWAI"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e128025"
                id="UART1@UART1-C1@LOOPS"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 2" format="hex0x" id="UART1@UART1-C2"
                offset="0x3"
                size="1">
         <field description="Send Break" format="enum" enum="d1e128099" id="UART1@UART1-C2@SBK"
                offset="[0]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e128145"
                id="UART1@UART1-C2@RWU"
                offset="[1]"/>
         <field description="Receiver Enable" format="enum" enum="d1e128191"
                id="UART1@UART1-C2@RE"
                offset="[2]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e128237"
                id="UART1@UART1-C2@TE"
                offset="[3]"/>
         <field description="Idle Line Interrupt Enable for IDLE" format="enum"
                enum="d1e128283"
                id="UART1@UART1-C2@ILIE"
                offset="[4]"/>
         <field description="Receiver Interrupt Enable for RDRF" format="enum" enum="d1e128330"
                id="UART1@UART1-C2@RIE"
                offset="[5]"/>
         <field description="Transmission Complete Interrupt Enable for TC" format="enum"
                enum="d1e128376"
                id="UART1@UART1-C2@TCIE"
                offset="[6]"/>
         <field description="Transmit Interrupt Enable for TDRE" format="enum" enum="d1e128422"
                id="UART1@UART1-C2@TIE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 1" format="hex0x" id="UART1@UART1-S1"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Parity Error Flag" format="enum" enum="d1e128496"
                id="UART1@UART1-S1@PF"
                offset="[0]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e128542"
                id="UART1@UART1-S1@FE"
                offset="[1]"/>
         <field description="Noise Flag" format="enum" enum="d1e128588" id="UART1@UART1-S1@NF"
                offset="[2]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e128634"
                id="UART1@UART1-S1@OR"
                offset="[3]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e128680"
                id="UART1@UART1-S1@IDLE"
                offset="[4]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e128727"
                id="UART1@UART1-S1@RDRF"
                offset="[5]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e128773"
                id="UART1@UART1-S1@TC"
                offset="[6]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e128819"
                id="UART1@UART1-S1@TDRE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 2" format="hex0x" id="UART1@UART1-S2"
                offset="0x5"
                size="1">
         <field description="Receiver Active Flag" format="enum" enum="d1e128894"
                id="UART1@UART1-S2@RAF"
                offset="[0]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e128940"
                id="UART1@UART1-S2@LBKDE"
                offset="[1]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e128986"
                id="UART1@UART1-S2@BRK13"
                offset="[2]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e129032"
                id="UART1@UART1-S2@RWUID"
                offset="[3]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e129078"
                id="UART1@UART1-S2@RXINV"
                offset="[4]"/>
         <field description="RxD Pin Active Edge Interrupt Flag" format="enum" enum="d1e129125"
                id="UART1@UART1-S2@RXEDGIF"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e129171"
                id="UART1@UART1-S2@LBKDIF"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 3" format="hex0x" id="UART1@UART1-C3"
                offset="0x6"
                size="1">
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e129245"
                id="UART1@UART1-C3@PEIE"
                offset="[0]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e129291"
                id="UART1@UART1-C3@FEIE"
                offset="[1]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e129337"
                id="UART1@UART1-C3@NEIE"
                offset="[2]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e129383"
                id="UART1@UART1-C3@ORIE"
                offset="[3]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e129429"
                id="UART1@UART1-C3@TXINV"
                offset="[4]"/>
         <field description="TxD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e129476"
                id="UART1@UART1-C3@TXDIR"
                offset="[5]"/>
         <field description="Ninth Data Bit for Transmitter" format="hex0x"
                id="UART1@UART1-C3@T8"
                offset="[6]"/>
         <field description="Ninth Data Bit for Receiver" format="hex0x" id="UART1@UART1-C3@R8"
                offset="[7]"/>
      </register>
      <register description="UART Data Register" format="hex0x" id="UART1@UART1-D" offset="0x7"
                size="1">
         <field description="Read receive data buffer 0 or write transmit data buffer 0."
                format="hex0x"
                id="UART1@UART1-D@R0T0"
                offset="[0]"/>
         <field description="Read receive data buffer 1 or write transmit data buffer 1."
                format="hex0x"
                id="UART1@UART1-D@R1T1"
                offset="[1]"/>
         <field description="Read receive data buffer 2 or write transmit data buffer 2."
                format="hex0x"
                id="UART1@UART1-D@R2T2"
                offset="[2]"/>
         <field description="Read receive data buffer 3 or write transmit data buffer 3."
                format="hex0x"
                id="UART1@UART1-D@R3T3"
                offset="[3]"/>
         <field description="Read receive data buffer 4 or write transmit data buffer 4."
                format="hex0x"
                id="UART1@UART1-D@R4T4"
                offset="[4]"/>
         <field description="Read receive data buffer 5 or write transmit data buffer 5."
                format="hex0x"
                id="UART1@UART1-D@R5T5"
                offset="[5]"/>
         <field description="Read receive data buffer 6 or write transmit data buffer 6."
                format="hex0x"
                id="UART1@UART1-D@R6T6"
                offset="[6]"/>
         <field description="Read receive data buffer 7 or write transmit data buffer 7."
                format="hex0x"
                id="UART1@UART1-D@R7T7"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 4" format="hex0x" id="UART1@UART1-C4"
                offset="0x8"
                size="1">
         <field description="Receiver Full DMA Select" format="enum" enum="d1e129759"
                id="UART1@UART1-C4@RDMAS"
                offset="[5]"/>
         <field description="Transmitter DMA Select" format="enum" enum="d1e129805"
                id="UART1@UART1-C4@TDMAS"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Asynchronous Receiver/Transmitter (UART)"
               id="UART2"
               size="0xc">
      <register description="UART Baud Rate Register: High" format="hex0x" id="UART2@UART2-BDH"
                offset="0x0"
                size="1">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="UART2@UART2-BDH@SBR"
                offset="[4:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e129940"
                id="UART2@UART2-BDH@SBNS"
                offset="[5]"/>
         <field description="RxD Input Active Edge Interrupt Enable (for RXEDGIF)"
                format="enum"
                enum="d1e129986"
                id="UART2@UART2-BDH@RXEDGIE"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Enable (for LBKDIF)" format="enum"
                enum="d1e130032"
                id="UART2@UART2-BDH@LBKDIE"
                offset="[7]"/>
      </register>
      <register description="UART Baud Rate Register: Low" format="hex0x" id="UART2@UART2-BDL"
                offset="0x1"
                size="1">
         <field description="Baud Rate Modulo Divisor" format="hex0x" id="UART2@UART2-BDL@SBR"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 1" format="hex0x" id="UART2@UART2-C1"
                offset="0x2"
                size="1">
         <field description="Parity Type" format="enum" enum="d1e130152" id="UART2@UART2-C1@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e130198"
                id="UART2@UART2-C1@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e130244"
                id="UART2@UART2-C1@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e130290"
                id="UART2@UART2-C1@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e130336"
                id="UART2@UART2-C1@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e130383"
                id="UART2@UART2-C1@RSRC"
                offset="[5]"/>
         <field description="UART Stops in Wait Mode" format="enum" enum="d1e130429"
                id="UART2@UART2-C1@UARTSWAI"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e130475"
                id="UART2@UART2-C1@LOOPS"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 2" format="hex0x" id="UART2@UART2-C2"
                offset="0x3"
                size="1">
         <field description="Send Break" format="enum" enum="d1e130549" id="UART2@UART2-C2@SBK"
                offset="[0]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e130595"
                id="UART2@UART2-C2@RWU"
                offset="[1]"/>
         <field description="Receiver Enable" format="enum" enum="d1e130641"
                id="UART2@UART2-C2@RE"
                offset="[2]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e130687"
                id="UART2@UART2-C2@TE"
                offset="[3]"/>
         <field description="Idle Line Interrupt Enable for IDLE" format="enum"
                enum="d1e130733"
                id="UART2@UART2-C2@ILIE"
                offset="[4]"/>
         <field description="Receiver Interrupt Enable for RDRF" format="enum" enum="d1e130780"
                id="UART2@UART2-C2@RIE"
                offset="[5]"/>
         <field description="Transmission Complete Interrupt Enable for TC" format="enum"
                enum="d1e130826"
                id="UART2@UART2-C2@TCIE"
                offset="[6]"/>
         <field description="Transmit Interrupt Enable for TDRE" format="enum" enum="d1e130872"
                id="UART2@UART2-C2@TIE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 1" format="hex0x" id="UART2@UART2-S1"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Parity Error Flag" format="enum" enum="d1e130946"
                id="UART2@UART2-S1@PF"
                offset="[0]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e130992"
                id="UART2@UART2-S1@FE"
                offset="[1]"/>
         <field description="Noise Flag" format="enum" enum="d1e131038" id="UART2@UART2-S1@NF"
                offset="[2]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e131084"
                id="UART2@UART2-S1@OR"
                offset="[3]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e131130"
                id="UART2@UART2-S1@IDLE"
                offset="[4]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e131177"
                id="UART2@UART2-S1@RDRF"
                offset="[5]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e131223"
                id="UART2@UART2-S1@TC"
                offset="[6]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e131269"
                id="UART2@UART2-S1@TDRE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 2" format="hex0x" id="UART2@UART2-S2"
                offset="0x5"
                size="1">
         <field description="Receiver Active Flag" format="enum" enum="d1e131344"
                id="UART2@UART2-S2@RAF"
                offset="[0]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e131390"
                id="UART2@UART2-S2@LBKDE"
                offset="[1]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e131436"
                id="UART2@UART2-S2@BRK13"
                offset="[2]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e131482"
                id="UART2@UART2-S2@RWUID"
                offset="[3]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e131528"
                id="UART2@UART2-S2@RXINV"
                offset="[4]"/>
         <field description="RxD Pin Active Edge Interrupt Flag" format="enum" enum="d1e131575"
                id="UART2@UART2-S2@RXEDGIF"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e131621"
                id="UART2@UART2-S2@LBKDIF"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 3" format="hex0x" id="UART2@UART2-C3"
                offset="0x6"
                size="1">
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e131695"
                id="UART2@UART2-C3@PEIE"
                offset="[0]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e131741"
                id="UART2@UART2-C3@FEIE"
                offset="[1]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e131787"
                id="UART2@UART2-C3@NEIE"
                offset="[2]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e131833"
                id="UART2@UART2-C3@ORIE"
                offset="[3]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e131879"
                id="UART2@UART2-C3@TXINV"
                offset="[4]"/>
         <field description="TxD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e131926"
                id="UART2@UART2-C3@TXDIR"
                offset="[5]"/>
         <field description="Ninth Data Bit for Transmitter" format="hex0x"
                id="UART2@UART2-C3@T8"
                offset="[6]"/>
         <field description="Ninth Data Bit for Receiver" format="hex0x" id="UART2@UART2-C3@R8"
                offset="[7]"/>
      </register>
      <register description="UART Data Register" format="hex0x" id="UART2@UART2-D" offset="0x7"
                size="1">
         <field description="Read receive data buffer 0 or write transmit data buffer 0."
                format="hex0x"
                id="UART2@UART2-D@R0T0"
                offset="[0]"/>
         <field description="Read receive data buffer 1 or write transmit data buffer 1."
                format="hex0x"
                id="UART2@UART2-D@R1T1"
                offset="[1]"/>
         <field description="Read receive data buffer 2 or write transmit data buffer 2."
                format="hex0x"
                id="UART2@UART2-D@R2T2"
                offset="[2]"/>
         <field description="Read receive data buffer 3 or write transmit data buffer 3."
                format="hex0x"
                id="UART2@UART2-D@R3T3"
                offset="[3]"/>
         <field description="Read receive data buffer 4 or write transmit data buffer 4."
                format="hex0x"
                id="UART2@UART2-D@R4T4"
                offset="[4]"/>
         <field description="Read receive data buffer 5 or write transmit data buffer 5."
                format="hex0x"
                id="UART2@UART2-D@R5T5"
                offset="[5]"/>
         <field description="Read receive data buffer 6 or write transmit data buffer 6."
                format="hex0x"
                id="UART2@UART2-D@R6T6"
                offset="[6]"/>
         <field description="Read receive data buffer 7 or write transmit data buffer 7."
                format="hex0x"
                id="UART2@UART2-D@R7T7"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 4" format="hex0x" id="UART2@UART2-C4"
                offset="0x8"
                size="1">
         <field description="Receiver Full DMA Select" format="enum" enum="d1e132209"
                id="UART2@UART2-C4@RDMAS"
                offset="[5]"/>
         <field description="Transmitter DMA Select" format="enum" enum="d1e132255"
                id="UART2@UART2-C4@TDMAS"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Serial Bus, OTG Capable Controller"
               id="USB0"
               size="0x118">
      <register description="Peripheral ID register" format="hex0x" id="USB0@USB0-PERID"
                offset="0x0"
                readOnly="true"
                size="1">
         <field description="Peripheral Identification" format="hex0x" id="USB0@USB0-PERID@ID"
                offset="[5:0]"/>
      </register>
      <register description="Peripheral ID Complement register" format="hex0x"
                id="USB0@USB0-IDCOMP"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Ones complement of peripheral identification bits." format="hex0x"
                id="USB0@USB0-IDCOMP@NID"
                offset="[5:0]"/>
      </register>
      <register description="Peripheral Revision register" format="hex0x" id="USB0@USB0-REV"
                offset="0x8"
                readOnly="true"
                size="1">
         <field description="Revision" format="hex0x" id="USB0@USB0-REV@REV" offset="[7:0]"/>
      </register>
      <register description="Peripheral Additional Info register" format="hex0x"
                id="USB0@USB0-ADDINFO"
                offset="0xc"
                readOnly="true"
                size="1">
         <field description="When this bit is set, the USB peripheral is operating in host mode."
                format="hex0x"
                id="USB0@USB0-ADDINFO@IEHOST"
                offset="[0]"/>
         <field description="Assigned Interrupt Request Number" format="hex0x"
                id="USB0@USB0-ADDINFO@IRQNUM"
                offset="[7:3]"/>
      </register>
      <register description="OTG Interrupt Status register" format="hex0x"
                id="USB0@USB0-OTGISTAT"
                offset="0x10"
                size="1">
         <field description="This bit is set when a change in VBUS is detected on an A device."
                format="hex0x"
                id="USB0@USB0-OTGISTAT@AVBUSCHG"
                offset="[0]"/>
         <field description="This bit is set when a change in VBUS is detected on a B device."
                format="hex0x"
                id="USB0@USB0-OTGISTAT@B-SESS-CHG"
                offset="[2]"/>
         <field description="This bit is set when a change in VBUS is detected indicating a session valid or a session no longer valid"
                format="hex0x"
                id="USB0@USB0-OTGISTAT@SESSVLDCHG"
                offset="[3]"/>
         <field description="This bit is set when the USB line state changes" format="hex0x"
                id="USB0@USB0-OTGISTAT@LINE-STATE-CHG"
                offset="[5]"/>
         <field description="This bit is set when the 1 millisecond timer expires"
                format="hex0x"
                id="USB0@USB0-OTGISTAT@ONEMSEC"
                offset="[6]"/>
         <field description="This bit is set when a change in the ID Signal from the USB connector is sensed."
                format="hex0x"
                id="USB0@USB0-OTGISTAT@IDCHG"
                offset="[7]"/>
      </register>
      <register description="OTG Interrupt Control Register" format="hex0x"
                id="USB0@USB0-OTGICR"
                offset="0x14"
                size="1">
         <field description="A VBUS Valid Interrupt Enable" format="enum" enum="d1e132709"
                id="USB0@USB0-OTGICR@AVBUSEN"
                offset="[0]"/>
         <field description="B Session END Interrupt Enable" format="enum" enum="d1e132755"
                id="USB0@USB0-OTGICR@BSESSEN"
                offset="[2]"/>
         <field description="Session Valid Interrupt Enable" format="enum" enum="d1e132801"
                id="USB0@USB0-OTGICR@SESSVLDEN"
                offset="[3]"/>
         <field description="Line State Change Interrupt Enable" format="enum" enum="d1e132847"
                id="USB0@USB0-OTGICR@LINESTATEEN"
                offset="[5]"/>
         <field description="One Millisecond Interrupt Enable" format="enum" enum="d1e132893"
                id="USB0@USB0-OTGICR@ONEMSECEN"
                offset="[6]"/>
         <field description="ID Interrupt Enable" format="enum" enum="d1e132940"
                id="USB0@USB0-OTGICR@IDEN"
                offset="[7]"/>
      </register>
      <register description="OTG Status register" format="hex0x" id="USB0@USB0-OTGSTAT"
                offset="0x18"
                size="1">
         <field description="A VBUS Valid" format="enum" enum="d1e133014"
                id="USB0@USB0-OTGSTAT@AVBUSVLD"
                offset="[0]"/>
         <field description="B Session End" format="enum" enum="d1e133060"
                id="USB0@USB0-OTGSTAT@BSESSEND"
                offset="[2]"/>
         <field description="Session Valid" format="enum" enum="d1e133106"
                id="USB0@USB0-OTGSTAT@SESS-VLD"
                offset="[3]"/>
         <field description="Indicates that the internal signals that control the LINE_STATE_CHG field of OTGISTAT are stable for at least 1 millisecond"
                format="enum"
                enum="d1e133152"
                id="USB0@USB0-OTGSTAT@LINESTATESTABLE"
                offset="[5]"/>
         <field description="This bit is reserved for the 1ms count, but it is not useful to software."
                format="hex0x"
                id="USB0@USB0-OTGSTAT@ONEMSECEN"
                offset="[6]"/>
         <field description="Indicates the current state of the ID pin on the USB connector"
                format="enum"
                enum="d1e133217"
                id="USB0@USB0-OTGSTAT@ID"
                offset="[7]"/>
      </register>
      <register description="OTG Control register" format="hex0x" id="USB0@USB0-OTGCTL"
                offset="0x1c"
                size="1">
         <field description="On-The-Go pullup/pulldown resistor enable" format="enum"
                enum="d1e133291"
                id="USB0@USB0-OTGCTL@OTGEN"
                offset="[2]"/>
         <field description="D- Data Line pull-down resistor enable" format="enum"
                enum="d1e133337"
                id="USB0@USB0-OTGCTL@DMLOW"
                offset="[4]"/>
         <field description="D+ Data Line pull-down resistor enable" format="enum"
                enum="d1e133383"
                id="USB0@USB0-OTGCTL@DPLOW"
                offset="[5]"/>
         <field description="D+ Data Line pullup resistor enable" format="enum"
                enum="d1e133429"
                id="USB0@USB0-OTGCTL@DPHIGH"
                offset="[7]"/>
      </register>
      <register description="Interrupt Status register" format="hex0x" id="USB0@USB0-ISTAT"
                offset="0x80"
                size="1">
         <field description="This bit is set when the USB Module has decoded a valid USB reset"
                format="hex0x"
                id="USB0@USB0-ISTAT@USBRST"
                offset="[0]"/>
         <field description="This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur"
                format="hex0x"
                id="USB0@USB0-ISTAT@ERROR"
                offset="[1]"/>
         <field description="This bit is set when the USB Module receives a Start Of Frame (SOF) token"
                format="hex0x"
                id="USB0@USB0-ISTAT@SOFTOK"
                offset="[2]"/>
         <field description="This bit is set when the current token being processed has completed"
                format="hex0x"
                id="USB0@USB0-ISTAT@TOKDNE"
                offset="[3]"/>
         <field description="This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms"
                format="hex0x"
                id="USB0@USB0-ISTAT@SLEEP"
                offset="[4]"/>
         <field description="This bit is set depending upon the DP/DM signals, and can be used to signal remote wake-up signaling on the USB bus"
                format="hex0x"
                id="USB0@USB0-ISTAT@RESUME"
                offset="[5]"/>
         <field description="Attach Interrupt" format="hex0x" id="USB0@USB0-ISTAT@ATTACH"
                offset="[6]"/>
         <field description="Stall Interrupt" format="hex0x" id="USB0@USB0-ISTAT@STALL"
                offset="[7]"/>
      </register>
      <register description="Interrupt Enable register" format="hex0x" id="USB0@USB0-INTEN"
                offset="0x84"
                size="1">
         <field description="USBRST Interrupt Enable" format="enum" enum="d1e133676"
                id="USB0@USB0-INTEN@USBRSTEN"
                offset="[0]"/>
         <field description="ERROR Interrupt Enable" format="enum" enum="d1e133722"
                id="USB0@USB0-INTEN@ERROREN"
                offset="[1]"/>
         <field description="SOFTOK Interrupt Enable" format="enum" enum="d1e133768"
                id="USB0@USB0-INTEN@SOFTOKEN"
                offset="[2]"/>
         <field description="TOKDNE Interrupt Enable" format="enum" enum="d1e133814"
                id="USB0@USB0-INTEN@TOKDNEEN"
                offset="[3]"/>
         <field description="SLEEP Interrupt Enable" format="enum" enum="d1e133860"
                id="USB0@USB0-INTEN@SLEEPEN"
                offset="[4]"/>
         <field description="RESUME Interrupt Enable" format="enum" enum="d1e133907"
                id="USB0@USB0-INTEN@RESUMEEN"
                offset="[5]"/>
         <field description="ATTACH Interrupt Enable" format="enum" enum="d1e133953"
                id="USB0@USB0-INTEN@ATTACHEN"
                offset="[6]"/>
         <field description="STALL Interrupt Enable" format="enum" enum="d1e133999"
                id="USB0@USB0-INTEN@STALLEN"
                offset="[7]"/>
      </register>
      <register description="Error Interrupt Status register" format="hex0x"
                id="USB0@USB0-ERRSTAT"
                offset="0x88"
                size="1">
         <field description="This bit is set when the PID check field fails." format="hex0x"
                id="USB0@USB0-ERRSTAT@PIDERR"
                offset="[0]"/>
         <field description="This error interrupt has two functions" format="hex0x"
                id="USB0@USB0-ERRSTAT@CRC5EOF"
                offset="[1]"/>
         <field description="This bit is set when a data packet is rejected due to a CRC16 error."
                format="hex0x"
                id="USB0@USB0-ERRSTAT@CRC16"
                offset="[2]"/>
         <field description="This bit is set if the data field received was not 8 bits in length"
                format="hex0x"
                id="USB0@USB0-ERRSTAT@DFN8"
                offset="[3]"/>
         <field description="This bit is set when a bus turnaround timeout error occurs"
                format="hex0x"
                id="USB0@USB0-ERRSTAT@BTOERR"
                offset="[4]"/>
         <field description="This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data"
                format="hex0x"
                id="USB0@USB0-ERRSTAT@DMAERR"
                offset="[5]"/>
         <field description="This bit is set when a bit stuff error is detected" format="hex0x"
                id="USB0@USB0-ERRSTAT@BTSERR"
                offset="[7]"/>
      </register>
      <register description="Error Interrupt Enable register" format="hex0x"
                id="USB0@USB0-ERREN"
                offset="0x8c"
                size="1">
         <field description="PIDERR Interrupt Enable" format="enum" enum="d1e134229"
                id="USB0@USB0-ERREN@PIDERREN"
                offset="[0]"/>
         <field description="CRC5/EOF Interrupt Enable" format="enum" enum="d1e134275"
                id="USB0@USB0-ERREN@CRC5EOFEN"
                offset="[1]"/>
         <field description="CRC16 Interrupt Enable" format="enum" enum="d1e134321"
                id="USB0@USB0-ERREN@CRC16EN"
                offset="[2]"/>
         <field description="DFN8 Interrupt Enable" format="enum" enum="d1e134367"
                id="USB0@USB0-ERREN@DFN8EN"
                offset="[3]"/>
         <field description="BTOERR Interrupt Enable" format="enum" enum="d1e134413"
                id="USB0@USB0-ERREN@BTOERREN"
                offset="[4]"/>
         <field description="DMAERR Interrupt Enable" format="enum" enum="d1e134460"
                id="USB0@USB0-ERREN@DMAERREN"
                offset="[5]"/>
         <field description="BTSERR Interrupt Enable" format="enum" enum="d1e134506"
                id="USB0@USB0-ERREN@BTSERREN"
                offset="[7]"/>
      </register>
      <register description="Status register" format="hex0x" id="USB0@USB0-STAT" offset="0x90"
                readOnly="true"
                size="1">
         <field description="This bit is set if the last buffer descriptor updated was in the odd bank of the BDT."
                format="hex0x"
                id="USB0@USB0-STAT@ODD"
                offset="[2]"/>
         <field description="Transmit Indicator" format="enum" enum="d1e134598"
                id="USB0@USB0-STAT@TX"
                offset="[3]"/>
         <field description="This four-bit field encodes the endpoint address that received or transmitted the previous token"
                format="hex0x"
                id="USB0@USB0-STAT@ENDP"
                offset="[7:4]"/>
      </register>
      <register description="Control register" format="hex0x" id="USB0@USB0-CTL" offset="0x94"
                size="1">
         <field description="USB Enable" format="enum" enum="d1e134690"
                id="USB0@USB0-CTL@USBENSOFEN"
                offset="[0]"/>
         <field description="Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank"
                format="hex0x"
                id="USB0@USB0-CTL@ODDRST"
                offset="[1]"/>
         <field description="When set to 1 this bit enables the USB Module to execute resume signaling"
                format="hex0x"
                id="USB0@USB0-CTL@RESUME"
                offset="[2]"/>
         <field description="When set to 1, this bit enables the USB Module to operate in Host mode"
                format="hex0x"
                id="USB0@USB0-CTL@HOSTMODEEN"
                offset="[3]"/>
         <field description="Setting this bit enables the USB Module to generate USB reset signaling"
                format="hex0x"
                id="USB0@USB0-CTL@RESET"
                offset="[4]"/>
         <field description="In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token"
                format="hex0x"
                id="USB0@USB0-CTL@TXSUSPENDTOKENBUSY"
                offset="[5]"/>
         <field description="Live USB Single Ended Zero signal" format="hex0x"
                id="USB0@USB0-CTL@SE0"
                offset="[6]"/>
         <field description="Live USB differential receiver JSTATE signal" format="hex0x"
                id="USB0@USB0-CTL@JSTATE"
                offset="[7]"/>
      </register>
      <register description="Address register" format="hex0x" id="USB0@USB0-ADDR" offset="0x98"
                size="1">
         <field description="USB Address" format="hex0x" id="USB0@USB0-ADDR@ADDR"
                offset="[6:0]"/>
         <field description="Low Speed Enable bit" format="hex0x" id="USB0@USB0-ADDR@LSEN"
                offset="[7]"/>
      </register>
      <register description="BDT Page Register 1" format="hex0x" id="USB0@USB0-BDTPAGE1"
                offset="0x9c"
                size="1">
         <field description="Provides address bits 15 through 9 of the BDT base address."
                format="hex0x"
                id="USB0@USB0-BDTPAGE1@BDTBA"
                offset="[7:1]"/>
      </register>
      <register description="Frame Number Register Low" format="hex0x" id="USB0@USB0-FRMNUML"
                offset="0xa0"
                size="1">
         <field description="This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory"
                format="hex0x"
                id="USB0@USB0-FRMNUML@FRM"
                offset="[7:0]"/>
      </register>
      <register description="Frame Number Register High" format="hex0x" id="USB0@USB0-FRMNUMH"
                offset="0xa4"
                size="1">
         <field description="This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory"
                format="hex0x"
                id="USB0@USB0-FRMNUMH@FRM"
                offset="[2:0]"/>
      </register>
      <register description="Token register" format="hex0x" id="USB0@USB0-TOKEN" offset="0xa8"
                size="1">
         <field description="Holds the Endpoint address for the token command" format="hex0x"
                id="USB0@USB0-TOKEN@TOKENENDPT"
                offset="[3:0]"/>
         <field description="Contains the token type executed by the USB module." format="enum"
                enum="d1e135112"
                id="USB0@USB0-TOKEN@TOKENPID"
                offset="[7:4]"/>
      </register>
      <register description="SOF Threshold Register" format="hex0x" id="USB0@USB0-SOFTHLD"
                offset="0xac"
                size="1">
         <field description="Represents the SOF count threshold in byte times." format="hex0x"
                id="USB0@USB0-SOFTHLD@CNT"
                offset="[7:0]"/>
      </register>
      <register description="BDT Page Register 2" format="hex0x" id="USB0@USB0-BDTPAGE2"
                offset="0xb0"
                size="1">
         <field description="Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory"
                format="hex0x"
                id="USB0@USB0-BDTPAGE2@BDTBA"
                offset="[7:0]"/>
      </register>
      <register description="BDT Page Register 3" format="hex0x" id="USB0@USB0-BDTPAGE3"
                offset="0xb4"
                size="1">
         <field description="Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory"
                format="hex0x"
                id="USB0@USB0-BDTPAGE3@BDTBA"
                offset="[7:0]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT0"
                offset="0xc0"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT0@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT0@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT0@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT0@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT0@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT0@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT0@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT1"
                offset="0xc4"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT1@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT1@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT1@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT1@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT1@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT1@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT1@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT2"
                offset="0xc8"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT2@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT2@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT2@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT2@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT2@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT2@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT2@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT3"
                offset="0xcc"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT3@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT3@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT3@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT3@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT3@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT3@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT3@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT4"
                offset="0xd0"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT4@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT4@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT4@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT4@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT4@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT4@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT4@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT5"
                offset="0xd4"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT5@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT5@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT5@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT5@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT5@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT5@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT5@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT6"
                offset="0xd8"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT6@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT6@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT6@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT6@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT6@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT6@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT6@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT7"
                offset="0xdc"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT7@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT7@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT7@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT7@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT7@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT7@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT7@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT8"
                offset="0xe0"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT8@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT8@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT8@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT8@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT8@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT8@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT8@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT9"
                offset="0xe4"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT9@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT9@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT9@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT9@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT9@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT9@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT9@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT10"
                offset="0xe8"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT10@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT10@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT10@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT10@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT10@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT10@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT10@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT11"
                offset="0xec"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT11@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT11@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT11@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT11@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT11@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT11@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT11@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT12"
                offset="0xf0"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT12@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT12@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT12@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT12@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT12@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT12@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT12@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT13"
                offset="0xf4"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT13@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT13@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT13@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT13@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT13@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT13@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT13@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT14"
                offset="0xf8"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT14@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT14@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT14@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT14@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT14@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT14@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT14@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="Endpoint Control register" format="hex0x" id="USB0@USB0-ENDPT15"
                offset="0xfc"
                size="1">
         <field description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
                format="hex0x"
                id="USB0@USB0-ENDPT15@EPHSHK"
                offset="[0]"/>
         <field description="When set this bit indicates that the endpoint is called"
                format="hex0x"
                id="USB0@USB0-ENDPT15@EPSTALL"
                offset="[1]"/>
         <field description="This bit, when set, enables the endpoint for TX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT15@EPTXEN"
                offset="[2]"/>
         <field description="This bit, when set, enables the endpoint for RX transfers."
                format="hex0x"
                id="USB0@USB0-ENDPT15@EPRXEN"
                offset="[3]"/>
         <field description="This bit, when set, disables control (SETUP) transfers"
                format="hex0x"
                id="USB0@USB0-ENDPT15@EPCTLDIS"
                offset="[4]"/>
         <field description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT15@RETRYDIS"
                offset="[6]"/>
         <field description="This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
                format="hex0x"
                id="USB0@USB0-ENDPT15@HOSTWOHUB"
                offset="[7]"/>
      </register>
      <register description="USB Control register" format="hex0x" id="USB0@USB0-USBCTRL"
                offset="0x100"
                size="1">
         <field description="Enables the weak pulldowns on the USB transceiver." format="enum"
                enum="d1e135501"
                id="USB0@USB0-USBCTRL@PDE"
                offset="[6]"/>
         <field description="Places the USB transceiver into the suspend state." format="enum"
                enum="d1e135547"
                id="USB0@USB0-USBCTRL@SUSP"
                offset="[7]"/>
      </register>
      <register description="USB OTG Observe register" format="hex0x" id="USB0@USB0-OBSERVE"
                offset="0x104"
                readOnly="true"
                size="1">
         <field description="Provides observability of the D- Pulldown . signal output from the USB OTG module"
                format="enum"
                enum="d1e135621"
                id="USB0@USB0-OBSERVE@DMPD"
                offset="[4]"/>
         <field description="Provides observability of the D+ Pulldown . signal output from the USB OTG module"
                format="enum"
                enum="d1e135667"
                id="USB0@USB0-OBSERVE@DPPD"
                offset="[6]"/>
         <field description="Provides observability of the D+ Pullup . signal output from the USB OTG module"
                format="enum"
                enum="d1e135713"
                id="USB0@USB0-OBSERVE@DPPU"
                offset="[7]"/>
      </register>
      <register description="USB OTG Control register" format="hex0x" id="USB0@USB0-CONTROL"
                offset="0x108"
                size="1">
         <field description="Provides control of the DP Pullup in the USB OTG module, if USB is configured in non-OTG device mode"
                format="enum"
                enum="d1e135787"
                id="USB0@USB0-CONTROL@DPPULLUPNONOTG"
                offset="[4]"/>
      </register>
      <register description="USB Transceiver Control Register 0" format="hex0x"
                id="USB0@USB0-USBTRC0"
                offset="0x10c"
                size="1">
         <field description="USB Asynchronous Interrupt" format="enum" enum="d1e135861"
                id="USB0@USB0-USBTRC0@USB-RESUME-INT"
                offset="[0]"/>
         <field description="Synchronous USB Interrupt Detect" format="enum" enum="d1e135907"
                id="USB0@USB0-USBTRC0@SYNC-DET"
                offset="[1]"/>
         <field description="Asynchronous Resume Interrupt Enable" format="enum"
                enum="d1e135953"
                id="USB0@USB0-USBTRC0@USBRESMEN"
                offset="[5]"/>
         <field description="USB Reset" format="enum" enum="d1e135999"
                id="USB0@USB0-USBTRC0@USBRESET"
                offset="[7]"/>
      </register>
      <register description="Frame Adjust Register" format="hex0x" id="USB0@USB0-USBFRMADJUST"
                offset="0x114"
                size="1">
         <field description="Frame Adjustment" format="hex0x" id="USB0@USB0-USBFRMADJUST@ADJ"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4"
               description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)"
               id="CMP0"
               size="0x9">
      <register description="CMP Control Register 0" format="hex0x" id="CMP0@CMP0-CR0"
                offset="0x0"
                size="1">
         <field description="Comparator hard block hysteresis control" format="enum"
                enum="d1e136159"
                id="CMP0@CMP0-CR0@HYSTCTR"
                offset="[1:0]"/>
         <field description="Filter Sample Count" format="enum" enum="d1e136229"
                id="CMP0@CMP0-CR0@FILTER-CNT"
                offset="[6:4]"/>
      </register>
      <register description="CMP Control Register 1" format="hex0x" id="CMP0@CMP0-CR1"
                offset="0x1"
                size="1">
         <field description="Comparator Module Enable" format="enum" enum="d1e136376"
                id="CMP0@CMP0-CR1@EN"
                offset="[0]"/>
         <field description="Comparator Output Pin Enable" format="enum" enum="d1e136422"
                id="CMP0@CMP0-CR1@OPE"
                offset="[1]"/>
         <field description="Comparator Output Select" format="enum" enum="d1e136468"
                id="CMP0@CMP0-CR1@COS"
                offset="[2]"/>
         <field description="Comparator INVERT" format="enum" enum="d1e136514"
                id="CMP0@CMP0-CR1@INV"
                offset="[3]"/>
         <field description="Power Mode Select" format="enum" enum="d1e136560"
                id="CMP0@CMP0-CR1@PMODE"
                offset="[4]"/>
         <field description="Trigger Mode Enable" format="enum" enum="d1e136607"
                id="CMP0@CMP0-CR1@TRIGM"
                offset="[5]"/>
         <field description="Windowing Enable" format="enum" enum="d1e136653"
                id="CMP0@CMP0-CR1@WE"
                offset="[6]"/>
         <field description="Sample Enable" format="enum" enum="d1e136699"
                id="CMP0@CMP0-CR1@SE"
                offset="[7]"/>
      </register>
      <register description="CMP Filter Period Register" format="hex0x" id="CMP0@CMP0-FPR"
                offset="0x2"
                size="1">
         <field description="Filter Sample Period" format="hex0x" id="CMP0@CMP0-FPR@FILT-PER"
                offset="[7:0]"/>
      </register>
      <register description="CMP Status and Control Register" format="hex0x" id="CMP0@CMP0-SCR"
                offset="0x3"
                size="1">
         <field description="Analog Comparator Output" format="hex0x" id="CMP0@CMP0-SCR@COUT"
                offset="[0]"/>
         <field description="Analog Comparator Flag Falling" format="enum" enum="d1e136837"
                id="CMP0@CMP0-SCR@CFF"
                offset="[1]"/>
         <field description="Analog Comparator Flag Rising" format="enum" enum="d1e136883"
                id="CMP0@CMP0-SCR@CFR"
                offset="[2]"/>
         <field description="Comparator Interrupt Enable Falling" format="enum"
                enum="d1e136929"
                id="CMP0@CMP0-SCR@IEF"
                offset="[3]"/>
         <field description="Comparator Interrupt Enable Rising" format="enum" enum="d1e136975"
                id="CMP0@CMP0-SCR@IER"
                offset="[4]"/>
         <field description="DMA Enable Control" format="enum" enum="d1e137022"
                id="CMP0@CMP0-SCR@DMAEN"
                offset="[6]"/>
      </register>
      <register description="DAC Control Register" format="hex0x" id="CMP0@CMP0-DACCR"
                offset="0x4"
                size="1">
         <field description="DAC Output Voltage Select" format="hex0x"
                id="CMP0@CMP0-DACCR@VOSEL"
                offset="[5:0]"/>
         <field description="Supply Voltage Reference Source Select" format="enum"
                enum="d1e137114"
                id="CMP0@CMP0-DACCR@VRSEL"
                offset="[6]"/>
         <field description="DAC Enable" format="enum" enum="d1e137160"
                id="CMP0@CMP0-DACCR@DACEN"
                offset="[7]"/>
      </register>
      <register description="MUX Control Register" format="hex0x" id="CMP0@CMP0-MUXCR"
                offset="0x5"
                size="1">
         <field description="Minus Input Mux Control" format="enum" enum="d1e137235"
                id="CMP0@CMP0-MUXCR@MSEL"
                offset="[2:0]"/>
         <field description="Plus Input Mux Control" format="enum" enum="d1e137354"
                id="CMP0@CMP0-MUXCR@PSEL"
                offset="[5:3]"/>
         <field description="Pass Through Mode Enable" format="enum" enum="d1e137473"
                id="CMP0@CMP0-MUXCR@PSTM"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Serial Peripheral Interface" id="SPI0" size="0xb">
      <register description="SPI control register 1" format="hex0x" id="SPI0@SPI0-C1"
                offset="0x0"
                size="1">
         <field description="LSB first (shifter direction)" format="enum" enum="d1e137590"
                id="SPI0@SPI0-C1@LSBFE"
                offset="[0]"/>
         <field description="Slave select output enable" format="enum" enum="d1e137636"
                id="SPI0@SPI0-C1@SSOE"
                offset="[1]"/>
         <field description="Clock phase" format="enum" enum="d1e137682" id="SPI0@SPI0-C1@CPHA"
                offset="[2]"/>
         <field description="Clock polarity" format="enum" enum="d1e137728"
                id="SPI0@SPI0-C1@CPOL"
                offset="[3]"/>
         <field description="Master/slave mode select" format="enum" enum="d1e137774"
                id="SPI0@SPI0-C1@MSTR"
                offset="[4]"/>
         <field description="SPI transmit interrupt enable" format="enum" enum="d1e137821"
                id="SPI0@SPI0-C1@SPTIE"
                offset="[5]"/>
         <field description="SPI system enable" format="enum" enum="d1e137867"
                id="SPI0@SPI0-C1@SPE"
                offset="[6]"/>
         <field description="SPI interrupt enable: for SPRF and MODF" format="enum"
                enum="d1e137913"
                id="SPI0@SPI0-C1@SPIE"
                offset="[7]"/>
      </register>
      <register description="SPI control register 2" format="hex0x" id="SPI0@SPI0-C2"
                offset="0x1"
                size="1">
         <field description="SPI pin control 0" format="enum" enum="d1e137987"
                id="SPI0@SPI0-C2@SPC0"
                offset="[0]"/>
         <field description="SPI stop in wait mode" format="enum" enum="d1e138033"
                id="SPI0@SPI0-C2@SPISWAI"
                offset="[1]"/>
         <field description="Receive DMA enable" format="enum" enum="d1e138079"
                id="SPI0@SPI0-C2@RXDMAE"
                offset="[2]"/>
         <field description="Bidirectional mode output enable" format="enum" enum="d1e138125"
                id="SPI0@SPI0-C2@BIDIROE"
                offset="[3]"/>
         <field description="Master mode-fault function enable" format="enum" enum="d1e138171"
                id="SPI0@SPI0-C2@MODFEN"
                offset="[4]"/>
         <field description="Transmit DMA enable" format="enum" enum="d1e138218"
                id="SPI0@SPI0-C2@TXDMAE"
                offset="[5]"/>
         <field description="SPI match interrupt enable" format="enum" enum="d1e138264"
                id="SPI0@SPI0-C2@SPMIE"
                offset="[7]"/>
      </register>
      <register description="SPI baud rate register" format="hex0x" id="SPI0@SPI0-BR"
                offset="0x2"
                size="1">
         <field description="SPI baud rate divisor" format="enum" enum="d1e138338"
                id="SPI0@SPI0-BR@SPR"
                offset="[3:0]"/>
         <field description="SPI baud rate prescale divisor" format="enum" enum="d1e138469"
                id="SPI0@SPI0-BR@SPPR"
                offset="[6:4]"/>
      </register>
      <register description="SPI status register" format="hex0x" id="SPI0@SPI0-S" offset="0x3"
                size="1">
         <field description="Master mode fault flag" format="enum" enum="d1e138616"
                id="SPI0@SPI0-S@MODF"
                offset="[4]"/>
         <field description="SPI transmit buffer empty flag" format="enum" enum="d1e138662"
                id="SPI0@SPI0-S@SPTEF"
                offset="[5]"/>
         <field description="SPI match flag" format="enum" enum="d1e138708"
                id="SPI0@SPI0-S@SPMF"
                offset="[6]"/>
         <field description="SPI read buffer full flag" format="enum" enum="d1e138754"
                id="SPI0@SPI0-S@SPRF"
                offset="[7]"/>
      </register>
      <register description="SPI data register" format="hex0x" id="SPI0@SPI0-D" offset="0x5"
                size="1">
         <field description="Data (low byte)" format="hex0x" id="SPI0@SPI0-D@Bits"
                offset="[7:0]"/>
      </register>
      <register description="SPI match register" format="hex0x" id="SPI0@SPI0-M" offset="0x7"
                size="1">
         <field description="Hardware compare value (low byte)" format="hex0x"
                id="SPI0@SPI0-M@Bits"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Serial Peripheral Interface" id="SPI1" size="0xb">
      <register description="SPI control register 1" format="hex0x" id="SPI1@SPI1-C1"
                offset="0x0"
                size="1">
         <field description="LSB first (shifter direction)" format="enum" enum="d1e138965"
                id="SPI1@SPI1-C1@LSBFE"
                offset="[0]"/>
         <field description="Slave select output enable" format="enum" enum="d1e139011"
                id="SPI1@SPI1-C1@SSOE"
                offset="[1]"/>
         <field description="Clock phase" format="enum" enum="d1e139057" id="SPI1@SPI1-C1@CPHA"
                offset="[2]"/>
         <field description="Clock polarity" format="enum" enum="d1e139103"
                id="SPI1@SPI1-C1@CPOL"
                offset="[3]"/>
         <field description="Master/slave mode select" format="enum" enum="d1e139149"
                id="SPI1@SPI1-C1@MSTR"
                offset="[4]"/>
         <field description="SPI transmit interrupt enable" format="enum" enum="d1e139196"
                id="SPI1@SPI1-C1@SPTIE"
                offset="[5]"/>
         <field description="SPI system enable" format="enum" enum="d1e139242"
                id="SPI1@SPI1-C1@SPE"
                offset="[6]"/>
         <field description="SPI interrupt enable: for SPRF and MODF" format="enum"
                enum="d1e139288"
                id="SPI1@SPI1-C1@SPIE"
                offset="[7]"/>
      </register>
      <register description="SPI control register 2" format="hex0x" id="SPI1@SPI1-C2"
                offset="0x1"
                size="1">
         <field description="SPI pin control 0" format="enum" enum="d1e139362"
                id="SPI1@SPI1-C2@SPC0"
                offset="[0]"/>
         <field description="SPI stop in wait mode" format="enum" enum="d1e139408"
                id="SPI1@SPI1-C2@SPISWAI"
                offset="[1]"/>
         <field description="Receive DMA enable" format="enum" enum="d1e139454"
                id="SPI1@SPI1-C2@RXDMAE"
                offset="[2]"/>
         <field description="Bidirectional mode output enable" format="enum" enum="d1e139500"
                id="SPI1@SPI1-C2@BIDIROE"
                offset="[3]"/>
         <field description="Master mode-fault function enable" format="enum" enum="d1e139546"
                id="SPI1@SPI1-C2@MODFEN"
                offset="[4]"/>
         <field description="Transmit DMA enable" format="enum" enum="d1e139593"
                id="SPI1@SPI1-C2@TXDMAE"
                offset="[5]"/>
         <field description="SPI match interrupt enable" format="enum" enum="d1e139639"
                id="SPI1@SPI1-C2@SPMIE"
                offset="[7]"/>
      </register>
      <register description="SPI baud rate register" format="hex0x" id="SPI1@SPI1-BR"
                offset="0x2"
                size="1">
         <field description="SPI baud rate divisor" format="enum" enum="d1e139713"
                id="SPI1@SPI1-BR@SPR"
                offset="[3:0]"/>
         <field description="SPI baud rate prescale divisor" format="enum" enum="d1e139844"
                id="SPI1@SPI1-BR@SPPR"
                offset="[6:4]"/>
      </register>
      <register description="SPI status register" format="hex0x" id="SPI1@SPI1-S" offset="0x3"
                size="1">
         <field description="Master mode fault flag" format="enum" enum="d1e139991"
                id="SPI1@SPI1-S@MODF"
                offset="[4]"/>
         <field description="SPI transmit buffer empty flag" format="enum" enum="d1e140037"
                id="SPI1@SPI1-S@SPTEF"
                offset="[5]"/>
         <field description="SPI match flag" format="enum" enum="d1e140083"
                id="SPI1@SPI1-S@SPMF"
                offset="[6]"/>
         <field description="SPI read buffer full flag" format="enum" enum="d1e140129"
                id="SPI1@SPI1-S@SPRF"
                offset="[7]"/>
      </register>
      <register description="SPI data register" format="hex0x" id="SPI1@SPI1-D" offset="0x5"
                size="1">
         <field description="Data (low byte)" format="hex0x" id="SPI1@SPI1-D@Bits"
                offset="[7:0]"/>
      </register>
      <register description="SPI match register" format="hex0x" id="SPI1@SPI1-M" offset="0x7"
                size="1">
         <field description="Hardware compare value (low byte)" format="hex0x"
                id="SPI1@SPI1-M@Bits"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Low leakage wakeup unit" id="LLWU" size="0xd">
      <register description="LLWU Pin Enable 1 register" format="hex0x" id="LLWU@LLWU-PE1"
                offset="0x0"
                size="1">
         <field description="Wakeup Pin Enable For LLWU_P0" format="enum" enum="d1e140336"
                id="LLWU@LLWU-PE1@WUPE0"
                offset="[1:0]"/>
         <field description="Wakeup Pin Enable For LLWU_P1" format="enum" enum="d1e140406"
                id="LLWU@LLWU-PE1@WUPE1"
                offset="[3:2]"/>
         <field description="Wakeup Pin Enable For LLWU_P2" format="enum" enum="d1e140476"
                id="LLWU@LLWU-PE1@WUPE2"
                offset="[5:4]"/>
         <field description="Wakeup Pin Enable For LLWU_P3" format="enum" enum="d1e140546"
                id="LLWU@LLWU-PE1@WUPE3"
                offset="[7:6]"/>
      </register>
      <register description="LLWU Pin Enable 2 register" format="hex0x" id="LLWU@LLWU-PE2"
                offset="0x1"
                size="1">
         <field description="Wakeup Pin Enable For LLWU_P4" format="enum" enum="d1e140644"
                id="LLWU@LLWU-PE2@WUPE4"
                offset="[1:0]"/>
         <field description="Wakeup Pin Enable For LLWU_P5" format="enum" enum="d1e140714"
                id="LLWU@LLWU-PE2@WUPE5"
                offset="[3:2]"/>
         <field description="Wakeup Pin Enable For LLWU_P6" format="enum" enum="d1e140784"
                id="LLWU@LLWU-PE2@WUPE6"
                offset="[5:4]"/>
         <field description="Wakeup Pin Enable For LLWU_P7" format="enum" enum="d1e140854"
                id="LLWU@LLWU-PE2@WUPE7"
                offset="[7:6]"/>
      </register>
      <register description="LLWU Pin Enable 3 register" format="hex0x" id="LLWU@LLWU-PE3"
                offset="0x2"
                size="1">
         <field description="Wakeup Pin Enable For LLWU_P8" format="enum" enum="d1e140952"
                id="LLWU@LLWU-PE3@WUPE8"
                offset="[1:0]"/>
         <field description="Wakeup Pin Enable For LLWU_P9" format="enum" enum="d1e141022"
                id="LLWU@LLWU-PE3@WUPE9"
                offset="[3:2]"/>
         <field description="Wakeup Pin Enable For LLWU_P10" format="enum" enum="d1e141092"
                id="LLWU@LLWU-PE3@WUPE10"
                offset="[5:4]"/>
         <field description="Wakeup Pin Enable For LLWU_P11" format="enum" enum="d1e141162"
                id="LLWU@LLWU-PE3@WUPE11"
                offset="[7:6]"/>
      </register>
      <register description="LLWU Pin Enable 4 register" format="hex0x" id="LLWU@LLWU-PE4"
                offset="0x3"
                size="1">
         <field description="Wakeup Pin Enable For LLWU_P12" format="enum" enum="d1e141260"
                id="LLWU@LLWU-PE4@WUPE12"
                offset="[1:0]"/>
         <field description="Wakeup Pin Enable For LLWU_P13" format="enum" enum="d1e141330"
                id="LLWU@LLWU-PE4@WUPE13"
                offset="[3:2]"/>
         <field description="Wakeup Pin Enable For LLWU_P14" format="enum" enum="d1e141400"
                id="LLWU@LLWU-PE4@WUPE14"
                offset="[5:4]"/>
         <field description="Wakeup Pin Enable For LLWU_P15" format="enum" enum="d1e141470"
                id="LLWU@LLWU-PE4@WUPE15"
                offset="[7:6]"/>
      </register>
      <register description="LLWU Module Enable register" format="hex0x" id="LLWU@LLWU-ME"
                offset="0x4"
                size="1">
         <field description="Wakeup Module Enable For Module 0" format="enum" enum="d1e141568"
                id="LLWU@LLWU-ME@WUME0"
                offset="[0]"/>
         <field description="Wakeup Module Enable for Module 1" format="enum" enum="d1e141614"
                id="LLWU@LLWU-ME@WUME1"
                offset="[1]"/>
         <field description="Wakeup Module Enable For Module 2" format="enum" enum="d1e141660"
                id="LLWU@LLWU-ME@WUME2"
                offset="[2]"/>
         <field description="Wakeup Module Enable For Module 3" format="enum" enum="d1e141706"
                id="LLWU@LLWU-ME@WUME3"
                offset="[3]"/>
         <field description="Wakeup Module Enable For Module 4" format="enum" enum="d1e141752"
                id="LLWU@LLWU-ME@WUME4"
                offset="[4]"/>
         <field description="Wakeup Module Enable For Module 5" format="enum" enum="d1e141799"
                id="LLWU@LLWU-ME@WUME5"
                offset="[5]"/>
         <field description="Wakeup Module Enable For Module 6" format="enum" enum="d1e141845"
                id="LLWU@LLWU-ME@WUME6"
                offset="[6]"/>
         <field description="Wakeup Module Enable For Module 7" format="enum" enum="d1e141891"
                id="LLWU@LLWU-ME@WUME7"
                offset="[7]"/>
      </register>
      <register description="LLWU Flag 1 register" format="hex0x" id="LLWU@LLWU-F1"
                offset="0x5"
                size="1">
         <field description="Wakeup Flag For LLWU_P0" format="enum" enum="d1e141966"
                id="LLWU@LLWU-F1@WUF0"
                offset="[0]"/>
         <field description="Wakeup Flag For LLWU_P1" format="enum" enum="d1e142012"
                id="LLWU@LLWU-F1@WUF1"
                offset="[1]"/>
         <field description="Wakeup Flag For LLWU_P2" format="enum" enum="d1e142058"
                id="LLWU@LLWU-F1@WUF2"
                offset="[2]"/>
         <field description="Wakeup Flag For LLWU_P3" format="enum" enum="d1e142104"
                id="LLWU@LLWU-F1@WUF3"
                offset="[3]"/>
         <field description="Wakeup Flag For LLWU_P4" format="enum" enum="d1e142150"
                id="LLWU@LLWU-F1@WUF4"
                offset="[4]"/>
         <field description="Wakeup Flag For LLWU_P5" format="enum" enum="d1e142197"
                id="LLWU@LLWU-F1@WUF5"
                offset="[5]"/>
         <field description="Wakeup Flag For LLWU_P6" format="enum" enum="d1e142243"
                id="LLWU@LLWU-F1@WUF6"
                offset="[6]"/>
         <field description="Wakeup Flag For LLWU_P7" format="enum" enum="d1e142289"
                id="LLWU@LLWU-F1@WUF7"
                offset="[7]"/>
      </register>
      <register description="LLWU Flag 2 register" format="hex0x" id="LLWU@LLWU-F2"
                offset="0x6"
                size="1">
         <field description="Wakeup Flag For LLWU_P8" format="enum" enum="d1e142363"
                id="LLWU@LLWU-F2@WUF8"
                offset="[0]"/>
         <field description="Wakeup Flag For LLWU_P9" format="enum" enum="d1e142409"
                id="LLWU@LLWU-F2@WUF9"
                offset="[1]"/>
         <field description="Wakeup Flag For LLWU_P10" format="enum" enum="d1e142455"
                id="LLWU@LLWU-F2@WUF10"
                offset="[2]"/>
         <field description="Wakeup Flag For LLWU_P11" format="enum" enum="d1e142501"
                id="LLWU@LLWU-F2@WUF11"
                offset="[3]"/>
         <field description="Wakeup Flag For LLWU_P12" format="enum" enum="d1e142547"
                id="LLWU@LLWU-F2@WUF12"
                offset="[4]"/>
         <field description="Wakeup Flag For LLWU_P13" format="enum" enum="d1e142594"
                id="LLWU@LLWU-F2@WUF13"
                offset="[5]"/>
         <field description="Wakeup Flag For LLWU_P14" format="enum" enum="d1e142640"
                id="LLWU@LLWU-F2@WUF14"
                offset="[6]"/>
         <field description="Wakeup Flag For LLWU_P15" format="enum" enum="d1e142686"
                id="LLWU@LLWU-F2@WUF15"
                offset="[7]"/>
      </register>
      <register description="LLWU Flag 3 register" format="hex0x" id="LLWU@LLWU-F3"
                offset="0x7"
                readOnly="true"
                size="1">
         <field description="Wakeup flag For module 0" format="enum" enum="d1e142760"
                id="LLWU@LLWU-F3@MWUF0"
                offset="[0]"/>
         <field description="Wakeup flag For module 1" format="enum" enum="d1e142806"
                id="LLWU@LLWU-F3@MWUF1"
                offset="[1]"/>
         <field description="Wakeup flag For module 2" format="enum" enum="d1e142852"
                id="LLWU@LLWU-F3@MWUF2"
                offset="[2]"/>
         <field description="Wakeup flag For module 3" format="enum" enum="d1e142898"
                id="LLWU@LLWU-F3@MWUF3"
                offset="[3]"/>
         <field description="Wakeup flag For module 4" format="enum" enum="d1e142944"
                id="LLWU@LLWU-F3@MWUF4"
                offset="[4]"/>
         <field description="Wakeup flag For module 5" format="enum" enum="d1e142991"
                id="LLWU@LLWU-F3@MWUF5"
                offset="[5]"/>
         <field description="Wakeup flag For module 6" format="enum" enum="d1e143037"
                id="LLWU@LLWU-F3@MWUF6"
                offset="[6]"/>
         <field description="Wakeup flag For module 7" format="enum" enum="d1e143083"
                id="LLWU@LLWU-F3@MWUF7"
                offset="[7]"/>
      </register>
      <register description="LLWU Pin Filter 1 register" format="hex0x" id="LLWU@LLWU-FILT1"
                offset="0x8"
                size="1">
         <field description="Filter Pin Select" format="enum" enum="d1e143157"
                id="LLWU@LLWU-FILT1@FILTSEL"
                offset="[3:0]"/>
         <field description="Digital Filter On External Pin" format="enum" enum="d1e143203"
                id="LLWU@LLWU-FILT1@FILTE"
                offset="[6:5]"/>
         <field description="Filter Detect Flag" format="enum" enum="d1e143273"
                id="LLWU@LLWU-FILT1@FILTF"
                offset="[7]"/>
      </register>
      <register description="LLWU Pin Filter 2 register" format="hex0x" id="LLWU@LLWU-FILT2"
                offset="0x9"
                size="1">
         <field description="Filter Pin Select" format="enum" enum="d1e143347"
                id="LLWU@LLWU-FILT2@FILTSEL"
                offset="[3:0]"/>
         <field description="Digital Filter On External Pin" format="enum" enum="d1e143393"
                id="LLWU@LLWU-FILT2@FILTE"
                offset="[6:5]"/>
         <field description="Filter Detect Flag" format="enum" enum="d1e143463"
                id="LLWU@LLWU-FILT2@FILTF"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Power Management Controller" id="PMC" size="0x6">
      <register description="Low Voltage Detect Status And Control 1 register" format="hex0x"
                id="PMC@PMC-LVDSC1"
                offset="0x0"
                size="1">
         <field description="Low-Voltage Detect Voltage Select" format="enum" enum="d1e143577"
                id="PMC@PMC-LVDSC1@LVDV"
                offset="[1:0]"/>
         <field description="Low-Voltage Detect Reset Enable" format="enum" enum="d1e143623"
                id="PMC@PMC-LVDSC1@LVDRE"
                offset="[4]"/>
         <field description="Low-Voltage Detect Interrupt Enable" format="enum"
                enum="d1e143669"
                id="PMC@PMC-LVDSC1@LVDIE"
                offset="[5]"/>
         <field description="Low-Voltage Detect Acknowledge" format="hex0x"
                id="PMC@PMC-LVDSC1@LVDACK"
                offset="[6]"/>
         <field description="Low-Voltage Detect Flag" format="enum" enum="d1e143733"
                id="PMC@PMC-LVDSC1@LVDF"
                offset="[7]"/>
      </register>
      <register description="Low Voltage Detect Status And Control 2 register" format="hex0x"
                id="PMC@PMC-LVDSC2"
                offset="0x1"
                size="1">
         <field description="Low-Voltage Warning Voltage Select" format="enum" enum="d1e143807"
                id="PMC@PMC-LVDSC2@LVWV"
                offset="[1:0]"/>
         <field description="Low-Voltage Warning Interrupt Enable" format="enum"
                enum="d1e143877"
                id="PMC@PMC-LVDSC2@LVWIE"
                offset="[5]"/>
         <field description="Low-Voltage Warning Acknowledge" format="hex0x"
                id="PMC@PMC-LVDSC2@LVWACK"
                offset="[6]"/>
         <field description="Low-Voltage Warning Flag" format="enum" enum="d1e143941"
                id="PMC@PMC-LVDSC2@LVWF"
                offset="[7]"/>
      </register>
      <register description="Regulator Status And Control register" format="hex0x"
                id="PMC@PMC-REGSC"
                offset="0x2"
                size="1">
         <field description="Bandgap Buffer Enable" format="enum" enum="d1e144015"
                id="PMC@PMC-REGSC@BGBE"
                offset="[0]"/>
         <field description="Regulator In Run Regulation Status" format="enum" enum="d1e144061"
                id="PMC@PMC-REGSC@REGONS"
                offset="[2]"/>
         <field description="Acknowledge Isolation" format="enum" enum="d1e144107"
                id="PMC@PMC-REGSC@ACKISO"
                offset="[3]"/>
         <field description="Bandgap Enable In VLPx Operation" format="enum" enum="d1e144153"
                id="PMC@PMC-REGSC@BGEN"
                offset="[4]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Mode Controller" id="SMC" size="0x7">
      <register description="Power Mode Protection register" format="hex0x" id="SMC@SMC-PMPROT"
                offset="0x0"
                size="1">
         <field description="Allow Very-Low-Leakage Stop Mode" format="enum" enum="d1e144258"
                id="SMC@SMC-PMPROT@AVLLS"
                offset="[1]"/>
         <field description="Allow Low-Leakage Stop Mode" format="enum" enum="d1e144304"
                id="SMC@SMC-PMPROT@ALLS"
                offset="[3]"/>
         <field description="Allow Very-Low-Power Modes" format="enum" enum="d1e144350"
                id="SMC@SMC-PMPROT@AVLP"
                offset="[5]"/>
      </register>
      <register description="Power Mode Control register" format="hex0x" id="SMC@SMC-PMCTRL"
                offset="0x1"
                size="1">
         <field description="Stop Mode Control" format="enum" enum="d1e144424"
                id="SMC@SMC-PMCTRL@STOPM"
                offset="[2:0]"/>
         <field description="Stop Aborted" format="enum" enum="d1e144506"
                id="SMC@SMC-PMCTRL@STOPA"
                offset="[3]"/>
         <field description="Run Mode Control" format="enum" enum="d1e144552"
                id="SMC@SMC-PMCTRL@RUNM"
                offset="[6:5]"/>
      </register>
      <register description="Stop Control Register" format="hex0x" id="SMC@SMC-STOPCTRL"
                offset="0x2"
                size="1">
         <field description="VLLS Mode Control." format="enum" enum="d1e144626"
                id="SMC@SMC-STOPCTRL@VLLSM"
                offset="[2:0]"/>
         <field description="POR Power Option" format="enum" enum="d1e144684"
                id="SMC@SMC-STOPCTRL@PORPO"
                offset="[5]"/>
         <field description="Partial Stop Option" format="enum" enum="d1e144730"
                id="SMC@SMC-STOPCTRL@PSTOPO"
                offset="[7:6]"/>
      </register>
      <register description="Power Mode Status register" format="hex0x" id="SMC@SMC-PMSTAT"
                offset="0x3"
                readOnly="true"
                size="1">
         <field description="When debug is enabled, the PMSTAT will not update to STOP or VLPS When a PSTOP mode is enabled, the PMSTAT will not update to STOP or VLPS"
                format="hex0x"
                id="SMC@SMC-PMSTAT@PMSTAT"
                offset="[6:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Reset Control Module" id="RCM" size="0x9">
      <register description="System Reset Status Register 0" format="hex0x" id="RCM@RCM-SRS0"
                offset="0x0"
                readOnly="true"
                size="1">
         <field description="Low Leakage Wakeup Reset" format="enum" enum="d1e144893"
                id="RCM@RCM-SRS0@WAKEUP"
                offset="[0]"/>
         <field description="Low-Voltage Detect Reset" format="enum" enum="d1e144939"
                id="RCM@RCM-SRS0@LVD"
                offset="[1]"/>
         <field description="Loss-of-Clock Reset" format="enum" enum="d1e144985"
                id="RCM@RCM-SRS0@LOC"
                offset="[2]"/>
         <field description="Loss-of-Lock Reset" format="enum" enum="d1e145031"
                id="RCM@RCM-SRS0@LOL"
                offset="[3]"/>
         <field description="Watchdog" format="enum" enum="d1e145077" id="RCM@RCM-SRS0@WDOG"
                offset="[5]"/>
         <field description="External Reset Pin" format="enum" enum="d1e145124"
                id="RCM@RCM-SRS0@PIN"
                offset="[6]"/>
         <field description="Power-On Reset" format="enum" enum="d1e145170"
                id="RCM@RCM-SRS0@POR"
                offset="[7]"/>
      </register>
      <register description="System Reset Status Register 1" format="hex0x" id="RCM@RCM-SRS1"
                offset="0x1"
                readOnly="true"
                size="1">
         <field description="Core Lockup" format="enum" enum="d1e145244"
                id="RCM@RCM-SRS1@LOCKUP"
                offset="[1]"/>
         <field description="Software" format="enum" enum="d1e145290" id="RCM@RCM-SRS1@SW"
                offset="[2]"/>
         <field description="MDM-AP System Reset Request" format="enum" enum="d1e145336"
                id="RCM@RCM-SRS1@MDM-AP"
                offset="[3]"/>
         <field description="Stop Mode Acknowledge Error Reset" format="enum" enum="d1e145382"
                id="RCM@RCM-SRS1@SACKERR"
                offset="[5]"/>
      </register>
      <register description="Reset Pin Filter Control register" format="hex0x"
                id="RCM@RCM-RPFC"
                offset="0x4"
                size="1">
         <field description="Reset Pin Filter Select in Run and Wait Modes" format="enum"
                enum="d1e145456"
                id="RCM@RCM-RPFC@RSTFLTSRW"
                offset="[1:0]"/>
         <field description="Reset Pin Filter Select in Stop Mode" format="enum"
                enum="d1e145514"
                id="RCM@RCM-RPFC@RSTFLTSS"
                offset="[2]"/>
      </register>
      <register description="Reset Pin Filter Width register" format="hex0x" id="RCM@RCM-RPFW"
                offset="0x5"
                size="1">
         <field description="Reset Pin Filter Bus Clock Select" format="enum" enum="d1e145588"
                id="RCM@RCM-RPFW@RSTFLTSEL"
                offset="[4:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOA"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOA@GPIOA-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e146070"
                id="GPIOA@GPIOA-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOA@GPIOA-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e146144"
                id="GPIOA@GPIOA-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOA@GPIOA-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e146218"
                id="GPIOA@GPIOA-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOA@GPIOA-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e146292"
                id="GPIOA@GPIOA-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOA@GPIOA-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e146366"
                id="GPIOA@GPIOA-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOA@GPIOA-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e146441"
                id="GPIOA@GPIOA-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOB"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOB@GPIOB-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e146550"
                id="GPIOB@GPIOB-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOB@GPIOB-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e146624"
                id="GPIOB@GPIOB-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOB@GPIOB-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e146698"
                id="GPIOB@GPIOB-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOB@GPIOB-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e146772"
                id="GPIOB@GPIOB-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOB@GPIOB-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e146846"
                id="GPIOB@GPIOB-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOB@GPIOB-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e146921"
                id="GPIOB@GPIOB-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOC"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOC@GPIOC-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e147029"
                id="GPIOC@GPIOC-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOC@GPIOC-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e147103"
                id="GPIOC@GPIOC-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOC@GPIOC-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e147177"
                id="GPIOC@GPIOC-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOC@GPIOC-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e147251"
                id="GPIOC@GPIOC-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOC@GPIOC-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e147325"
                id="GPIOC@GPIOC-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOC@GPIOC-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e147400"
                id="GPIOC@GPIOC-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOD"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOD@GPIOD-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e147517"
                id="GPIOD@GPIOD-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOD@GPIOD-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e147591"
                id="GPIOD@GPIOD-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOD@GPIOD-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e147665"
                id="GPIOD@GPIOD-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOD@GPIOD-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e147739"
                id="GPIOD@GPIOD-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOD@GPIOD-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e147813"
                id="GPIOD@GPIOD-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOD@GPIOD-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e147888"
                id="GPIOD@GPIOD-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOE"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="GPIOE@GPIOE-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e147996"
                id="GPIOE@GPIOE-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOE@GPIOE-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e148070"
                id="GPIOE@GPIOE-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOE@GPIOE-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e148144"
                id="GPIOE@GPIOE-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOE@GPIOE-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e148218"
                id="GPIOE@GPIOE-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOE@GPIOE-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e148292"
                id="GPIOE@GPIOE-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOE@GPIOE-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e148367"
                id="GPIOE@GPIOE-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Control Block" id="SystemControl"
               size="0xd34">
      <register description="Auxiliary Control Register," format="hex0x"
                id="SystemControl@SCB-ACTLR"
                offset="0x8"
                readOnly="true"
                size="4"/>
      <register description="CPUID Base Register" format="hex0x" id="SystemControl@SCB-CPUID"
                offset="0xd00"
                readOnly="true"
                size="4">
         <field description="Minor revision number m in the rnpm revision status"
                format="hex0x"
                id="SystemControl@SCB-CPUID@REVISION"
                offset="[3:0]"/>
         <field description="Indicates part number" format="hex0x"
                id="SystemControl@SCB-CPUID@PARTNO"
                offset="[15:4]"/>
         <field description="Indicates the architecture" format="hex0x"
                id="SystemControl@SCB-CPUID@ARCHITECTURE"
                offset="[19:16]"/>
         <field description="Major revision number n in the npm revision status" format="hex0x"
                id="SystemControl@SCB-CPUID@VARIANT"
                offset="[23:20]"/>
         <field description="Implementer code" format="hex0x"
                id="SystemControl@SCB-CPUID@IMPLEMENTER"
                offset="[31:24]"/>
      </register>
      <register description="Interrupt Control and State Register" format="hex0x"
                id="SystemControl@SCB-ICSR"
                offset="0xd04"
                size="4">
         <field description="Exception number of the highest priority pending enabled exception"
                format="hex0x"
                id="SystemControl@SCB-ICSR@VECTPENDING"
                offset="[17:12]"/>
         <field description="SysTick exception clear-pending bit" format="enum"
                enum="d1e148633"
                id="SystemControl@SCB-ICSR@PENDSTCLR"
                offset="[25]"/>
         <field description="SysTick exception set-pending bit" format="enum" enum="d1e148679"
                id="SystemControl@SCB-ICSR@PENDSTSET"
                offset="[26]"/>
         <field description="PendSV clear-pending bit" format="enum" enum="d1e148725"
                id="SystemControl@SCB-ICSR@PENDSVCLR"
                offset="[27]"/>
         <field description="PendSV set-pending bit" format="enum" enum="d1e148771"
                id="SystemControl@SCB-ICSR@PENDSVSET"
                offset="[28]"/>
         <field description="NMI set-pending bit" format="enum" enum="d1e148818"
                id="SystemControl@SCB-ICSR@NMIPENDSET"
                offset="[31]"/>
      </register>
      <register description="Vector Table Offset Register" format="hex0x"
                id="SystemControl@SCB-VTOR"
                offset="0xd08"
                size="4">
         <field description="Vector table base offset" format="hex0x"
                id="SystemControl@SCB-VTOR@TBLOFF"
                offset="[31:7]"/>
      </register>
      <register description="Application Interrupt and Reset Control Register" format="hex0x"
                id="SystemControl@SCB-AIRCR"
                offset="0xd0c"
                size="4">
         <field description="Reserved for Debug use" format="hex0x"
                id="SystemControl@SCB-AIRCR@VECTCLRACTIVE"
                offset="[1]"/>
         <field description="System reset request" format="enum" enum="d1e148956"
                id="SystemControl@SCB-AIRCR@SYSRESETREQ"
                offset="[2]"/>
         <field description="Data endianness bit" format="enum" enum="d1e149002"
                id="SystemControl@SCB-AIRCR@ENDIANNESS"
                offset="[15]"/>
         <field description="Register key" format="hex0x" id="SystemControl@SCB-AIRCR@VECTKEY"
                offset="[31:16]"/>
      </register>
      <register description="System Control Register" format="hex0x" id="SystemControl@SCB-SCR"
                offset="0xd10"
                size="4">
         <field description="Indicates sleep-on-exit when returning from Handler mode to Thread mode"
                format="enum"
                enum="d1e149095"
                id="SystemControl@SCB-SCR@SLEEPONEXIT"
                offset="[1]"/>
         <field description="Controls whether the processor uses sleep or deep sleep as its low power mode"
                format="enum"
                enum="d1e149141"
                id="SystemControl@SCB-SCR@SLEEPDEEP"
                offset="[2]"/>
         <field description="Send Event on Pending bit" format="enum" enum="d1e149187"
                id="SystemControl@SCB-SCR@SEVONPEND"
                offset="[4]"/>
      </register>
      <register description="Configuration and Control Register" format="hex0x"
                id="SystemControl@SCB-CCR"
                offset="0xd14"
                readOnly="true"
                size="4">
         <field description="Always reads as one, indicates that all unaligned accesses generate a HardFault"
                format="hex0x"
                id="SystemControl@SCB-CCR@UNALIGN-TRP"
                offset="[3]"/>
         <field description="Indicates stack alignment on exception entry" format="hex0x"
                id="SystemControl@SCB-CCR@STKALIGN"
                offset="[9]"/>
      </register>
      <register description="System Handler Priority Register 2" format="hex0x"
                id="SystemControl@SCB-SHPR2"
                offset="0xd1c"
                size="4">
         <field description="Priority of system handler 11, SVCall" format="hex0x"
                id="SystemControl@SCB-SHPR2@PRI-11"
                offset="[31:30]"/>
      </register>
      <register description="System Handler Priority Register 3" format="hex0x"
                id="SystemControl@SCB-SHPR3"
                offset="0xd20"
                size="4">
         <field description="Priority of system handler 14, PendSV" format="hex0x"
                id="SystemControl@SCB-SHPR3@PRI-14"
                offset="[23:22]"/>
         <field description="Priority of system handler 15, SysTick exception" format="hex0x"
                id="SystemControl@SCB-SHPR3@PRI-15"
                offset="[31:30]"/>
      </register>
      <register description="System Handler Control and State Register" format="hex0x"
                id="SystemControl@SCB-SHCSR"
                offset="0xd24"
                size="4">
         <field description="no description available" format="enum" enum="d1e149435"
                id="SystemControl@SCB-SHCSR@SVCALLPENDED"
                offset="[15]"/>
      </register>
      <register description="Debug Fault Status Register" format="hex0x"
                id="SystemControl@SCB-DFSR"
                offset="0xd30"
                size="4">
         <field description="no description available" format="enum" enum="d1e149509"
                id="SystemControl@SCB-DFSR@HALTED"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e149555"
                id="SystemControl@SCB-DFSR@BKPT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e149601"
                id="SystemControl@SCB-DFSR@DWTTRAP"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e149647"
                id="SystemControl@SCB-DFSR@VCATCH"
                offset="[3]"/>
         <field description="no description available" format="enum" enum="d1e149693"
                id="SystemControl@SCB-DFSR@EXTERNAL"
                offset="[4]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System timer" id="SysTick" size="0x10">
      <register description="SysTick Control and Status Register" format="hex0x"
                id="SysTick@SYST-CSR"
                offset="0x0"
                size="4">
         <field description="no description available" format="enum" enum="d1e149798"
                id="SysTick@SYST-CSR@ENABLE"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e149844"
                id="SysTick@SYST-CSR@TICKINT"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e149890"
                id="SysTick@SYST-CSR@CLKSOURCE"
                offset="[2]"/>
         <field description="no description available" format="hex0x"
                id="SysTick@SYST-CSR@COUNTFLAG"
                offset="[16]"/>
      </register>
      <register description="SysTick Reload Value Register" format="hex0x"
                id="SysTick@SYST-RVR"
                offset="0x4"
                size="4">
         <field description="Value to load into the SysTick Current Value Register when the counter reaches 0"
                format="hex0x"
                id="SysTick@SYST-RVR@RELOAD"
                offset="[23:0]"/>
      </register>
      <register description="SysTick Current Value Register" format="hex0x"
                id="SysTick@SYST-CVR"
                offset="0x8"
                size="4">
         <field description="Current value at the time the register is accessed" format="hex0x"
                id="SysTick@SYST-CVR@CURRENT"
                offset="[23:0]"/>
      </register>
      <register description="SysTick Calibration Value Register" format="hex0x"
                id="SysTick@SYST-CALIB"
                offset="0xc"
                readOnly="true"
                size="4">
         <field description="Reload value to use for 10ms timing" format="hex0x"
                id="SysTick@SYST-CALIB@TENMS"
                offset="[23:0]"/>
         <field description="no description available" format="enum" enum="d1e150092"
                id="SysTick@SYST-CALIB@SKEW"
                offset="[30]"/>
         <field description="no description available" format="enum" enum="d1e150138"
                id="SysTick@SYST-CALIB@NOREF"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Nested Vectored Interrupt Controller" id="NVIC"
               size="0x320">
      <register description="Interrupt Set Enable Register" format="hex0x" id="NVIC@NVIC-ISER"
                offset="0x0"
                size="4">
         <field description="DMA channel 0 transfer complete interrupt set-enable bit"
                format="enum"
                enum="d1e150240"
                id="NVIC@NVIC-ISER@SETENA0"
                offset="[0]"/>
         <field description="DMA channel 1 transfer complete interrupt set-enable bit"
                format="enum"
                enum="d1e150286"
                id="NVIC@NVIC-ISER@SETENA1"
                offset="[1]"/>
         <field description="DMA channel 2 transfer complete interrupt set-enable bit"
                format="enum"
                enum="d1e150332"
                id="NVIC@NVIC-ISER@SETENA2"
                offset="[2]"/>
         <field description="DMA channel 3 transfer complete interrupt set-enable bit"
                format="enum"
                enum="d1e150378"
                id="NVIC@NVIC-ISER@SETENA3"
                offset="[3]"/>
         <field description="Reserved iv 20 interrupt set-enable bit" format="enum"
                enum="d1e150424"
                id="NVIC@NVIC-ISER@SETENA4"
                offset="[4]"/>
         <field description="Command complete and read collision interrupt set-enable bit"
                format="enum"
                enum="d1e150471"
                id="NVIC@NVIC-ISER@SETENA5"
                offset="[5]"/>
         <field description="Low-voltage detect, low-voltage warning interrupt set-enable bit"
                format="enum"
                enum="d1e150517"
                id="NVIC@NVIC-ISER@SETENA6"
                offset="[6]"/>
         <field description="Low Leakage Wakeup Unit interrupt set-enable bit" format="enum"
                enum="d1e150563"
                id="NVIC@NVIC-ISER@SETENA7"
                offset="[7]"/>
         <field description="Inter-Integrated Circuit 0 interrupt set-enable bit" format="enum"
                enum="d1e150609"
                id="NVIC@NVIC-ISER@SETENA8"
                offset="[8]"/>
         <field description="Inter-Integrated Circuit 1 interrupt set-enable bit" format="enum"
                enum="d1e150655"
                id="NVIC@NVIC-ISER@SETENA9"
                offset="[9]"/>
         <field description="Serial Peripheral Interface 0 interrupt set-enable bit"
                format="enum"
                enum="d1e150701"
                id="NVIC@NVIC-ISER@SETENA10"
                offset="[10]"/>
         <field description="Serial Peripheral Interface 1 interrupt set-enable bit"
                format="enum"
                enum="d1e150748"
                id="NVIC@NVIC-ISER@SETENA11"
                offset="[11]"/>
         <field description="UART0 status and error interrupt set-enable bit" format="enum"
                enum="d1e150794"
                id="NVIC@NVIC-ISER@SETENA12"
                offset="[12]"/>
         <field description="UART1 status and error interrupt set-enable bit" format="enum"
                enum="d1e150840"
                id="NVIC@NVIC-ISER@SETENA13"
                offset="[13]"/>
         <field description="UART2 status and error interrupt set-enable bit" format="enum"
                enum="d1e150886"
                id="NVIC@NVIC-ISER@SETENA14"
                offset="[14]"/>
         <field description="Analog-to-Digital Converter 0 interrupt set-enable bit"
                format="enum"
                enum="d1e150932"
                id="NVIC@NVIC-ISER@SETENA15"
                offset="[15]"/>
         <field description="Comparator 0 interrupt set-enable bit" format="enum"
                enum="d1e150978"
                id="NVIC@NVIC-ISER@SETENA16"
                offset="[16]"/>
         <field description="Timer/PWM module 0 interrupt set-enable bit" format="enum"
                enum="d1e151025"
                id="NVIC@NVIC-ISER@SETENA17"
                offset="[17]"/>
         <field description="Timer/PWM module 1 interrupt set-enable bit" format="enum"
                enum="d1e151071"
                id="NVIC@NVIC-ISER@SETENA18"
                offset="[18]"/>
         <field description="Timer/PWM module 2 interrupt set-enable bit" format="enum"
                enum="d1e151117"
                id="NVIC@NVIC-ISER@SETENA19"
                offset="[19]"/>
         <field description="Real-time counter interrupt set-enable bit" format="enum"
                enum="d1e151163"
                id="NVIC@NVIC-ISER@SETENA20"
                offset="[20]"/>
         <field description="RTC seconds interrupt set-enable bit" format="enum"
                enum="d1e151209"
                id="NVIC@NVIC-ISER@SETENA21"
                offset="[21]"/>
         <field description="Periodic Interrupt Timer interrupt set-enable bit" format="enum"
                enum="d1e151255"
                id="NVIC@NVIC-ISER@SETENA22"
                offset="[22]"/>
         <field description="Reserved iv 39 interrupt set-enable bit" format="enum"
                enum="d1e151302"
                id="NVIC@NVIC-ISER@SETENA23"
                offset="[23]"/>
         <field description="Universal Serial Bus interrupt set-enable bit" format="enum"
                enum="d1e151348"
                id="NVIC@NVIC-ISER@SETENA24"
                offset="[24]"/>
         <field description="Digital to Analog Converter interrupt set-enable bit"
                format="enum"
                enum="d1e151394"
                id="NVIC@NVIC-ISER@SETENA25"
                offset="[25]"/>
         <field description="Touch Sensing Input interrupt set-enable bit" format="enum"
                enum="d1e151440"
                id="NVIC@NVIC-ISER@SETENA26"
                offset="[26]"/>
         <field description="Multipurpose Clock Generator interrupt set-enable bit"
                format="enum"
                enum="d1e151486"
                id="NVIC@NVIC-ISER@SETENA27"
                offset="[27]"/>
         <field description="Low-Power Timer interrupt set-enable bit" format="enum"
                enum="d1e151532"
                id="NVIC@NVIC-ISER@SETENA28"
                offset="[28]"/>
         <field description="Reserved iv 45 interrupt set-enable bit" format="enum"
                enum="d1e151579"
                id="NVIC@NVIC-ISER@SETENA29"
                offset="[29]"/>
         <field description="PORTA Pin detect interrupt set-enable bit" format="enum"
                enum="d1e151625"
                id="NVIC@NVIC-ISER@SETENA30"
                offset="[30]"/>
         <field description="PORTD Pin detect interrupt set-enable bit" format="enum"
                enum="d1e151671"
                id="NVIC@NVIC-ISER@SETENA31"
                offset="[31]"/>
      </register>
      <register description="Interrupt Clear Enable Register" format="hex0x"
                id="NVIC@NVIC-ICER"
                offset="0x80"
                size="4">
         <field description="DMA channel 0 transfer complete interrupt clear-enable bit"
                format="enum"
                enum="d1e151745"
                id="NVIC@NVIC-ICER@CLRENA0"
                offset="[0]"/>
         <field description="DMA channel 1 transfer complete interrupt clear-enable bit"
                format="enum"
                enum="d1e151791"
                id="NVIC@NVIC-ICER@CLRENA1"
                offset="[1]"/>
         <field description="DMA channel 2 transfer complete interrupt clear-enable bit"
                format="enum"
                enum="d1e151837"
                id="NVIC@NVIC-ICER@CLRENA2"
                offset="[2]"/>
         <field description="DMA channel 3 transfer complete interrupt clear-enable bit"
                format="enum"
                enum="d1e151883"
                id="NVIC@NVIC-ICER@CLRENA3"
                offset="[3]"/>
         <field description="Reserved iv 20 interrupt clear-enable bit" format="enum"
                enum="d1e151929"
                id="NVIC@NVIC-ICER@CLRENA4"
                offset="[4]"/>
         <field description="Command complete and read collision interrupt clear-enable bit"
                format="enum"
                enum="d1e151976"
                id="NVIC@NVIC-ICER@CLRENA5"
                offset="[5]"/>
         <field description="Low-voltage detect, low-voltage warning interrupt clear-enable bit"
                format="enum"
                enum="d1e152022"
                id="NVIC@NVIC-ICER@CLRENA6"
                offset="[6]"/>
         <field description="Low Leakage Wakeup Unit interrupt clear-enable bit" format="enum"
                enum="d1e152068"
                id="NVIC@NVIC-ICER@CLRENA7"
                offset="[7]"/>
         <field description="Inter-Integrated Circuit 0 interrupt clear-enable bit"
                format="enum"
                enum="d1e152114"
                id="NVIC@NVIC-ICER@CLRENA8"
                offset="[8]"/>
         <field description="Inter-Integrated Circuit 1 interrupt clear-enable bit"
                format="enum"
                enum="d1e152160"
                id="NVIC@NVIC-ICER@CLRENA9"
                offset="[9]"/>
         <field description="Serial Peripheral Interface 0 interrupt clear-enable bit"
                format="enum"
                enum="d1e152206"
                id="NVIC@NVIC-ICER@CLRENA10"
                offset="[10]"/>
         <field description="Serial Peripheral Interface 1 interrupt clear-enable bit"
                format="enum"
                enum="d1e152253"
                id="NVIC@NVIC-ICER@CLRENA11"
                offset="[11]"/>
         <field description="UART0 status and error interrupt clear-enable bit" format="enum"
                enum="d1e152299"
                id="NVIC@NVIC-ICER@CLRENA12"
                offset="[12]"/>
         <field description="UART1 status and error interrupt clear-enable bit" format="enum"
                enum="d1e152345"
                id="NVIC@NVIC-ICER@CLRENA13"
                offset="[13]"/>
         <field description="UART2 status and error interrupt clear-enable bit" format="enum"
                enum="d1e152391"
                id="NVIC@NVIC-ICER@CLRENA14"
                offset="[14]"/>
         <field description="Analog-to-Digital Converter 0 interrupt clear-enable bit"
                format="enum"
                enum="d1e152437"
                id="NVIC@NVIC-ICER@CLRENA15"
                offset="[15]"/>
         <field description="Comparator 0 interrupt clear-enable bit" format="enum"
                enum="d1e152483"
                id="NVIC@NVIC-ICER@CLRENA16"
                offset="[16]"/>
         <field description="Timer/PWM module 0 interrupt clear-enable bit" format="enum"
                enum="d1e152530"
                id="NVIC@NVIC-ICER@CLRENA17"
                offset="[17]"/>
         <field description="Timer/PWM module 1 interrupt clear-enable bit" format="enum"
                enum="d1e152576"
                id="NVIC@NVIC-ICER@CLRENA18"
                offset="[18]"/>
         <field description="Timer/PWM module 2 interrupt clear-enable bit" format="enum"
                enum="d1e152622"
                id="NVIC@NVIC-ICER@CLRENA19"
                offset="[19]"/>
         <field description="Real-time counter interrupt clear-enable bit" format="enum"
                enum="d1e152668"
                id="NVIC@NVIC-ICER@CLRENA20"
                offset="[20]"/>
         <field description="RTC seconds interrupt clear-enable bit" format="enum"
                enum="d1e152714"
                id="NVIC@NVIC-ICER@CLRENA21"
                offset="[21]"/>
         <field description="Periodic Interrupt Timer interrupt clear-enable bit" format="enum"
                enum="d1e152760"
                id="NVIC@NVIC-ICER@CLRENA22"
                offset="[22]"/>
         <field description="Reserved iv 39 interrupt clear-enable bit" format="enum"
                enum="d1e152807"
                id="NVIC@NVIC-ICER@CLRENA23"
                offset="[23]"/>
         <field description="Universal Serial Bus interrupt clear-enable bit" format="enum"
                enum="d1e152853"
                id="NVIC@NVIC-ICER@CLRENA24"
                offset="[24]"/>
         <field description="Digital to Analog Converter interrupt clear-enable bit"
                format="enum"
                enum="d1e152899"
                id="NVIC@NVIC-ICER@CLRENA25"
                offset="[25]"/>
         <field description="Touch Sensing Input interrupt clear-enable bit" format="enum"
                enum="d1e152945"
                id="NVIC@NVIC-ICER@CLRENA26"
                offset="[26]"/>
         <field description="Multipurpose Clock Generator interrupt clear-enable bit"
                format="enum"
                enum="d1e152991"
                id="NVIC@NVIC-ICER@CLRENA27"
                offset="[27]"/>
         <field description="Low-Power Timer interrupt clear-enable bit" format="enum"
                enum="d1e153037"
                id="NVIC@NVIC-ICER@CLRENA28"
                offset="[28]"/>
         <field description="Reserved iv 45 interrupt clear-enable bit" format="enum"
                enum="d1e153084"
                id="NVIC@NVIC-ICER@CLRENA29"
                offset="[29]"/>
         <field description="PORTA Pin detect interrupt clear-enable bit" format="enum"
                enum="d1e153130"
                id="NVIC@NVIC-ICER@CLRENA30"
                offset="[30]"/>
         <field description="PORTD Pin detect interrupt clear-enable bit" format="enum"
                enum="d1e153176"
                id="NVIC@NVIC-ICER@CLRENA31"
                offset="[31]"/>
      </register>
      <register description="Interrupt Set Pending Register" format="hex0x" id="NVIC@NVIC-ISPR"
                offset="0x100"
                size="4">
         <field description="DMA channel 0 transfer complete interrupt set-pending bit"
                format="enum"
                enum="d1e153250"
                id="NVIC@NVIC-ISPR@SETPEND0"
                offset="[0]"/>
         <field description="DMA channel 1 transfer complete interrupt set-pending bit"
                format="enum"
                enum="d1e153296"
                id="NVIC@NVIC-ISPR@SETPEND1"
                offset="[1]"/>
         <field description="DMA channel 2 transfer complete interrupt set-pending bit"
                format="enum"
                enum="d1e153342"
                id="NVIC@NVIC-ISPR@SETPEND2"
                offset="[2]"/>
         <field description="DMA channel 3 transfer complete interrupt set-pending bit"
                format="enum"
                enum="d1e153388"
                id="NVIC@NVIC-ISPR@SETPEND3"
                offset="[3]"/>
         <field description="Reserved iv 20 interrupt set-pending bit" format="enum"
                enum="d1e153434"
                id="NVIC@NVIC-ISPR@SETPEND4"
                offset="[4]"/>
         <field description="Command complete and read collision interrupt set-pending bit"
                format="enum"
                enum="d1e153481"
                id="NVIC@NVIC-ISPR@SETPEND5"
                offset="[5]"/>
         <field description="Low-voltage detect, low-voltage warning interrupt set-pending bit"
                format="enum"
                enum="d1e153527"
                id="NVIC@NVIC-ISPR@SETPEND6"
                offset="[6]"/>
         <field description="Low Leakage Wakeup Unit interrupt set-pending bit" format="enum"
                enum="d1e153573"
                id="NVIC@NVIC-ISPR@SETPEND7"
                offset="[7]"/>
         <field description="Inter-Integrated Circuit 0 interrupt set-pending bit"
                format="enum"
                enum="d1e153619"
                id="NVIC@NVIC-ISPR@SETPEND8"
                offset="[8]"/>
         <field description="Inter-Integrated Circuit 1 interrupt set-pending bit"
                format="enum"
                enum="d1e153665"
                id="NVIC@NVIC-ISPR@SETPEND9"
                offset="[9]"/>
         <field description="Serial Peripheral Interface 0 interrupt set-pending bit"
                format="enum"
                enum="d1e153711"
                id="NVIC@NVIC-ISPR@SETPEND10"
                offset="[10]"/>
         <field description="Serial Peripheral Interface 1 interrupt set-pending bit"
                format="enum"
                enum="d1e153758"
                id="NVIC@NVIC-ISPR@SETPEND11"
                offset="[11]"/>
         <field description="UART0 status and error interrupt set-pending bit" format="enum"
                enum="d1e153804"
                id="NVIC@NVIC-ISPR@SETPEND12"
                offset="[12]"/>
         <field description="UART1 status and error interrupt set-pending bit" format="enum"
                enum="d1e153850"
                id="NVIC@NVIC-ISPR@SETPEND13"
                offset="[13]"/>
         <field description="UART2 status and error interrupt set-pending bit" format="enum"
                enum="d1e153896"
                id="NVIC@NVIC-ISPR@SETPEND14"
                offset="[14]"/>
         <field description="Analog-to-Digital Converter 0 interrupt set-pending bit"
                format="enum"
                enum="d1e153942"
                id="NVIC@NVIC-ISPR@SETPEND15"
                offset="[15]"/>
         <field description="Comparator 0 interrupt set-pending bit" format="enum"
                enum="d1e153988"
                id="NVIC@NVIC-ISPR@SETPEND16"
                offset="[16]"/>
         <field description="Timer/PWM module 0 interrupt set-pending bit" format="enum"
                enum="d1e154035"
                id="NVIC@NVIC-ISPR@SETPEND17"
                offset="[17]"/>
         <field description="Timer/PWM module 1 interrupt set-pending bit" format="enum"
                enum="d1e154081"
                id="NVIC@NVIC-ISPR@SETPEND18"
                offset="[18]"/>
         <field description="Timer/PWM module 2 interrupt set-pending bit" format="enum"
                enum="d1e154127"
                id="NVIC@NVIC-ISPR@SETPEND19"
                offset="[19]"/>
         <field description="Real-time counter interrupt set-pending bit" format="enum"
                enum="d1e154173"
                id="NVIC@NVIC-ISPR@SETPEND20"
                offset="[20]"/>
         <field description="RTC seconds interrupt set-pending bit" format="enum"
                enum="d1e154219"
                id="NVIC@NVIC-ISPR@SETPEND21"
                offset="[21]"/>
         <field description="Periodic Interrupt Timer interrupt set-pending bit" format="enum"
                enum="d1e154265"
                id="NVIC@NVIC-ISPR@SETPEND22"
                offset="[22]"/>
         <field description="Reserved iv 39 interrupt set-pending bit" format="enum"
                enum="d1e154312"
                id="NVIC@NVIC-ISPR@SETPEND23"
                offset="[23]"/>
         <field description="Universal Serial Bus interrupt set-pending bit" format="enum"
                enum="d1e154358"
                id="NVIC@NVIC-ISPR@SETPEND24"
                offset="[24]"/>
         <field description="Digital to Analog Converter interrupt set-pending bit"
                format="enum"
                enum="d1e154404"
                id="NVIC@NVIC-ISPR@SETPEND25"
                offset="[25]"/>
         <field description="Touch Sensing Input interrupt set-pending bit" format="enum"
                enum="d1e154450"
                id="NVIC@NVIC-ISPR@SETPEND26"
                offset="[26]"/>
         <field description="Multipurpose Clock Generator interrupt set-pending bit"
                format="enum"
                enum="d1e154496"
                id="NVIC@NVIC-ISPR@SETPEND27"
                offset="[27]"/>
         <field description="Low-Power Timer interrupt set-pending bit" format="enum"
                enum="d1e154542"
                id="NVIC@NVIC-ISPR@SETPEND28"
                offset="[28]"/>
         <field description="Reserved iv 45 interrupt set-pending bit" format="enum"
                enum="d1e154589"
                id="NVIC@NVIC-ISPR@SETPEND29"
                offset="[29]"/>
         <field description="PORTA Pin detect interrupt set-pending bit" format="enum"
                enum="d1e154635"
                id="NVIC@NVIC-ISPR@SETPEND30"
                offset="[30]"/>
         <field description="PORTD Pin detect interrupt set-pending bit" format="enum"
                enum="d1e154681"
                id="NVIC@NVIC-ISPR@SETPEND31"
                offset="[31]"/>
      </register>
      <register description="Interrupt Clear Pending Register" format="hex0x"
                id="NVIC@NVIC-ICPR"
                offset="0x180"
                size="4">
         <field description="DMA channel 0 transfer complete interrupt clear-pending bit"
                format="enum"
                enum="d1e154755"
                id="NVIC@NVIC-ICPR@CLRPEND0"
                offset="[0]"/>
         <field description="DMA channel 1 transfer complete interrupt clear-pending bit"
                format="enum"
                enum="d1e154801"
                id="NVIC@NVIC-ICPR@CLRPEND1"
                offset="[1]"/>
         <field description="DMA channel 2 transfer complete interrupt clear-pending bit"
                format="enum"
                enum="d1e154847"
                id="NVIC@NVIC-ICPR@CLRPEND2"
                offset="[2]"/>
         <field description="DMA channel 3 transfer complete interrupt clear-pending bit"
                format="enum"
                enum="d1e154893"
                id="NVIC@NVIC-ICPR@CLRPEND3"
                offset="[3]"/>
         <field description="Reserved iv 20 interrupt clear-pending bit" format="enum"
                enum="d1e154939"
                id="NVIC@NVIC-ICPR@CLRPEND4"
                offset="[4]"/>
         <field description="Command complete and read collision interrupt clear-pending bit"
                format="enum"
                enum="d1e154986"
                id="NVIC@NVIC-ICPR@CLRPEND5"
                offset="[5]"/>
         <field description="Low-voltage detect, low-voltage warning interrupt clear-pending bit"
                format="enum"
                enum="d1e155032"
                id="NVIC@NVIC-ICPR@CLRPEND6"
                offset="[6]"/>
         <field description="Low Leakage Wakeup Unit interrupt clear-pending bit" format="enum"
                enum="d1e155078"
                id="NVIC@NVIC-ICPR@CLRPEND7"
                offset="[7]"/>
         <field description="Inter-Integrated Circuit 0 interrupt clear-pending bit"
                format="enum"
                enum="d1e155124"
                id="NVIC@NVIC-ICPR@CLRPEND8"
                offset="[8]"/>
         <field description="Inter-Integrated Circuit 1 interrupt clear-pending bit"
                format="enum"
                enum="d1e155170"
                id="NVIC@NVIC-ICPR@CLRPEND9"
                offset="[9]"/>
         <field description="Serial Peripheral Interface 0 interrupt clear-pending bit"
                format="enum"
                enum="d1e155216"
                id="NVIC@NVIC-ICPR@CLRPEND10"
                offset="[10]"/>
         <field description="Serial Peripheral Interface 1 interrupt clear-pending bit"
                format="enum"
                enum="d1e155263"
                id="NVIC@NVIC-ICPR@CLRPEND11"
                offset="[11]"/>
         <field description="UART0 status and error interrupt clear-pending bit" format="enum"
                enum="d1e155309"
                id="NVIC@NVIC-ICPR@CLRPEND12"
                offset="[12]"/>
         <field description="UART1 status and error interrupt clear-pending bit" format="enum"
                enum="d1e155355"
                id="NVIC@NVIC-ICPR@CLRPEND13"
                offset="[13]"/>
         <field description="UART2 status and error interrupt clear-pending bit" format="enum"
                enum="d1e155401"
                id="NVIC@NVIC-ICPR@CLRPEND14"
                offset="[14]"/>
         <field description="Analog-to-Digital Converter 0 interrupt clear-pending bit"
                format="enum"
                enum="d1e155447"
                id="NVIC@NVIC-ICPR@CLRPEND15"
                offset="[15]"/>
         <field description="Comparator 0 interrupt clear-pending bit" format="enum"
                enum="d1e155493"
                id="NVIC@NVIC-ICPR@CLRPEND16"
                offset="[16]"/>
         <field description="Timer/PWM module 0 interrupt clear-pending bit" format="enum"
                enum="d1e155540"
                id="NVIC@NVIC-ICPR@CLRPEND17"
                offset="[17]"/>
         <field description="Timer/PWM module 1 interrupt clear-pending bit" format="enum"
                enum="d1e155586"
                id="NVIC@NVIC-ICPR@CLRPEND18"
                offset="[18]"/>
         <field description="Timer/PWM module 2 interrupt clear-pending bit" format="enum"
                enum="d1e155632"
                id="NVIC@NVIC-ICPR@CLRPEND19"
                offset="[19]"/>
         <field description="Real-time counter interrupt clear-pending bit" format="enum"
                enum="d1e155678"
                id="NVIC@NVIC-ICPR@CLRPEND20"
                offset="[20]"/>
         <field description="RTC seconds interrupt clear-pending bit" format="enum"
                enum="d1e155724"
                id="NVIC@NVIC-ICPR@CLRPEND21"
                offset="[21]"/>
         <field description="Periodic Interrupt Timer interrupt clear-pending bit"
                format="enum"
                enum="d1e155770"
                id="NVIC@NVIC-ICPR@CLRPEND22"
                offset="[22]"/>
         <field description="Reserved iv 39 interrupt clear-pending bit" format="enum"
                enum="d1e155817"
                id="NVIC@NVIC-ICPR@CLRPEND23"
                offset="[23]"/>
         <field description="Universal Serial Bus interrupt clear-pending bit" format="enum"
                enum="d1e155863"
                id="NVIC@NVIC-ICPR@CLRPEND24"
                offset="[24]"/>
         <field description="Digital to Analog Converter interrupt clear-pending bit"
                format="enum"
                enum="d1e155909"
                id="NVIC@NVIC-ICPR@CLRPEND25"
                offset="[25]"/>
         <field description="Touch Sensing Input interrupt clear-pending bit" format="enum"
                enum="d1e155955"
                id="NVIC@NVIC-ICPR@CLRPEND26"
                offset="[26]"/>
         <field description="Multipurpose Clock Generator interrupt clear-pending bit"
                format="enum"
                enum="d1e156001"
                id="NVIC@NVIC-ICPR@CLRPEND27"
                offset="[27]"/>
         <field description="Low-Power Timer interrupt clear-pending bit" format="enum"
                enum="d1e156047"
                id="NVIC@NVIC-ICPR@CLRPEND28"
                offset="[28]"/>
         <field description="Reserved iv 45 interrupt clear-pending bit" format="enum"
                enum="d1e156094"
                id="NVIC@NVIC-ICPR@CLRPEND29"
                offset="[29]"/>
         <field description="PORTA Pin detect interrupt clear-pending bit" format="enum"
                enum="d1e156140"
                id="NVIC@NVIC-ICPR@CLRPEND30"
                offset="[30]"/>
         <field description="PORTD Pin detect interrupt clear-pending bit" format="enum"
                enum="d1e156186"
                id="NVIC@NVIC-ICPR@CLRPEND31"
                offset="[31]"/>
      </register>
      <register description="Interrupt Priority Register 0" format="hex0x" id="NVIC@NVIC-IPR0"
                offset="0x300"
                size="4">
         <field description="Priority of the DMA channel 0 transfer complete interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR0@PRI-0"
                offset="[7:6]"/>
         <field description="Priority of the DMA channel 1 transfer complete interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR0@PRI-1"
                offset="[15:14]"/>
         <field description="Priority of the DMA channel 2 transfer complete interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR0@PRI-2"
                offset="[23:22]"/>
         <field description="Priority of the DMA channel 3 transfer complete interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR0@PRI-3"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 1" format="hex0x" id="NVIC@NVIC-IPR1"
                offset="0x304"
                size="4">
         <field description="Priority of the Reserved iv 20 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR1@PRI-4"
                offset="[7:6]"/>
         <field description="Priority of the Command complete and read collision interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR1@PRI-5"
                offset="[15:14]"/>
         <field description="Priority of the Low-voltage detect, low-voltage warning interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR1@PRI-6"
                offset="[23:22]"/>
         <field description="Priority of the Low Leakage Wakeup Unit interrupt" format="hex0x"
                id="NVIC@NVIC-IPR1@PRI-7"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 2" format="hex0x" id="NVIC@NVIC-IPR2"
                offset="0x308"
                size="4">
         <field description="Priority of the Inter-Integrated Circuit 0 interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR2@PRI-8"
                offset="[7:6]"/>
         <field description="Priority of the Inter-Integrated Circuit 1 interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR2@PRI-9"
                offset="[15:14]"/>
         <field description="Priority of the Serial Peripheral Interface 0 interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR2@PRI-10"
                offset="[23:22]"/>
         <field description="Priority of the Serial Peripheral Interface 1 interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR2@PRI-11"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 3" format="hex0x" id="NVIC@NVIC-IPR3"
                offset="0x30c"
                size="4">
         <field description="Priority of the UART0 status and error interrupt" format="hex0x"
                id="NVIC@NVIC-IPR3@PRI-12"
                offset="[7:6]"/>
         <field description="Priority of the UART1 status and error interrupt" format="hex0x"
                id="NVIC@NVIC-IPR3@PRI-13"
                offset="[15:14]"/>
         <field description="Priority of the UART2 status and error interrupt" format="hex0x"
                id="NVIC@NVIC-IPR3@PRI-14"
                offset="[23:22]"/>
         <field description="Priority of the Analog-to-Digital Converter 0 interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR3@PRI-15"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 4" format="hex0x" id="NVIC@NVIC-IPR4"
                offset="0x310"
                size="4">
         <field description="Priority of the Comparator 0 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR4@PRI-16"
                offset="[7:6]"/>
         <field description="Priority of the Timer/PWM module 0 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR4@PRI-17"
                offset="[15:14]"/>
         <field description="Priority of the Timer/PWM module 1 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR4@PRI-18"
                offset="[23:22]"/>
         <field description="Priority of the Timer/PWM module 2 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR4@PRI-19"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 5" format="hex0x" id="NVIC@NVIC-IPR5"
                offset="0x314"
                size="4">
         <field description="Priority of the Real-time counter interrupt" format="hex0x"
                id="NVIC@NVIC-IPR5@PRI-20"
                offset="[7:6]"/>
         <field description="Priority of the RTC seconds interrupt" format="hex0x"
                id="NVIC@NVIC-IPR5@PRI-21"
                offset="[15:14]"/>
         <field description="Priority of the Periodic Interrupt Timer interrupt" format="hex0x"
                id="NVIC@NVIC-IPR5@PRI-22"
                offset="[23:22]"/>
         <field description="Priority of the Reserved iv 39 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR5@PRI-23"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 6" format="hex0x" id="NVIC@NVIC-IPR6"
                offset="0x318"
                size="4">
         <field description="Priority of the Universal Serial Bus interrupt" format="hex0x"
                id="NVIC@NVIC-IPR6@PRI-24"
                offset="[7:6]"/>
         <field description="Priority of the Digital to Analog Converter interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR6@PRI-25"
                offset="[15:14]"/>
         <field description="Priority of the Touch Sensing Input interrupt" format="hex0x"
                id="NVIC@NVIC-IPR6@PRI-26"
                offset="[23:22]"/>
         <field description="Priority of the Multipurpose Clock Generator interrupt"
                format="hex0x"
                id="NVIC@NVIC-IPR6@PRI-27"
                offset="[31:30]"/>
      </register>
      <register description="Interrupt Priority Register 7" format="hex0x" id="NVIC@NVIC-IPR7"
                offset="0x31c"
                size="4">
         <field description="Priority of the Low-Power Timer interrupt" format="hex0x"
                id="NVIC@NVIC-IPR7@PRI-28"
                offset="[7:6]"/>
         <field description="Priority of the Reserved iv 45 interrupt" format="hex0x"
                id="NVIC@NVIC-IPR7@PRI-29"
                offset="[15:14]"/>
         <field description="Priority of the PORTA Pin detect interrupt" format="hex0x"
                id="NVIC@NVIC-IPR7@PRI-30"
                offset="[23:22]"/>
         <field description="Priority of the PORTD Pin detect interrupt" format="hex0x"
                id="NVIC@NVIC-IPR7@PRI-31"
                offset="[31:30]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Micro Trace Buffer" id="MTB" size="0x1000">
      <register description="MTB Position Register" format="hex0x" id="MTB@MTB-POSITION"
                offset="0x0"
                size="4">
         <field description="This bit is set to 1 automatically when the POINTER value wraps as determined by the MTB_MASTER[MASK] bit in the MASTER Trace Control Register"
                format="hex0x"
                id="MTB@MTB-POSITION@WRAP"
                offset="[2]"/>
         <field description="Trace Packet Address Pointer" format="hex0x"
                id="MTB@MTB-POSITION@POINTER"
                offset="[31:3]"/>
      </register>
      <register description="MTB Master Register" format="hex0x" id="MTB@MTB-MASTER"
                offset="0x4"
                size="4">
         <field description="Mask" format="hex0x" id="MTB@MTB-MASTER@MASK" offset="[4:0]"/>
         <field description="Trace start input enable" format="hex0x"
                id="MTB@MTB-MASTER@TSTARTEN"
                offset="[5]"/>
         <field description="Trace stop input enable" format="hex0x"
                id="MTB@MTB-MASTER@TSTOPEN"
                offset="[6]"/>
         <field description="Special Function Register Write Privilege bit" format="hex0x"
                id="MTB@MTB-MASTER@SFRWPRIV"
                offset="[7]"/>
         <field description="RAM privilege bit" format="hex0x" id="MTB@MTB-MASTER@RAMPRIV"
                offset="[8]"/>
         <field description="Halt request bit" format="hex0x" id="MTB@MTB-MASTER@HALTREQ"
                offset="[9]"/>
         <field description="Main trace enable bit" format="hex0x" id="MTB@MTB-MASTER@EN"
                offset="[31]"/>
      </register>
      <register description="MTB Flow Register" format="hex0x" id="MTB@MTB-FLOW" offset="0x8"
                size="4">
         <field description="If this bit is 1 and WATERMARK is equal to MTB_POSITION[POINTER], then the MTB_MASTER[EN] bit is automatically set to 0"
                format="hex0x"
                id="MTB@MTB-FLOW@AUTOSTOP"
                offset="[0]"/>
         <field description="If this bit is 1 and WATERMARK is equal to MTB_POSITION[POINTER], then the MTB_MASTER[HALTREQ] bit is automatically set to 1"
                format="hex0x"
                id="MTB@MTB-FLOW@AUTOHALT"
                offset="[1]"/>
         <field description="WATERMARK value" format="hex0x" id="MTB@MTB-FLOW@WATERMARK"
                offset="[31:3]"/>
      </register>
      <register description="MTB Base Register" format="hex0x" id="MTB@MTB-BASE" offset="0xc"
                readOnly="true"
                size="4">
         <field description="This value is defined with a hardwired signal and the expression: 0x2000_0000 - (RAM_Size/4)"
                format="hex0x"
                id="MTB@MTB-BASE@BASEADDR"
                offset="[31:0]"/>
      </register>
      <register description="Integration Mode Control Register" format="hex0x"
                id="MTB@MTB-MODECTRL"
                offset="0xf00"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="MTB@MTB-MODECTRL@MODECTRL"
                offset="[31:0]"/>
      </register>
      <register description="Claim TAG Set Register" format="hex0x" id="MTB@MTB-TAGSET"
                offset="0xfa0"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="MTB@MTB-TAGSET@TAGSET"
                offset="[31:0]"/>
      </register>
      <register description="Claim TAG Clear Register" format="hex0x" id="MTB@MTB-TAGCLEAR"
                offset="0xfa4"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="MTB@MTB-TAGCLEAR@TAGCLEAR"
                offset="[31:0]"/>
      </register>
      <register description="Lock Access Register" format="hex0x" id="MTB@MTB-LOCKACCESS"
                offset="0xfb0"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="MTB@MTB-LOCKACCESS@LOCKACCESS"
                offset="[31:0]"/>
      </register>
      <register description="Lock Status Register" format="hex0x" id="MTB@MTB-LOCKSTAT"
                offset="0xfb4"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="MTB@MTB-LOCKSTAT@LOCKSTAT"
                offset="[31:0]"/>
      </register>
      <register description="Authentication Status Register" format="hex0x"
                id="MTB@MTB-AUTHSTAT"
                offset="0xfb8"
                readOnly="true"
                size="4">
         <field description="Connected to DBGEN." format="hex0x" id="MTB@MTB-AUTHSTAT@BIT0"
                offset="[0]"/>
         <field description="Hardwired to 1." format="hex0x" id="MTB@MTB-AUTHSTAT@BIT1"
                offset="[1]"/>
         <field description="Connected to NIDEN or DBGEN signal." format="hex0x"
                id="MTB@MTB-AUTHSTAT@BIT2"
                offset="[2]"/>
         <field description="Hardwired to 1." format="hex0x" id="MTB@MTB-AUTHSTAT@BIT3"
                offset="[3]"/>
      </register>
      <register description="Device Architecture Register" format="hex0x"
                id="MTB@MTB-DEVICEARCH"
                offset="0xfbc"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x4770_0A31." format="hex0x"
                id="MTB@MTB-DEVICEARCH@DEVICEARCH"
                offset="[31:0]"/>
      </register>
      <register description="Device Configuration Register" format="hex0x"
                id="MTB@MTB-DEVICECFG"
                offset="0xfc8"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000." format="hex0x"
                id="MTB@MTB-DEVICECFG@DEVICECFG"
                offset="[31:0]"/>
      </register>
      <register description="Device Type Identifier Register" format="hex0x"
                id="MTB@MTB-DEVICETYPID"
                offset="0xfcc"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0031." format="hex0x"
                id="MTB@MTB-DEVICETYPID@DEVICETYPID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID4"
                offset="0xfd0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID4@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID5"
                offset="0xfd4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID5@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID6"
                offset="0xfd8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID6@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID7"
                offset="0xfdc"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID7@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID0"
                offset="0xfe0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID0@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID1"
                offset="0xfe4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID1@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID2"
                offset="0xfe8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID2@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="MTB@MTB-PERIPHID3"
                offset="0xfec"
                readOnly="true"
                size="4">
         <field description="Peripheral ID4 is hardwired to 0x0000_0004; ID0 to 0x0000_0032; ID1 to 0x0000_00B9; ID2 to 0x0000_000B; and all the others to 0x0000_0000"
                format="hex0x"
                id="MTB@MTB-PERIPHID3@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTB@MTB-COMPID0"
                offset="0xff0"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTB@MTB-COMPID0@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTB@MTB-COMPID1"
                offset="0xff4"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTB@MTB-COMPID1@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTB@MTB-COMPID2"
                offset="0xff8"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTB@MTB-COMPID2@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTB@MTB-COMPID3"
                offset="0xffc"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTB@MTB-COMPID3@COMPID"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="MTB data watchpoint and trace" id="MTBDWT"
               size="0x1000">
      <register description="MTB DWT Control Register" format="hex0x" id="MTBDWT@MTBDWT-CTRL"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="DWT configuration controls" format="hex0x"
                id="MTBDWT@MTBDWT-CTRL@DWTCFGCTRL"
                offset="[27:0]"/>
         <field description="Number of comparators" format="hex0x"
                id="MTBDWT@MTBDWT-CTRL@NUMCMP"
                offset="[31:28]"/>
      </register>
      <register description="MTB_DWT Comparator Register" format="hex0x"
                id="MTBDWT@MTBDWT-COMP0"
                offset="0x20"
                size="4">
         <field description="Reference value for comparison" format="hex0x"
                id="MTBDWT@MTBDWT-COMP0@COMP"
                offset="[31:0]"/>
      </register>
      <register description="MTB_DWT Comparator Register" format="hex0x"
                id="MTBDWT@MTBDWT-COMP1"
                offset="0x30"
                size="4">
         <field description="Reference value for comparison" format="hex0x"
                id="MTBDWT@MTBDWT-COMP1@COMP"
                offset="[31:0]"/>
      </register>
      <register description="MTB_DWT Comparator Mask Register" format="hex0x"
                id="MTBDWT@MTBDWT-MASK0"
                offset="0x24"
                size="4">
         <field description="MASK" format="hex0x" id="MTBDWT@MTBDWT-MASK0@MASK" offset="[4:0]"/>
      </register>
      <register description="MTB_DWT Comparator Mask Register" format="hex0x"
                id="MTBDWT@MTBDWT-MASK1"
                offset="0x34"
                size="4">
         <field description="MASK" format="hex0x" id="MTBDWT@MTBDWT-MASK1@MASK" offset="[4:0]"/>
      </register>
      <register description="MTB_DWT Comparator Function Register 0" format="hex0x"
                id="MTBDWT@MTBDWT-FCT0"
                offset="0x28"
                size="4">
         <field description="Function" format="enum" enum="d1e158225"
                id="MTBDWT@MTBDWT-FCT0@FUNCTION"
                offset="[3:0]"/>
         <field description="Data Value Match" format="enum" enum="d1e158307"
                id="MTBDWT@MTBDWT-FCT0@DATAVMATCH"
                offset="[8]"/>
         <field description="Data Value Size" format="enum" enum="d1e158353"
                id="MTBDWT@MTBDWT-FCT0@DATAVSIZE"
                offset="[11:10]"/>
         <field description="Data Value Address 0" format="hex0x"
                id="MTBDWT@MTBDWT-FCT0@DATAVADDR0"
                offset="[15:12]"/>
         <field description="Comparator match" format="enum" enum="d1e158441"
                id="MTBDWT@MTBDWT-FCT0@MATCHED"
                offset="[24]"/>
      </register>
      <register description="MTB_DWT Comparator Function Register 1" format="hex0x"
                id="MTBDWT@MTBDWT-FCT1"
                offset="0x38"
                size="4">
         <field description="Function" format="enum" enum="d1e158515"
                id="MTBDWT@MTBDWT-FCT1@FUNCTION"
                offset="[3:0]"/>
         <field description="Comparator match" format="enum" enum="d1e158597"
                id="MTBDWT@MTBDWT-FCT1@MATCHED"
                offset="[24]"/>
      </register>
      <register description="MTB_DWT Trace Buffer Control Register" format="hex0x"
                id="MTBDWT@MTBDWT-TBCTRL"
                offset="0x200"
                size="4">
         <field description="Action based on Comparator 0 match" format="enum" enum="d1e158672"
                id="MTBDWT@MTBDWT-TBCTRL@ACOMP0"
                offset="[0]"/>
         <field description="Action based on Comparator 1 match" format="enum" enum="d1e158718"
                id="MTBDWT@MTBDWT-TBCTRL@ACOMP1"
                offset="[1]"/>
         <field description="Number of Comparators" format="hex0x"
                id="MTBDWT@MTBDWT-TBCTRL@NUMCOMP"
                offset="[31:28]"/>
      </register>
      <register description="Device Configuration Register" format="hex0x"
                id="MTBDWT@MTBDWT-DEVICECFG"
                offset="0xfc8"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000." format="hex0x"
                id="MTBDWT@MTBDWT-DEVICECFG@DEVICECFG"
                offset="[31:0]"/>
      </register>
      <register description="Device Type Identifier Register" format="hex0x"
                id="MTBDWT@MTBDWT-DEVICETYPID"
                offset="0xfcc"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0004." format="hex0x"
                id="MTBDWT@MTBDWT-DEVICETYPID@DEVICETYPID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID4"
                offset="0xfd0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID4@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID5"
                offset="0xfd4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID5@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID6"
                offset="0xfd8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID6@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID7"
                offset="0xfdc"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID7@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID0"
                offset="0xfe0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID0@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID1"
                offset="0xfe4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID1@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID2"
                offset="0xfe8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID2@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID3"
                offset="0xfec"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="MTBDWT@MTBDWT-PERIPHID3@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTBDWT@MTBDWT-COMPID0"
                offset="0xff0"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTBDWT@MTBDWT-COMPID0@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTBDWT@MTBDWT-COMPID1"
                offset="0xff4"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTBDWT@MTBDWT-COMPID1@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTBDWT@MTBDWT-COMPID2"
                offset="0xff8"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTBDWT@MTBDWT-COMPID2@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="MTBDWT@MTBDWT-COMPID3"
                offset="0xffc"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="MTBDWT@MTBDWT-COMPID3@COMPID"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System ROM" id="ROM" size="0x1000">
      <register description="Entry" format="hex0x" id="ROM@ROM-ENTRY0" offset="0x0"
                readOnly="true"
                size="4">
         <field description="ENTRY" format="hex0x" id="ROM@ROM-ENTRY0@ENTRY" offset="[31:0]"/>
      </register>
      <register description="Entry" format="hex0x" id="ROM@ROM-ENTRY1" offset="0x4"
                readOnly="true"
                size="4">
         <field description="ENTRY" format="hex0x" id="ROM@ROM-ENTRY1@ENTRY" offset="[31:0]"/>
      </register>
      <register description="Entry" format="hex0x" id="ROM@ROM-ENTRY2" offset="0x8"
                readOnly="true"
                size="4">
         <field description="ENTRY" format="hex0x" id="ROM@ROM-ENTRY2@ENTRY" offset="[31:0]"/>
      </register>
      <register description="End of Table Marker Register" format="hex0x"
                id="ROM@ROM-TABLEMARK"
                offset="0xc"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="ROM@ROM-TABLEMARK@MARK"
                offset="[31:0]"/>
      </register>
      <register description="System Access Register" format="hex0x" id="ROM@ROM-SYSACCESS"
                offset="0xfcc"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0001" format="hex0x"
                id="ROM@ROM-SYSACCESS@SYSACCESS"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID4"
                offset="0xfd0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID4@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID5"
                offset="0xfd4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID5@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID6"
                offset="0xfd8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID6@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID7"
                offset="0xfdc"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID7@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID0"
                offset="0xfe0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID0@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID1"
                offset="0xfe4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID1@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID2"
                offset="0xfe8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID2@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID3"
                offset="0xfec"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID3@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID0"
                offset="0xff0"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID0@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID1"
                offset="0xff4"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID1@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID2"
                offset="0xff8"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID2@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID3"
                offset="0xffc"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID3@COMPID"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Core Platform Miscellaneous Control Module"
               id="MCM"
               size="0x44">
      <register description="Crossbar Switch (AXBS) Slave Configuration" format="hex0x"
                id="MCM@MCM-PLASC"
                offset="0x8"
                readOnly="true"
                size="2">
         <field description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port."
                format="enum"
                enum="d1e159331"
                id="MCM@MCM-PLASC@ASC"
                offset="[7:0]"/>
      </register>
      <register description="Crossbar Switch (AXBS) Master Configuration" format="hex0x"
                id="MCM@MCM-PLAMC"
                offset="0xa"
                readOnly="true"
                size="2">
         <field description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port."
                format="enum"
                enum="d1e159405"
                id="MCM@MCM-PLAMC@AMC"
                offset="[7:0]"/>
      </register>
      <register description="Platform Control Register" format="hex0x" id="MCM@MCM-PLACR"
                offset="0xc"
                size="4">
         <field description="Arbitration select" format="enum" enum="d1e159479"
                id="MCM@MCM-PLACR@ARB"
                offset="[9]"/>
         <field description="Clear Flash Controller Cache" format="hex0x"
                id="MCM@MCM-PLACR@CFCC"
                offset="[10]"/>
         <field description="Disable Flash Controller Data Caching" format="enum"
                enum="d1e159543"
                id="MCM@MCM-PLACR@DFCDA"
                offset="[11]"/>
         <field description="Disable Flash Controller Instruction Caching" format="enum"
                enum="d1e159589"
                id="MCM@MCM-PLACR@DFCIC"
                offset="[12]"/>
         <field description="Disable Flash Controller Cache" format="enum" enum="d1e159635"
                id="MCM@MCM-PLACR@DFCC"
                offset="[13]"/>
         <field description="Enable Flash Data Speculation" format="enum" enum="d1e159682"
                id="MCM@MCM-PLACR@EFDS"
                offset="[14]"/>
         <field description="Disable Flash Controller Speculation" format="enum"
                enum="d1e159728"
                id="MCM@MCM-PLACR@DFCS"
                offset="[15]"/>
         <field description="Enable Stalling Flash Controller" format="enum" enum="d1e159774"
                id="MCM@MCM-PLACR@ESFC"
                offset="[16]"/>
      </register>
      <register description="Compute Operation Control Register" format="hex0x"
                id="MCM@MCM-CPO"
                offset="0x40"
                size="4">
         <field description="Compute Operation request" format="enum" enum="d1e159848"
                id="MCM@MCM-CPO@CPOREQ"
                offset="[0]"/>
         <field description="Compute Operation acknowledge" format="enum" enum="d1e159894"
                id="MCM@MCM-CPO@CPOACK"
                offset="[1]"/>
         <field description="Compute Operation wakeup on interrupt" format="enum"
                enum="d1e159940"
                id="MCM@MCM-CPO@CPOWOI"
                offset="[2]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOA"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOA@FGPIOA-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e160048"
                id="FGPIOA@FGPIOA-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOA@FGPIOA-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e160122"
                id="FGPIOA@FGPIOA-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOA@FGPIOA-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e160196"
                id="FGPIOA@FGPIOA-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOA@FGPIOA-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e160270"
                id="FGPIOA@FGPIOA-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOA@FGPIOA-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e160344"
                id="FGPIOA@FGPIOA-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOA@FGPIOA-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e160419"
                id="FGPIOA@FGPIOA-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOB"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOB@FGPIOB-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e160528"
                id="FGPIOB@FGPIOB-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOB@FGPIOB-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e160602"
                id="FGPIOB@FGPIOB-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOB@FGPIOB-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e160676"
                id="FGPIOB@FGPIOB-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOB@FGPIOB-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e160750"
                id="FGPIOB@FGPIOB-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOB@FGPIOB-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e160824"
                id="FGPIOB@FGPIOB-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOB@FGPIOB-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e160899"
                id="FGPIOB@FGPIOB-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOC"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOC@FGPIOC-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e161007"
                id="FGPIOC@FGPIOC-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOC@FGPIOC-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e161081"
                id="FGPIOC@FGPIOC-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOC@FGPIOC-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e161155"
                id="FGPIOC@FGPIOC-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOC@FGPIOC-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e161229"
                id="FGPIOC@FGPIOC-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOC@FGPIOC-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e161303"
                id="FGPIOC@FGPIOC-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOC@FGPIOC-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e161378"
                id="FGPIOC@FGPIOC-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOD"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOD@FGPIOD-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e161486"
                id="FGPIOD@FGPIOD-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOD@FGPIOD-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e161560"
                id="FGPIOD@FGPIOD-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOD@FGPIOD-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e161634"
                id="FGPIOD@FGPIOD-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOD@FGPIOD-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e161708"
                id="FGPIOD@FGPIOD-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOD@FGPIOD-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e161782"
                id="FGPIOD@FGPIOD-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOD@FGPIOD-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e161857"
                id="FGPIOD@FGPIOD-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOE"
               size="0x18">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOE@FGPIOE-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e161965"
                id="FGPIOE@FGPIOE-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOE@FGPIOE-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e162039"
                id="FGPIOE@FGPIOE-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOE@FGPIOE-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e162113"
                id="FGPIOE@FGPIOE-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOE@FGPIOE-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e162187"
                id="FGPIOE@FGPIOE-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOE@FGPIOE-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e162261"
                id="FGPIOE@FGPIOE-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOE@FGPIOE-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e162336"
                id="FGPIOE@FGPIOE-PDDR@PDD"
                offset="[31:0]"/>
      </register>
   </peripheral>
</System>