# do {C:\Users\t26607bb\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/modelsim/modelsim.ini -wlf C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/test_output/vw_lib.top_tb.test_1_6d76266974d2cb6477bc9037949fbad190d3b9ff/modelsim/vsim.wlf -quiet -t ps -onfinish stop vw_lib.top_tb(sim) -L vunit_lib -L vw_lib -g/top_tb/runner_cfg="active python runner : true,enabled_test_cases : test_1,output path : C::/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/test_output/vw_lib.top_tb.test_1_6d76266974d2cb6477bc9037949fbad190d3b9ff/,tb path : C::/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/top/,use_color : true" 
# Start time: 15:57:46 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:\Users\t26607bb\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit\vhdl\string_ops\src\string_ops.vhd(456): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: C:\Users\t26607bb\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit\vhdl\string_ops\src\string_ops.vhd(533): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /top_tb/DUT/RISC_V/Memory
#      [22;96;49m84135282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: H
#     [22;96;49m170945282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: e
#     [22;96;49m257755282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: l
#     [22;96;49m344565282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: l
#     [22;96;49m431375282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: o
#     [22;96;49m518185282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char:  
#     [22;96;49m604995282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: W
#     [22;96;49m691805282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: o
#     [22;96;49m778615282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: r
#     [22;96;49m865425282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: l
#     [22;96;49m952235282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: d
#    [22;96;49m1039045282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: !
#    [22;96;49m1125855282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: 
# 
#    [22;96;49m1212665282 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - UART received char: 
#                                                     
# Break in Subprogram stop at C:/Users/t26607bb/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/t26607bb/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:57:49 on Mar 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 3
