// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/29/2017 20:11:09"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_adder (
	DIN_A,
	DIN_B,
	EN_L,
	MCK,
	DOUT);
input 	[3:0] DIN_A;
input 	[3:0] DIN_B;
input 	EN_L;
input 	MCK;
output 	[4:0] DOUT;

// Design Ports Information
// EN_L	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MCK	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_B[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_A[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_B[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_A[1]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_B[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_A[2]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_B[3]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_A[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \EN_L~input_o ;
wire \MCK~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \DIN_B[0]~input_o ;
wire \DIN_A[0]~input_o ;
wire \adder|Add0~1_sumout ;
wire \DIN_A[1]~input_o ;
wire \DIN_B[1]~input_o ;
wire \adder|Add0~2 ;
wire \adder|Add0~5_sumout ;
wire \DIN_A[2]~input_o ;
wire \DIN_B[2]~input_o ;
wire \adder|Add0~6 ;
wire \adder|Add0~9_sumout ;
wire \DIN_B[3]~input_o ;
wire \DIN_A[3]~input_o ;
wire \adder|Add0~10 ;
wire \adder|Add0~13_sumout ;
wire \adder|Add0~14 ;
wire \adder|Add0~17_sumout ;


// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \DOUT[0]~output (
	.i(\adder|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[0]),
	.obar());
// synopsys translate_off
defparam \DOUT[0]~output .bus_hold = "false";
defparam \DOUT[0]~output .open_drain_output = "false";
defparam \DOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \DOUT[1]~output (
	.i(\adder|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[1]),
	.obar());
// synopsys translate_off
defparam \DOUT[1]~output .bus_hold = "false";
defparam \DOUT[1]~output .open_drain_output = "false";
defparam \DOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \DOUT[2]~output (
	.i(\adder|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[2]),
	.obar());
// synopsys translate_off
defparam \DOUT[2]~output .bus_hold = "false";
defparam \DOUT[2]~output .open_drain_output = "false";
defparam \DOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \DOUT[3]~output (
	.i(\adder|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[3]),
	.obar());
// synopsys translate_off
defparam \DOUT[3]~output .bus_hold = "false";
defparam \DOUT[3]~output .open_drain_output = "false";
defparam \DOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \DOUT[4]~output (
	.i(\adder|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[4]),
	.obar());
// synopsys translate_off
defparam \DOUT[4]~output .bus_hold = "false";
defparam \DOUT[4]~output .open_drain_output = "false";
defparam \DOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \DIN_B[0]~input (
	.i(DIN_B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_B[0]~input_o ));
// synopsys translate_off
defparam \DIN_B[0]~input .bus_hold = "false";
defparam \DIN_B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \DIN_A[0]~input (
	.i(DIN_A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_A[0]~input_o ));
// synopsys translate_off
defparam \DIN_A[0]~input .bus_hold = "false";
defparam \DIN_A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \adder|Add0~1 (
// Equation(s):
// \adder|Add0~1_sumout  = SUM(( \DIN_B[0]~input_o  ) + ( \DIN_A[0]~input_o  ) + ( !VCC ))
// \adder|Add0~2  = CARRY(( \DIN_B[0]~input_o  ) + ( \DIN_A[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DIN_B[0]~input_o ),
	.datac(!\DIN_A[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~1_sumout ),
	.cout(\adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~1 .extended_lut = "off";
defparam \adder|Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \DIN_A[1]~input (
	.i(DIN_A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_A[1]~input_o ));
// synopsys translate_off
defparam \DIN_A[1]~input .bus_hold = "false";
defparam \DIN_A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \DIN_B[1]~input (
	.i(DIN_B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_B[1]~input_o ));
// synopsys translate_off
defparam \DIN_B[1]~input .bus_hold = "false";
defparam \DIN_B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \adder|Add0~5 (
// Equation(s):
// \adder|Add0~5_sumout  = SUM(( \DIN_B[1]~input_o  ) + ( \DIN_A[1]~input_o  ) + ( \adder|Add0~2  ))
// \adder|Add0~6  = CARRY(( \DIN_B[1]~input_o  ) + ( \DIN_A[1]~input_o  ) + ( \adder|Add0~2  ))

	.dataa(!\DIN_A[1]~input_o ),
	.datab(gnd),
	.datac(!\DIN_B[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~5_sumout ),
	.cout(\adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~5 .extended_lut = "off";
defparam \adder|Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \DIN_A[2]~input (
	.i(DIN_A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_A[2]~input_o ));
// synopsys translate_off
defparam \DIN_A[2]~input .bus_hold = "false";
defparam \DIN_A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \DIN_B[2]~input (
	.i(DIN_B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_B[2]~input_o ));
// synopsys translate_off
defparam \DIN_B[2]~input .bus_hold = "false";
defparam \DIN_B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \adder|Add0~9 (
// Equation(s):
// \adder|Add0~9_sumout  = SUM(( \DIN_A[2]~input_o  ) + ( \DIN_B[2]~input_o  ) + ( \adder|Add0~6  ))
// \adder|Add0~10  = CARRY(( \DIN_A[2]~input_o  ) + ( \DIN_B[2]~input_o  ) + ( \adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DIN_A[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DIN_B[2]~input_o ),
	.datag(gnd),
	.cin(\adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~9_sumout ),
	.cout(\adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~9 .extended_lut = "off";
defparam \adder|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \DIN_B[3]~input (
	.i(DIN_B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_B[3]~input_o ));
// synopsys translate_off
defparam \DIN_B[3]~input .bus_hold = "false";
defparam \DIN_B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \DIN_A[3]~input (
	.i(DIN_A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN_A[3]~input_o ));
// synopsys translate_off
defparam \DIN_A[3]~input .bus_hold = "false";
defparam \DIN_A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \adder|Add0~13 (
// Equation(s):
// \adder|Add0~13_sumout  = SUM(( \DIN_B[3]~input_o  ) + ( \DIN_A[3]~input_o  ) + ( \adder|Add0~10  ))
// \adder|Add0~14  = CARRY(( \DIN_B[3]~input_o  ) + ( \DIN_A[3]~input_o  ) + ( \adder|Add0~10  ))

	.dataa(!\DIN_B[3]~input_o ),
	.datab(gnd),
	.datac(!\DIN_A[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~13_sumout ),
	.cout(\adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~13 .extended_lut = "off";
defparam \adder|Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \adder|Add0~17 (
// Equation(s):
// \adder|Add0~17_sumout  = SUM(( GND ) + ( GND ) + ( \adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder|Add0~17 .extended_lut = "off";
defparam \adder|Add0~17 .lut_mask = 64'h0000FFFF00000000;
defparam \adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N52
cyclonev_io_ibuf \EN_L~input (
	.i(EN_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\EN_L~input_o ));
// synopsys translate_off
defparam \EN_L~input .bus_hold = "false";
defparam \EN_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \MCK~input (
	.i(MCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MCK~input_o ));
// synopsys translate_off
defparam \MCK~input .bus_hold = "false";
defparam \MCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
