Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 20:45:53 2021
| Host         : HORIZON running 64-bit major release  (build 9200)
| Command      : report_methodology -file neorv32_test_setup_methodology_drc_routed.rpt -pb neorv32_test_setup_methodology_drc_routed.pb -rpx neorv32_test_setup_methodology_drc_routed.rpx
| Design       : neorv32_test_setup
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert               | 2          |
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 11         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell neorv32_top_inst/neorv32_wdt_inst_true.neorv32_wdt_inst/FSM_onehot_execute_engine[state][13]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) neorv32_top_inst/clk_div_ff_reg[0]/CLR,
neorv32_top_inst/clk_div_ff_reg[10]/CLR,
neorv32_top_inst/clk_div_ff_reg[11]/CLR,
neorv32_top_inst/clk_div_ff_reg[1]/CLR,
neorv32_top_inst/clk_div_ff_reg[2]/CLR,
neorv32_top_inst/clk_div_ff_reg[5]/CLR,
neorv32_top_inst/clk_div_ff_reg[6]/CLR,
neorv32_top_inst/clk_div_ff_reg[9]/CLR,
neorv32_top_inst/clk_div_reg[0]/CLR, neorv32_top_inst/clk_div_reg[10]/CLR,
neorv32_top_inst/clk_div_reg[11]/CLR, neorv32_top_inst/clk_div_reg[1]/CLR,
neorv32_top_inst/clk_div_reg[2]/CLR, neorv32_top_inst/clk_div_reg[3]/CLR,
neorv32_top_inst/clk_div_reg[4]/CLR (the first 15 of 154 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell neorv32_top_inst/rstn_gen[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) neorv32_top_inst/rstn_gen_reg[0]/CLR, neorv32_top_inst/rstn_gen_reg[1]/CLR,
neorv32_top_inst/rstn_gen_reg[2]/CLR, neorv32_top_inst/rstn_gen_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rstn_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on uart0_rxd_i relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on gpio_o[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on gpio_o[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_o[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on gpio_o[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gpio_o[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_o[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gpio_o[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio_o[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on uart0_txd_o relative to clock(s) sys_clk_pin
Related violations: <none>


