{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 19:44:20 2019 " "Info: Processing started: Fri Nov 22 19:44:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO_REG -c FIFO_REG --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_REG -c FIFO_REG --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Qsize\[3\] register Queue~16 224.82 MHz 4.448 ns Internal " "Info: Clock \"clk\" has Internal fmax of 224.82 MHz between source register \"Qsize\[3\]\" and destination register \"Queue~16\" (period= 4.448 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.186 ns + Longest register register " "Info: + Longest register to register delay is 4.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qsize\[3\] 1 REG LCFF_X9_Y9_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 6; REG Node = 'Qsize\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qsize[3] } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.624 ns) 1.342 ns Control~3 2 COMB LCCOMB_X8_Y9_N30 11 " "Info: 2: + IC(0.718 ns) + CELL(0.624 ns) = 1.342 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 11; COMB Node = 'Control~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { Qsize[3] Control~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.202 ns) 1.955 ns Queue~32 3 COMB LCCOMB_X8_Y9_N12 4 " "Info: 3: + IC(0.411 ns) + CELL(0.202 ns) = 1.955 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 4; COMB Node = 'Queue~32'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Control~3 Queue~32 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.855 ns) 4.186 ns Queue~16 4 REG LCFF_X14_Y9_N17 1 " "Info: 4: + IC(1.376 ns) + CELL(0.855 ns) = 4.186 ns; Loc. = LCFF_X14_Y9_N17; Fanout = 1; REG Node = 'Queue~16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { Queue~32 Queue~16 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 40.16 % ) " "Info: Total cell delay = 1.681 ns ( 40.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.505 ns ( 59.84 % ) " "Info: Total interconnect delay = 2.505 ns ( 59.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { Qsize[3] Control~3 Queue~32 Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.186 ns" { Qsize[3] {} Control~3 {} Queue~32 {} Queue~16 {} } { 0.000ns 0.718ns 0.411ns 1.376ns } { 0.000ns 0.624ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.731 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.731 ns Queue~16 3 REG LCFF_X14_Y9_N17 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X14_Y9_N17; Fanout = 1; REG Node = 'Queue~16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl Queue~16 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.30 % ) " "Info: Total cell delay = 1.756 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~16 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.729 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.729 ns Qsize\[3\] 3 REG LCFF_X9_Y9_N31 6 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X9_Y9_N31; Fanout = 6; REG Node = 'Qsize\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl Qsize[3] } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.35 % ) " "Info: Total cell delay = 1.756 ns ( 64.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.65 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~16 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { Qsize[3] Control~3 Queue~32 Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.186 ns" { Qsize[3] {} Control~3 {} Queue~32 {} Queue~16 {} } { 0.000ns 0.718ns 0.411ns 1.376ns } { 0.000ns 0.624ns 0.202ns 0.855ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~16 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Queue~16 in_WE clk 8.367 ns register " "Info: tsu for register \"Queue~16\" (data pin = \"in_WE\", clock pin = \"clk\") is 8.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.138 ns + Longest pin register " "Info: + Longest pin to register delay is 11.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns in_WE 1 PIN PIN_T4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_T4; Fanout = 4; PIN Node = 'in_WE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_WE } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.719 ns) + CELL(0.651 ns) 8.294 ns Control~3 2 COMB LCCOMB_X8_Y9_N30 11 " "Info: 2: + IC(6.719 ns) + CELL(0.651 ns) = 8.294 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 11; COMB Node = 'Control~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.370 ns" { in_WE Control~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.202 ns) 8.907 ns Queue~32 3 COMB LCCOMB_X8_Y9_N12 4 " "Info: 3: + IC(0.411 ns) + CELL(0.202 ns) = 8.907 ns; Loc. = LCCOMB_X8_Y9_N12; Fanout = 4; COMB Node = 'Queue~32'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { Control~3 Queue~32 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.855 ns) 11.138 ns Queue~16 4 REG LCFF_X14_Y9_N17 1 " "Info: 4: + IC(1.376 ns) + CELL(0.855 ns) = 11.138 ns; Loc. = LCFF_X14_Y9_N17; Fanout = 1; REG Node = 'Queue~16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { Queue~32 Queue~16 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 23.63 % ) " "Info: Total cell delay = 2.632 ns ( 23.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.506 ns ( 76.37 % ) " "Info: Total interconnect delay = 8.506 ns ( 76.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.138 ns" { in_WE Control~3 Queue~32 Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.138 ns" { in_WE {} in_WE~combout {} Control~3 {} Queue~32 {} Queue~16 {} } { 0.000ns 0.000ns 6.719ns 0.411ns 1.376ns } { 0.000ns 0.924ns 0.651ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.731 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.731 ns Queue~16 3 REG LCFF_X14_Y9_N17 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X14_Y9_N17; Fanout = 1; REG Node = 'Queue~16'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl Queue~16 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.30 % ) " "Info: Total cell delay = 1.756 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~16 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.138 ns" { in_WE Control~3 Queue~32 Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.138 ns" { in_WE {} in_WE~combout {} Control~3 {} Queue~32 {} Queue~16 {} } { 0.000ns 0.000ns 6.719ns 0.411ns 1.376ns } { 0.000ns 0.924ns 0.651ns 0.202ns 0.855ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~16 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~16 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk o_empty Qsize\[2\] 9.460 ns register " "Info: tco from clock \"clk\" to destination pin \"o_empty\" through register \"Qsize\[2\]\" is 9.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.729 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.729 ns Qsize\[2\] 3 REG LCFF_X9_Y9_N29 7 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X9_Y9_N29; Fanout = 7; REG Node = 'Qsize\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl Qsize[2] } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.35 % ) " "Info: Total cell delay = 1.756 ns ( 64.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.65 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl Qsize[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} Qsize[2] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.427 ns + Longest register pin " "Info: + Longest register to pin delay is 6.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Qsize\[2\] 1 REG LCFF_X9_Y9_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y9_N29; Fanout = 7; REG Node = 'Qsize\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qsize[2] } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.534 ns) 1.663 ns Equal3~0 2 COMB LCCOMB_X8_Y9_N4 1 " "Info: 2: + IC(1.129 ns) + CELL(0.534 ns) = 1.663 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 1; COMB Node = 'Equal3~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { Qsize[2] Equal3~0 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(3.026 ns) 6.427 ns o_empty 3 PIN PIN_E3 0 " "Info: 3: + IC(1.738 ns) + CELL(3.026 ns) = 6.427 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'o_empty'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { Equal3~0 o_empty } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.560 ns ( 55.39 % ) " "Info: Total cell delay = 3.560 ns ( 55.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 44.61 % ) " "Info: Total interconnect delay = 2.867 ns ( 44.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { Qsize[2] Equal3~0 o_empty } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.427 ns" { Qsize[2] {} Equal3~0 {} o_empty {} } { 0.000ns 1.129ns 1.738ns } { 0.000ns 0.534ns 3.026ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl Qsize[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} Qsize[2] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { Qsize[2] Equal3~0 o_empty } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.427 ns" { Qsize[2] {} Equal3~0 {} o_empty {} } { 0.000ns 1.129ns 1.738ns } { 0.000ns 0.534ns 3.026ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Queue~19 in_WData\[3\] clk 0.061 ns register " "Info: th for register \"Queue~19\" (data pin = \"in_WData\[3\]\", clock pin = \"clk\") is 0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.731 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.731 ns Queue~19 3 REG LCFF_X14_Y9_N5 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X14_Y9_N5; Fanout = 1; REG Node = 'Queue~19'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl Queue~19 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.30 % ) " "Info: Total cell delay = 1.756 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~19 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~19 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns in_WData\[3\] 1 PIN PIN_J1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J1; Fanout = 4; PIN Node = 'in_WData\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_WData[3] } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.206 ns) 2.868 ns Queue~19feeder 2 COMB LCCOMB_X14_Y9_N4 1 " "Info: 2: + IC(1.572 ns) + CELL(0.206 ns) = 2.868 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'Queue~19feeder'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { in_WData[3] Queue~19feeder } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.976 ns Queue~19 3 REG LCFF_X14_Y9_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.976 ns; Loc. = LCFF_X14_Y9_N5; Fanout = 1; REG Node = 'Queue~19'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Queue~19feeder Queue~19 } "NODE_NAME" } } { "FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 47.18 % ) " "Info: Total cell delay = 1.404 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.572 ns ( 52.82 % ) " "Info: Total interconnect delay = 1.572 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { in_WData[3] Queue~19feeder Queue~19 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { in_WData[3] {} in_WData[3]~combout {} Queue~19feeder {} Queue~19 {} } { 0.000ns 0.000ns 1.572ns 0.000ns } { 0.000ns 1.090ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl Queue~19 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} Queue~19 {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { in_WData[3] Queue~19feeder Queue~19 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { in_WData[3] {} in_WData[3]~combout {} Queue~19feeder {} Queue~19 {} } { 0.000ns 0.000ns 1.572ns 0.000ns } { 0.000ns 1.090ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 19:44:21 2019 " "Info: Processing ended: Fri Nov 22 19:44:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
