
22_SPI_adxl345.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bc0  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d58  08000d60  00001d60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d58  08000d58  00001d60  2**0
                  CONTENTS
  4 .ARM          00000000  08000d58  08000d58  00001d60  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d58  08000d60  00001d60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d58  08000d58  00001d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d5c  08000d5c  00001d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001d60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000000  08000d60  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08000d60  00002034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001d60  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000757  00000000  00000000  00001d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002f7  00000000  00000000  000024e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  000027e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000007f  00000000  00000000  000028a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000ea9  00000000  00000000  0000291f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001480  00000000  00000000  000037c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005392e  00000000  00000000  00004c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00058576  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002ac  00000000  00000000  000585bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  00058868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000d40 	.word	0x08000d40

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000d40 	.word	0x08000d40

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	@ 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2f>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007ac:	bf24      	itt	cs
 80007ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007b6:	d90d      	bls.n	80007d4 <__aeabi_d2f+0x30>
 80007b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007d8:	d121      	bne.n	800081e <__aeabi_d2f+0x7a>
 80007da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007de:	bfbc      	itt	lt
 80007e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007e4:	4770      	bxlt	lr
 80007e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ee:	f1c2 0218 	rsb	r2, r2, #24
 80007f2:	f1c2 0c20 	rsb	ip, r2, #32
 80007f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007fa:	fa20 f002 	lsr.w	r0, r0, r2
 80007fe:	bf18      	it	ne
 8000800:	f040 0001 	orrne.w	r0, r0, #1
 8000804:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000808:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800080c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000810:	ea40 000c 	orr.w	r0, r0, ip
 8000814:	fa23 f302 	lsr.w	r3, r3, r2
 8000818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800081c:	e7cc      	b.n	80007b8 <__aeabi_d2f+0x14>
 800081e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000822:	d107      	bne.n	8000834 <__aeabi_d2f+0x90>
 8000824:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000828:	bf1e      	ittt	ne
 800082a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800082e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000832:	4770      	bxne	lr
 8000834:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000838:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800083c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <spi_gpio_init>:
 to GPIO A, then we want to configure PA5, PA6, PA7 to alternate function mode. So to do this, we need to go to the moder register. So PA5 would occupy  bits 10 and 11 in the moder register. And to set the particular pin to alternate function mode, the first bit has to be 0, the second bit
 has to be 1. PA6 would occupy bits 12 and 13,The first bit has to be 0, the second bit has to be 1. PA7 would occupy bits 14 and 15, The first bit has to be 0, the second bit has to be 1.PA9, the slave select pin, we're going to set this as an output pin. Because this pin we need to be
 setting it high and low to select the slave device. So PA9 is going to occupy bits 18 and 19 in the moder register and for output , first bit has to be 1 , the second bit has to be 0.Next we need to set PA5, PA6, and PA7 alternate function type. We're going to set the alternate function type to SPI1.
 In the The alternate function type here is AF05. This is the SPI1 alternate function type. We need to set our three pins to AF5 (0101). So to do that, PA5, PA6, PA7, they are all in the alternate function load register.We need to go to that register and configure this. go to the reference module and search
 GPIOx_AFRL.So PA5 will start from AFRL5 . So this will occupy bits 20 to 23. We want to set this to AF5. The first bit has to be 1. The second bit 0. The third 1. The fourth 0. So this will be 0101. Next, PA6 is AFRL6. PA6 will start from bit 24 to 27,0101.PA7 will start from bits 28 to 31, 0101.*/
void spi_gpio_init(void){
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=GPIOAEN;  // enable clock access for GPIOA
 8000848:	4b41      	ldr	r3, [pc, #260]	@ (8000950 <spi_gpio_init+0x10c>)
 800084a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084c:	4a40      	ldr	r2, [pc, #256]	@ (8000950 <spi_gpio_init+0x10c>)
 800084e:	f043 0301 	orr.w	r3, r3, #1
 8000852:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5,PA6,PA7 to alternate function*/
	GPIOA->MODER &=~(1U<<10);  //PA5
 8000854:	4b3f      	ldr	r3, [pc, #252]	@ (8000954 <spi_gpio_init+0x110>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a3e      	ldr	r2, [pc, #248]	@ (8000954 <spi_gpio_init+0x110>)
 800085a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800085e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<11); //PA5
 8000860:	4b3c      	ldr	r3, [pc, #240]	@ (8000954 <spi_gpio_init+0x110>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a3b      	ldr	r2, [pc, #236]	@ (8000954 <spi_gpio_init+0x110>)
 8000866:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800086a:	6013      	str	r3, [r2, #0]

	GPIOA->MODER &=~(1U<<12);  //PA6
 800086c:	4b39      	ldr	r3, [pc, #228]	@ (8000954 <spi_gpio_init+0x110>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a38      	ldr	r2, [pc, #224]	@ (8000954 <spi_gpio_init+0x110>)
 8000872:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000876:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<13); //PA6
 8000878:	4b36      	ldr	r3, [pc, #216]	@ (8000954 <spi_gpio_init+0x110>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a35      	ldr	r2, [pc, #212]	@ (8000954 <spi_gpio_init+0x110>)
 800087e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000882:	6013      	str	r3, [r2, #0]

	GPIOA->MODER &=~(1U<<14);  //PA7
 8000884:	4b33      	ldr	r3, [pc, #204]	@ (8000954 <spi_gpio_init+0x110>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a32      	ldr	r2, [pc, #200]	@ (8000954 <spi_gpio_init+0x110>)
 800088a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800088e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<15); //PA7
 8000890:	4b30      	ldr	r3, [pc, #192]	@ (8000954 <spi_gpio_init+0x110>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a2f      	ldr	r2, [pc, #188]	@ (8000954 <spi_gpio_init+0x110>)
 8000896:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800089a:	6013      	str	r3, [r2, #0]

	GPIOA->MODER |=(1U<<18);  //set PA9 as output pin
 800089c:	4b2d      	ldr	r3, [pc, #180]	@ (8000954 <spi_gpio_init+0x110>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000954 <spi_gpio_init+0x110>)
 80008a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008a6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<19); //set PA9 as output pin
 80008a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000954 <spi_gpio_init+0x110>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a29      	ldr	r2, [pc, #164]	@ (8000954 <spi_gpio_init+0x110>)
 80008ae:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80008b2:	6013      	str	r3, [r2, #0]

	/*set PA5,PA6,PA7 alternate function type to SPI1*/
	/*PA5*/
	GPIOA->AFR[0] |=(1U<<20);
 80008b4:	4b27      	ldr	r3, [pc, #156]	@ (8000954 <spi_gpio_init+0x110>)
 80008b6:	6a1b      	ldr	r3, [r3, #32]
 80008b8:	4a26      	ldr	r2, [pc, #152]	@ (8000954 <spi_gpio_init+0x110>)
 80008ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80008be:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<21);
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <spi_gpio_init+0x110>)
 80008c2:	6a1b      	ldr	r3, [r3, #32]
 80008c4:	4a23      	ldr	r2, [pc, #140]	@ (8000954 <spi_gpio_init+0x110>)
 80008c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80008ca:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<22);
 80008cc:	4b21      	ldr	r3, [pc, #132]	@ (8000954 <spi_gpio_init+0x110>)
 80008ce:	6a1b      	ldr	r3, [r3, #32]
 80008d0:	4a20      	ldr	r2, [pc, #128]	@ (8000954 <spi_gpio_init+0x110>)
 80008d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<23);
 80008d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000954 <spi_gpio_init+0x110>)
 80008da:	6a1b      	ldr	r3, [r3, #32]
 80008dc:	4a1d      	ldr	r2, [pc, #116]	@ (8000954 <spi_gpio_init+0x110>)
 80008de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80008e2:	6213      	str	r3, [r2, #32]

	/*PA6*/
	GPIOA->AFR[0] |=(1U<<24);
 80008e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000954 <spi_gpio_init+0x110>)
 80008e6:	6a1b      	ldr	r3, [r3, #32]
 80008e8:	4a1a      	ldr	r2, [pc, #104]	@ (8000954 <spi_gpio_init+0x110>)
 80008ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008ee:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<25);
 80008f0:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <spi_gpio_init+0x110>)
 80008f2:	6a1b      	ldr	r3, [r3, #32]
 80008f4:	4a17      	ldr	r2, [pc, #92]	@ (8000954 <spi_gpio_init+0x110>)
 80008f6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80008fa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<26);
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <spi_gpio_init+0x110>)
 80008fe:	6a1b      	ldr	r3, [r3, #32]
 8000900:	4a14      	ldr	r2, [pc, #80]	@ (8000954 <spi_gpio_init+0x110>)
 8000902:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000906:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<27);
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <spi_gpio_init+0x110>)
 800090a:	6a1b      	ldr	r3, [r3, #32]
 800090c:	4a11      	ldr	r2, [pc, #68]	@ (8000954 <spi_gpio_init+0x110>)
 800090e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000912:	6213      	str	r3, [r2, #32]

	/*PA7*/
	GPIOA->AFR[0] |=(1U<<28);
 8000914:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <spi_gpio_init+0x110>)
 8000916:	6a1b      	ldr	r3, [r3, #32]
 8000918:	4a0e      	ldr	r2, [pc, #56]	@ (8000954 <spi_gpio_init+0x110>)
 800091a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800091e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<29);
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <spi_gpio_init+0x110>)
 8000922:	6a1b      	ldr	r3, [r3, #32]
 8000924:	4a0b      	ldr	r2, [pc, #44]	@ (8000954 <spi_gpio_init+0x110>)
 8000926:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800092a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<30);
 800092c:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <spi_gpio_init+0x110>)
 800092e:	6a1b      	ldr	r3, [r3, #32]
 8000930:	4a08      	ldr	r2, [pc, #32]	@ (8000954 <spi_gpio_init+0x110>)
 8000932:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000936:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<31);
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <spi_gpio_init+0x110>)
 800093a:	6a1b      	ldr	r3, [r3, #32]
 800093c:	4a05      	ldr	r2, [pc, #20]	@ (8000954 <spi_gpio_init+0x110>)
 800093e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000942:	6213      	str	r3, [r2, #32]
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800
 8000954:	40020000 	.word	0x40020000

08000958 <spi1_config>:
 So we said we want eight bit mode, so we want to set this to zero. So we disable bit 11. Next we're going to configure our SPI to work in our software slave management, and this implies that we have to set the SS,SSI bit to one, and then SSM bit to one as well.We find these bits in the control register.
 SSM bit is bit number nine. SSI bit is number eight.SSM is the software slave management,when zero software slave management is disabled, when one software slave management is enabled and SSI here is internal slave select. This bit has an effect only when SSM bit is set. The value of this bit is forced onto the NSS,
 and the IO value of the NSS pin is ignored. So we're going to set SSM to one, and set internal slave select.Next we're going to enable the SPI module. See the SPI control register , here bit number six is SPE, meaning SPI enable, it says this disables the peripheral when it's zero. When it's one, the peripheral
is enabled. So we go to set bit number six to one to enable the SPI. */

void spi1_config(void){
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= SPI1EN; //enable clock access to SPI1 module
 800095c:	4b29      	ldr	r3, [pc, #164]	@ (8000a04 <spi1_config+0xac>)
 800095e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000960:	4a28      	ldr	r2, [pc, #160]	@ (8000a04 <spi1_config+0xac>)
 8000962:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000966:	6453      	str	r3, [r2, #68]	@ 0x44

	/*Set clock to fPCLK/4*/
	SPI1->CR1 |= (1U<<3);
 8000968:	4b27      	ldr	r3, [pc, #156]	@ (8000a08 <spi1_config+0xb0>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a26      	ldr	r2, [pc, #152]	@ (8000a08 <spi1_config+0xb0>)
 800096e:	f043 0308 	orr.w	r3, r3, #8
 8000972:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~(1U<<4);
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <spi1_config+0xb0>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a23      	ldr	r2, [pc, #140]	@ (8000a08 <spi1_config+0xb0>)
 800097a:	f023 0310 	bic.w	r3, r3, #16
 800097e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~(1U<<5);
 8000980:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <spi1_config+0xb0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a20      	ldr	r2, [pc, #128]	@ (8000a08 <spi1_config+0xb0>)
 8000986:	f023 0320 	bic.w	r3, r3, #32
 800098a:	6013      	str	r3, [r2, #0]

	/*Set CPOL to 1 and CPHA to 1*/
	SPI1->CR1 |=(1U<<0);
 800098c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a08 <spi1_config+0xb0>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a1d      	ldr	r2, [pc, #116]	@ (8000a08 <spi1_config+0xb0>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=(1U<<1);
 8000998:	4b1b      	ldr	r3, [pc, #108]	@ (8000a08 <spi1_config+0xb0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a1a      	ldr	r2, [pc, #104]	@ (8000a08 <spi1_config+0xb0>)
 800099e:	f043 0302 	orr.w	r3, r3, #2
 80009a2:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &=~(1U<<10);  //Enable full duplex
 80009a4:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <spi1_config+0xb0>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a17      	ldr	r2, [pc, #92]	@ (8000a08 <spi1_config+0xb0>)
 80009aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80009ae:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &=~(1U<<7);  //Set MSB first
 80009b0:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <spi1_config+0xb0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a14      	ldr	r2, [pc, #80]	@ (8000a08 <spi1_config+0xb0>)
 80009b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80009ba:	6013      	str	r3, [r2, #0]

	SPI1->CR1 |=(1U<<2);  //set mode to MASTER
 80009bc:	4b12      	ldr	r3, [pc, #72]	@ (8000a08 <spi1_config+0xb0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a11      	ldr	r2, [pc, #68]	@ (8000a08 <spi1_config+0xb0>)
 80009c2:	f043 0304 	orr.w	r3, r3, #4
 80009c6:	6013      	str	r3, [r2, #0]

	SPI1->CR1 &=~(1U<<11);   //set 8 bit data mode
 80009c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a08 <spi1_config+0xb0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a0e      	ldr	r2, [pc, #56]	@ (8000a08 <spi1_config+0xb0>)
 80009ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80009d2:	6013      	str	r3, [r2, #0]

	SPI1->CR1 |=(1U<<8); //select software slave management by setting SSM=1 and SSI=1
 80009d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a08 <spi1_config+0xb0>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000a08 <spi1_config+0xb0>)
 80009da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009de:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=(1U<<9);
 80009e0:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <spi1_config+0xb0>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a08      	ldr	r2, [pc, #32]	@ (8000a08 <spi1_config+0xb0>)
 80009e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009ea:	6013      	str	r3, [r2, #0]

	SPI1->CR1 |=(1U<<6);  //enable SPI module
 80009ec:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <spi1_config+0xb0>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a05      	ldr	r2, [pc, #20]	@ (8000a08 <spi1_config+0xb0>)
 80009f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009f6:	6013      	str	r3, [r2, #0]
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40013000 	.word	0x40013000

08000a0c <spi1_transmit>:
 equals data item index i and we're going to increment the index because this is going to be a pointer to a buffer.An array that has all of the data we want to transmit.Once we are done here, there's a few housekeeping we need to take care of. We would have to wait for the TXE to be set again to indicate we've transmitted
 what we want to transmit and there is nothing else to transmit. We also have to wait for the busy flag to be reset to indicate it's not busy, so wait for it.In Status register, bit number 7 is busy bit.So here, what we want to do is wait for the busy flag to reset. While the busy flag is 1, while it is 1, we want to get
 stuck here. When it becomes 0, then we want to move. So this is important. There is no exclamation sign here. We want to wait while it is high. When it goes low, then we come out of the loop. Next, we're going to clear the overflow flag by reading the data register and the status register. Go to page 599 of the reference
 manual or section 20.4.8 Error Flags, it tells us about the overrun flag(OVR). It says, this flag is set when data is received and the previous data have not yet been read.What we are interested in is how it is cleared,this is some strange way of clearing it. It says, clearing the OVR bit is done by a read operation on the
 SPI_DR register, followed by a read access to the SPI_SR register. So like we said, we agreed to read the data register and the status register, and that is how we clear the overrun flag.*/
void spi1_transmit(uint8_t *data, uint32_t size){
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	6039      	str	r1, [r7, #0]

	uint32_t i=0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	60fb      	str	r3, [r7, #12]
	uint8_t temp;

	while(i<size){
 8000a1a:	e00f      	b.n	8000a3c <spi1_transmit+0x30>
		while(!(SPI1->SR & (SR_TXE))){}  //wait until TXE is set
 8000a1c:	bf00      	nop
 8000a1e:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <spi1_transmit+0x6c>)
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	f003 0302 	and.w	r3, r3, #2
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d0f9      	beq.n	8000a1e <spi1_transmit+0x12>

		SPI1->DR = data[i]; //write the data to the data register
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	4413      	add	r3, r2
 8000a30:	781a      	ldrb	r2, [r3, #0]
 8000a32:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <spi1_transmit+0x6c>)
 8000a34:	60da      	str	r2, [r3, #12]
		i++;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	60fb      	str	r3, [r7, #12]
	while(i<size){
 8000a3c:	68fa      	ldr	r2, [r7, #12]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d3eb      	bcc.n	8000a1c <spi1_transmit+0x10>
	}
	while(!(SPI1->SR & (SR_TXE))){}  //wait until TXE is set
 8000a44:	bf00      	nop
 8000a46:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <spi1_transmit+0x6c>)
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	f003 0302 	and.w	r3, r3, #2
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d0f9      	beq.n	8000a46 <spi1_transmit+0x3a>
	while((SPI1->SR & (SR_BSY))){}  //wait for BUSY flag to reset
 8000a52:	bf00      	nop
 8000a54:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <spi1_transmit+0x6c>)
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d1f9      	bne.n	8000a54 <spi1_transmit+0x48>

	/*clear OVR flag*/
	temp = SPI1->DR;
 8000a60:	4b05      	ldr	r3, [pc, #20]	@ (8000a78 <spi1_transmit+0x6c>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	72fb      	strb	r3, [r7, #11]
	temp = SPI1->SR;
 8000a66:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <spi1_transmit+0x6c>)
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	72fb      	strb	r3, [r7, #11]

}
 8000a6c:	bf00      	nop
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	40013000 	.word	0x40013000

08000a7c <spi1_receive>:
 off by saying, while size exists, meaning while it is not equal to zero. The reason is going to, we can say this is we're going to decrement the size. So we start off by saying while size exists,
 we want to send the dummy data. We are advised to receive or first send dummy data. So, send dummy data and then to receive, we've got to wait for the RXNE. RXNE stands for the receive buffer.
 This implies there is something to be received. So we have to wait for the RXNE flag to be set. Go to reference manual to find the RXNE. Bit zero in the status register(SPI_SR) of the SPI is for
 RXNE. Create a symbolic name, SR_RXNE Bit .So we have to wait for this to be set. Once it is set, it implies,  there is new data in the receive buffer that we can consume.Now, read data from data
 register and we want to store the data here. This is the pointer to our storage buffer. We want to increment as well and then we want to decrement the size .*/
void spi1_receive(uint8_t *data, uint32_t size){
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
	while(size){
 8000a86:	e013      	b.n	8000ab0 <spi1_receive+0x34>
		SPI1->DR = 0;  //send dummy data
 8000a88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <spi1_receive+0x48>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
		while(!(SPI1->SR & (SR_RXNE))){} //wait for RXNE flag to be set
 8000a8e:	bf00      	nop
 8000a90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <spi1_receive+0x48>)
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d0f9      	beq.n	8000a90 <spi1_receive+0x14>
		*data++ = (SPI1->DR);  //read data from data register
 8000a9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <spi1_receive+0x48>)
 8000a9e:	68d9      	ldr	r1, [r3, #12]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	1c5a      	adds	r2, r3, #1
 8000aa4:	607a      	str	r2, [r7, #4]
 8000aa6:	b2ca      	uxtb	r2, r1
 8000aa8:	701a      	strb	r2, [r3, #0]
		size--;
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	3b01      	subs	r3, #1
 8000aae:	603b      	str	r3, [r7, #0]
	while(size){
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1e8      	bne.n	8000a88 <spi1_receive+0xc>
	}
}
 8000ab6:	bf00      	nop
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	40013000 	.word	0x40013000

08000ac8 <cs_enable>:

/* We create two functions to select this slave and to deselect it. We call first one CS_nable, the CS line. This function will help us enable the CS line. To enable the CS line, what we want to do is
 set the pin low. We want to set it to zero. So then we do this by accessing GPIOA output data register, bit 9 because we're dealing with PA9. The slave select line is PA9.We set it to zero to enable it.
  Next is cs_disable, if we want to disable the CS line, we have to pull it high such that CS disable is rather setting bit 9 to one.
 */
void cs_enable(void){
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~(1U<<9);
 8000acc:	4b05      	ldr	r3, [pc, #20]	@ (8000ae4 <cs_enable+0x1c>)
 8000ace:	695b      	ldr	r3, [r3, #20]
 8000ad0:	4a04      	ldr	r2, [pc, #16]	@ (8000ae4 <cs_enable+0x1c>)
 8000ad2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ad6:	6153      	str	r3, [r2, #20]
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	40020000 	.word	0x40020000

08000ae8 <cs_disable>:
/*pull high to disable*/
void cs_disable(void){
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
	GPIOA->ODR |=(1U<<9);
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <cs_disable+0x1c>)
 8000aee:	695b      	ldr	r3, [r3, #20]
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <cs_disable+0x1c>)
 8000af2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000af6:	6153      	str	r3, [r2, #20]
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40020000 	.word	0x40020000

08000b08 <adxl_read>:
 Next , we're going to send the address of the memory. Location that we want to write.To send address, we call our transmit function of size one. We pass size as one.Over here, we need not use the buffer. We can simply send the
 address directly because we manipulated it outside of the buffer. So we can simply transmit to the address.To read, remember we want to read the data. we've got six data items that we want to read X0,X1,Y0,Y1,Z0,Z1.
 And we combine X0, X1 to get the X value like we did in the I2C lesson. So to do this, we're going to say we want to receive a piece of data. We're going to create a buffer to store the received data.We can let this be passed as
 argument to this function. We'll call this rxdata.To do this, we call our SPI receive function. Then, we want to store the received data into our rxdata in a size of six.Next, once we've done this, we're going to pull the CS
 line I to disable the slave device. */
void adxl_read(uint8_t address, uint8_t *rxdata){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	6039      	str	r1, [r7, #0]
 8000b12:	71fb      	strb	r3, [r7, #7]

	uint8_t data[2];
	address |= READ_OPERATIONS;//set read operation
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	71fb      	strb	r3, [r7, #7]
	address |= MULTI_BYTE_EN;//enable multi byte
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	71fb      	strb	r3, [r7, #7]
	cs_enable(); //pull cs line low to enable slave
 8000b28:	f7ff ffce 	bl	8000ac8 <cs_enable>
	spi1_transmit(&address,1); //send address
 8000b2c:	1dfb      	adds	r3, r7, #7
 8000b2e:	2101      	movs	r1, #1
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ff6b 	bl	8000a0c <spi1_transmit>
	spi1_receive(rxdata,6);  //read 6 bytes
 8000b36:	2106      	movs	r1, #6
 8000b38:	6838      	ldr	r0, [r7, #0]
 8000b3a:	f7ff ff9f 	bl	8000a7c <spi1_receive>
	cs_disable();//pull cs line high to disable slave
 8000b3e:	f7ff ffd3 	bl	8000ae8 <cs_disable>

}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <adxl_write>:
/*In write function ,we start off with a local buffer called data of size 2 and this time, using our slave device with SPI, we have to enable multibyte.To enable multibyte, we'll create a symbolic name, MULTI_BYTE_EN.
 and this is found in our ADXL345 documentation.Then, we want to place address and data into data buffer.So, the address will be passed as argument.Then, we perform an OR operator, with  multibyte enable.
 Then, we'll place that at index zero and index one, we place the value that is passed. So, we want to write  value to address. Once we've done this, we will pull the CS line to enable the slave.So we call our CS enable function.
 Remember, our cs_enable function sets PA9 to low.Once this is done, we're going to transmit the data. To transmit the data, we call our SPI1 transmit function. The first argument is the buffer that has the data. The second argument
 is the size of the data we are going to transmit. So I'll say over here, transmit data and address, like this.Next, we're going to pull the CS line high to enable the slave select. This is the sequence to write to the SPI slave. */
void adxl_write(uint8_t address, uint8_t value){
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b084      	sub	sp, #16
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	4603      	mov	r3, r0
 8000b52:	460a      	mov	r2, r1
 8000b54:	71fb      	strb	r3, [r7, #7]
 8000b56:	4613      	mov	r3, r2
 8000b58:	71bb      	strb	r3, [r7, #6]

	uint8_t data[2];
	data[0] = address | MULTI_BYTE_EN;  //enable multi-byte , place address into buffer
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	733b      	strb	r3, [r7, #12]
	data[1] = value;//place data into buffer
 8000b64:	79bb      	ldrb	r3, [r7, #6]
 8000b66:	737b      	strb	r3, [r7, #13]
	cs_enable(); //pull cs line low to enable slave
 8000b68:	f7ff ffae 	bl	8000ac8 <cs_enable>
	spi1_transmit(data,2);//transmit data and address
 8000b6c:	f107 030c 	add.w	r3, r7, #12
 8000b70:	2102      	movs	r1, #2
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff ff4a 	bl	8000a0c <spi1_transmit>
	cs_disable();//pull cs line high to disable slave
 8000b78:	f7ff ffb6 	bl	8000ae8 <cs_disable>


}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <adxl_init>:

void adxl_init (void){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0

	spi_gpio_init();  //Enable SPI gpio
 8000b88:	f7ff fe5c 	bl	8000844 <spi_gpio_init>
	spi1_config();   //config SPI
 8000b8c:	f7ff fee4 	bl	8000958 <spi1_config>
	adxl_write(DATA_FORMAT_R, FOUR_G); //set the data format range to +/- 4G
 8000b90:	2101      	movs	r1, #1
 8000b92:	2031      	movs	r0, #49	@ 0x31
 8000b94:	f7ff ffd9 	bl	8000b4a <adxl_write>
	adxl_write(POWER_CTL_R,RESET);  //reset all bits
 8000b98:	2100      	movs	r1, #0
 8000b9a:	202d      	movs	r0, #45	@ 0x2d
 8000b9c:	f7ff ffd5 	bl	8000b4a <adxl_write>
	adxl_write(POWER_CTL_R,SET_MEASURE_B);  //configure power control measure bit
 8000ba0:	2108      	movs	r1, #8
 8000ba2:	202d      	movs	r0, #45	@ 0x2d
 8000ba4:	f7ff ffd1 	bl	8000b4a <adxl_write>

}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	0000      	movs	r0, r0
	...

08000bb0 <main>:
 Remember we said we want to read all the values. So we want to read from X0 to Z1. We're going to be doing this repeatedly in the infinite loop and once that is done we need to combine X0 and X1 into a single x value. We have  created local
 variables  x,y,z and then xg,yg,zg. When we did our read values, the value read was stored in the buffer, There is a buffer that we created called data_rec .We create an external version because we need access to it's content.Here the first two values
 are the X0 and X1 values,we're going to combine them by shifting them to get a single value called X. We take index 0 and then perform an OR operation with index 1 shifted, this will give us x. We do the same to get y, Y0 and Y1 are located at index 2
 and index 3. So we do the same and then Z0, Z1 are located at index 4 and index 5.This will give us the x,y,z .Now to convert this to g there is a scale factor that we need to multiply this by and this is found in the data sheet.
 This is a constant called the 4g scale factor = 0.0078, we're going to multiply our x,y,z values with this value to get a unit in g.That's why we created this xg, yg, zg variable is to hold a unit in g. */
int main(void){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0

	adxl_init();
 8000bb4:	f7ff ffe6 	bl	8000b84 <adxl_init>
	while(1){
		adxl_read(DATA_START_ADDR,data_rec); //adxl_read for spi takes two arguments
 8000bb8:	4933      	ldr	r1, [pc, #204]	@ (8000c88 <main+0xd8>)
 8000bba:	2032      	movs	r0, #50	@ 0x32
 8000bbc:	f7ff ffa4 	bl	8000b08 <adxl_read>
		x = ((data_rec[1]<<8)|data_rec[0]);
 8000bc0:	4b31      	ldr	r3, [pc, #196]	@ (8000c88 <main+0xd8>)
 8000bc2:	785b      	ldrb	r3, [r3, #1]
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	b21a      	sxth	r2, r3
 8000bc8:	4b2f      	ldr	r3, [pc, #188]	@ (8000c88 <main+0xd8>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	b21a      	sxth	r2, r3
 8000bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c8c <main+0xdc>)
 8000bd4:	801a      	strh	r2, [r3, #0]
		y = ((data_rec[3]<<8)|data_rec[2]);
 8000bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8000c88 <main+0xd8>)
 8000bd8:	78db      	ldrb	r3, [r3, #3]
 8000bda:	021b      	lsls	r3, r3, #8
 8000bdc:	b21a      	sxth	r2, r3
 8000bde:	4b2a      	ldr	r3, [pc, #168]	@ (8000c88 <main+0xd8>)
 8000be0:	789b      	ldrb	r3, [r3, #2]
 8000be2:	b21b      	sxth	r3, r3
 8000be4:	4313      	orrs	r3, r2
 8000be6:	b21a      	sxth	r2, r3
 8000be8:	4b29      	ldr	r3, [pc, #164]	@ (8000c90 <main+0xe0>)
 8000bea:	801a      	strh	r2, [r3, #0]
		z = ((data_rec[5]<<8)|data_rec[4]);
 8000bec:	4b26      	ldr	r3, [pc, #152]	@ (8000c88 <main+0xd8>)
 8000bee:	795b      	ldrb	r3, [r3, #5]
 8000bf0:	021b      	lsls	r3, r3, #8
 8000bf2:	b21a      	sxth	r2, r3
 8000bf4:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <main+0xd8>)
 8000bf6:	791b      	ldrb	r3, [r3, #4]
 8000bf8:	b21b      	sxth	r3, r3
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	b21a      	sxth	r2, r3
 8000bfe:	4b25      	ldr	r3, [pc, #148]	@ (8000c94 <main+0xe4>)
 8000c00:	801a      	strh	r2, [r3, #0]
		xg = (x*0.0078);
 8000c02:	4b22      	ldr	r3, [pc, #136]	@ (8000c8c <main+0xdc>)
 8000c04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fd61 	bl	80006d0 <__aeabi_i2d>
 8000c0e:	a31c      	add	r3, pc, #112	@ (adr r3, 8000c80 <main+0xd0>)
 8000c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c14:	f7ff fae0 	bl	80001d8 <__aeabi_dmul>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f7ff fdc0 	bl	80007a4 <__aeabi_d2f>
 8000c24:	4603      	mov	r3, r0
 8000c26:	4a1c      	ldr	r2, [pc, #112]	@ (8000c98 <main+0xe8>)
 8000c28:	6013      	str	r3, [r2, #0]
		yg = (y*0.0078);
 8000c2a:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <main+0xe0>)
 8000c2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fd4d 	bl	80006d0 <__aeabi_i2d>
 8000c36:	a312      	add	r3, pc, #72	@ (adr r3, 8000c80 <main+0xd0>)
 8000c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c3c:	f7ff facc 	bl	80001d8 <__aeabi_dmul>
 8000c40:	4602      	mov	r2, r0
 8000c42:	460b      	mov	r3, r1
 8000c44:	4610      	mov	r0, r2
 8000c46:	4619      	mov	r1, r3
 8000c48:	f7ff fdac 	bl	80007a4 <__aeabi_d2f>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	4a13      	ldr	r2, [pc, #76]	@ (8000c9c <main+0xec>)
 8000c50:	6013      	str	r3, [r2, #0]
		zg = (z*0.0078);
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <main+0xe4>)
 8000c54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff fd39 	bl	80006d0 <__aeabi_i2d>
 8000c5e:	a308      	add	r3, pc, #32	@ (adr r3, 8000c80 <main+0xd0>)
 8000c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c64:	f7ff fab8 	bl	80001d8 <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	4619      	mov	r1, r3
 8000c70:	f7ff fd98 	bl	80007a4 <__aeabi_d2f>
 8000c74:	4603      	mov	r3, r0
 8000c76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca0 <main+0xf0>)
 8000c78:	6013      	str	r3, [r2, #0]
		adxl_read(DATA_START_ADDR,data_rec); //adxl_read for spi takes two arguments
 8000c7a:	bf00      	nop
 8000c7c:	e79c      	b.n	8000bb8 <main+0x8>
 8000c7e:	bf00      	nop
 8000c80:	8e8a71de 	.word	0x8e8a71de
 8000c84:	3f7ff2e4 	.word	0x3f7ff2e4
 8000c88:	20000030 	.word	0x20000030
 8000c8c:	2000001c 	.word	0x2000001c
 8000c90:	2000001e 	.word	0x2000001e
 8000c94:	20000020 	.word	0x20000020
 8000c98:	20000024 	.word	0x20000024
 8000c9c:	20000028 	.word	0x20000028
 8000ca0:	2000002c 	.word	0x2000002c

08000ca4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ca4:	480d      	ldr	r0, [pc, #52]	@ (8000cdc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ca6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ca8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cac:	480c      	ldr	r0, [pc, #48]	@ (8000ce0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cae:	490d      	ldr	r1, [pc, #52]	@ (8000ce4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce8 <LoopForever+0xe>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb4:	e002      	b.n	8000cbc <LoopCopyDataInit>

08000cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cba:	3304      	adds	r3, #4

08000cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc0:	d3f9      	bcc.n	8000cb6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000cf0 <LoopForever+0x16>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc8:	e001      	b.n	8000cce <LoopFillZerobss>

08000cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ccc:	3204      	adds	r2, #4

08000cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd0:	d3fb      	bcc.n	8000cca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cd2:	f000 f811 	bl	8000cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cd6:	f7ff ff6b 	bl	8000bb0 <main>

08000cda <LoopForever>:

LoopForever:
  b LoopForever
 8000cda:	e7fe      	b.n	8000cda <LoopForever>
  ldr   r0, =_estack
 8000cdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000ce8:	08000d60 	.word	0x08000d60
  ldr r2, =_sbss
 8000cec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000cf0:	20000034 	.word	0x20000034

08000cf4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cf4:	e7fe      	b.n	8000cf4 <ADC_IRQHandler>
	...

08000cf8 <__libc_init_array>:
 8000cf8:	b570      	push	{r4, r5, r6, lr}
 8000cfa:	4d0d      	ldr	r5, [pc, #52]	@ (8000d30 <__libc_init_array+0x38>)
 8000cfc:	4c0d      	ldr	r4, [pc, #52]	@ (8000d34 <__libc_init_array+0x3c>)
 8000cfe:	1b64      	subs	r4, r4, r5
 8000d00:	10a4      	asrs	r4, r4, #2
 8000d02:	2600      	movs	r6, #0
 8000d04:	42a6      	cmp	r6, r4
 8000d06:	d109      	bne.n	8000d1c <__libc_init_array+0x24>
 8000d08:	4d0b      	ldr	r5, [pc, #44]	@ (8000d38 <__libc_init_array+0x40>)
 8000d0a:	4c0c      	ldr	r4, [pc, #48]	@ (8000d3c <__libc_init_array+0x44>)
 8000d0c:	f000 f818 	bl	8000d40 <_init>
 8000d10:	1b64      	subs	r4, r4, r5
 8000d12:	10a4      	asrs	r4, r4, #2
 8000d14:	2600      	movs	r6, #0
 8000d16:	42a6      	cmp	r6, r4
 8000d18:	d105      	bne.n	8000d26 <__libc_init_array+0x2e>
 8000d1a:	bd70      	pop	{r4, r5, r6, pc}
 8000d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d20:	4798      	blx	r3
 8000d22:	3601      	adds	r6, #1
 8000d24:	e7ee      	b.n	8000d04 <__libc_init_array+0xc>
 8000d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d2a:	4798      	blx	r3
 8000d2c:	3601      	adds	r6, #1
 8000d2e:	e7f2      	b.n	8000d16 <__libc_init_array+0x1e>
 8000d30:	08000d58 	.word	0x08000d58
 8000d34:	08000d58 	.word	0x08000d58
 8000d38:	08000d58 	.word	0x08000d58
 8000d3c:	08000d5c 	.word	0x08000d5c

08000d40 <_init>:
 8000d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d42:	bf00      	nop
 8000d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d46:	bc08      	pop	{r3}
 8000d48:	469e      	mov	lr, r3
 8000d4a:	4770      	bx	lr

08000d4c <_fini>:
 8000d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d4e:	bf00      	nop
 8000d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d52:	bc08      	pop	{r3}
 8000d54:	469e      	mov	lr, r3
 8000d56:	4770      	bx	lr
