
Final_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08006d1c  08006d1c  00007d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070d4  080070d4  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070d4  080070d4  000080d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070dc  080070dc  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070dc  080070dc  000080dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070e0  080070e0  000080e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080070e4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  2000005c  08007140  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  08007140  00009498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec22  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f81  00000000  00000000  00017cae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00019c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acf  00000000  00000000  0001a9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c36  00000000  00000000  0001b4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001001f  00000000  00000000  000330f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c8d  00000000  00000000  00043114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcda1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004004  00000000  00000000  000dcde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000e0de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006d04 	.word	0x08006d04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08006d04 	.word	0x08006d04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <HCSR04_TRIG_PULSE.0>:

	uint16_t time_diff = 0;
	uint16_t distance = 0;


	void HCSR04_TRIG_PULSE(void) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_SET);
 80005c6:	2201      	movs	r2, #1
 80005c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005cc:	480a      	ldr	r0, [pc, #40]	@ (80005f8 <HCSR04_TRIG_PULSE.0+0x3c>)
 80005ce:	f002 fdb1 	bl	8003134 <HAL_GPIO_WritePin>
		for (int i = 0; i != 15; i = i + 1) {};
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	e002      	b.n	80005de <HCSR04_TRIG_PULSE.0+0x22>
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	3301      	adds	r3, #1
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	2b0f      	cmp	r3, #15
 80005e2:	d1f9      	bne.n	80005d8 <HCSR04_TRIG_PULSE.0+0x1c>
		HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ea:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <HCSR04_TRIG_PULSE.0+0x3c>)
 80005ec:	f002 fda2 	bl	8003134 <HAL_GPIO_WritePin>
	}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40020400 	.word	0x40020400

080005fc <main>:
{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b0cc      	sub	sp, #304	@ 0x130
 8000600:	af04      	add	r7, sp, #16
int main(void)
 8000602:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000606:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	char clk_label[128] = {0};
 800060a:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800060e:	2280      	movs	r2, #128	@ 0x80
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f005 fef8 	bl	8006408 <memset>
	char clk_msg_buffer[64] = {0};
 8000618:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800061c:	2240      	movs	r2, #64	@ 0x40
 800061e:	2100      	movs	r1, #0
 8000620:	4618      	mov	r0, r3
 8000622:	f005 fef1 	bl	8006408 <memset>
	char irrigation_done_msg[64] = {0};
 8000626:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800062a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800062e:	4618      	mov	r0, r3
 8000630:	2340      	movs	r3, #64	@ 0x40
 8000632:	461a      	mov	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	f005 fee7 	bl	8006408 <memset>
	uint16_t time_diff = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
	uint16_t distance = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f001 fdaf 	bl	80021a8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 fb7f 	bl	8000d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fe4b 	bl	80012e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 fe1f 	bl	8001294 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000656:	f000 fbd9 	bl	8000e0c <MX_ADC1_Init>
  MX_TIM2_Init();
 800065a:	f000 fc29 	bl	8000eb0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800065e:	f000 fcab 	bl	8000fb8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000662:	f000 fd19 	bl	8001098 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000666:	f000 fd8d 	bl	8001184 <MX_TIM5_Init>
  MX_TIM9_Init();
 800066a:	f000 fdd9 	bl	8001220 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim2);
 800066e:	4899      	ldr	r0, [pc, #612]	@ (80008d4 <main+0x2d8>)
 8000670:	f003 fa12 	bl	8003a98 <HAL_TIM_Base_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000674:	2100      	movs	r1, #0
 8000676:	4897      	ldr	r0, [pc, #604]	@ (80008d4 <main+0x2d8>)
 8000678:	f003 fba2 	bl	8003dc0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800067c:	2104      	movs	r1, #4
 800067e:	4895      	ldr	r0, [pc, #596]	@ (80008d4 <main+0x2d8>)
 8000680:	f003 fb9e 	bl	8003dc0 <HAL_TIM_PWM_Start>

  TIM2 -> PSC = 16 - 1;
 8000684:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000688:	220f      	movs	r2, #15
 800068a:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM2 -> ARR = 2000 - 1;
 800068c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000690:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000694:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM2 -> CCR1 = 0;
 8000696:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800069a:	2200      	movs	r2, #0
 800069c:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM2 -> CCR2 = 0;
 800069e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006a2:	2200      	movs	r2, #0
 80006a4:	639a      	str	r2, [r3, #56]	@ 0x38

  HAL_TIM_Base_Start(&htim4);
 80006a6:	488c      	ldr	r0, [pc, #560]	@ (80008d8 <main+0x2dc>)
 80006a8:	f003 fa46 	bl	8003b38 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80006ac:	2104      	movs	r1, #4
 80006ae:	488a      	ldr	r0, [pc, #552]	@ (80008d8 <main+0x2dc>)
 80006b0:	f003 fb86 	bl	8003dc0 <HAL_TIM_PWM_Start>

  TIM4->PSC = 16-1;
 80006b4:	4b89      	ldr	r3, [pc, #548]	@ (80008dc <main+0x2e0>)
 80006b6:	220f      	movs	r2, #15
 80006b8:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM4->ARR = 20000-1;
 80006ba:	4b88      	ldr	r3, [pc, #544]	@ (80008dc <main+0x2e0>)
 80006bc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80006c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  HAL_TIM_Base_Start_IT(&htim5);
 80006c2:	4887      	ldr	r0, [pc, #540]	@ (80008e0 <main+0x2e4>)
 80006c4:	f003 fa92 	bl	8003bec <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Init(&htim3);
 80006c8:	4886      	ldr	r0, [pc, #536]	@ (80008e4 <main+0x2e8>)
 80006ca:	f003 f9e5 	bl	8003a98 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim3);
 80006ce:	4885      	ldr	r0, [pc, #532]	@ (80008e4 <main+0x2e8>)
 80006d0:	f003 fa32 	bl	8003b38 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80006d4:	2100      	movs	r1, #0
 80006d6:	4883      	ldr	r0, [pc, #524]	@ (80008e4 <main+0x2e8>)
 80006d8:	f003 fc7c 	bl	8003fd4 <HAL_TIM_IC_Start_IT>

  clock_hours = 0;
 80006dc:	4b82      	ldr	r3, [pc, #520]	@ (80008e8 <main+0x2ec>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
  clock_mins = 0;
 80006e2:	4b82      	ldr	r3, [pc, #520]	@ (80008ec <main+0x2f0>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // START SYSTEM MODE HERE
	  sprintf((char*)txd_msg_buffer, "\r\n Enter SETUP Parameters:");
 80006e8:	4981      	ldr	r1, [pc, #516]	@ (80008f0 <main+0x2f4>)
 80006ea:	4882      	ldr	r0, [pc, #520]	@ (80008f4 <main+0x2f8>)
 80006ec:	f005 fe6a 	bl	80063c4 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80006f0:	4880      	ldr	r0, [pc, #512]	@ (80008f4 <main+0x2f8>)
 80006f2:	f7ff fd75 	bl	80001e0 <strlen>
 80006f6:	4603      	mov	r3, r0
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006fe:	497d      	ldr	r1, [pc, #500]	@ (80008f4 <main+0x2f8>)
 8000700:	487d      	ldr	r0, [pc, #500]	@ (80008f8 <main+0x2fc>)
 8000702:	f004 fdbb 	bl	800527c <HAL_UART_Transmit>


	  for (int i = 0; i < PIPELINE_NUM; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800070c:	e061      	b.n	80007d2 <main+0x1d6>
		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 800070e:	4b7b      	ldr	r3, [pc, #492]	@ (80008fc <main+0x300>)
 8000710:	2200      	movs	r2, #0
 8000712:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 8000714:	2201      	movs	r2, #1
 8000716:	497a      	ldr	r1, [pc, #488]	@ (8000900 <main+0x304>)
 8000718:	4877      	ldr	r0, [pc, #476]	@ (80008f8 <main+0x2fc>)
 800071a:	f004 fe3a 	bl	8005392 <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n PIPELINE (options: 0 to 3): ");
 800071e:	4979      	ldr	r1, [pc, #484]	@ (8000904 <main+0x308>)
 8000720:	4874      	ldr	r0, [pc, #464]	@ (80008f4 <main+0x2f8>)
 8000722:	f005 fe4f 	bl	80063c4 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000726:	4873      	ldr	r0, [pc, #460]	@ (80008f4 <main+0x2f8>)
 8000728:	f7ff fd5a 	bl	80001e0 <strlen>
 800072c:	4603      	mov	r3, r0
 800072e:	b29a      	uxth	r2, r3
 8000730:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000734:	496f      	ldr	r1, [pc, #444]	@ (80008f4 <main+0x2f8>)
 8000736:	4870      	ldr	r0, [pc, #448]	@ (80008f8 <main+0x2fc>)
 8000738:	f004 fda0 	bl	800527c <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 800073c:	bf00      	nop
 800073e:	4b6f      	ldr	r3, [pc, #444]	@ (80008fc <main+0x300>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d0fb      	beq.n	800073e <main+0x142>

		  pipeline[i].value = value;
 8000746:	4b70      	ldr	r3, [pc, #448]	@ (8000908 <main+0x30c>)
 8000748:	7819      	ldrb	r1, [r3, #0]
 800074a:	4a70      	ldr	r2, [pc, #448]	@ (800090c <main+0x310>)
 800074c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000750:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		  sprintf((char*)txd_msg_buffer, "\r\n value: %d", pipeline[i].value);
 8000754:	4a6d      	ldr	r2, [pc, #436]	@ (800090c <main+0x310>)
 8000756:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800075a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800075e:	461a      	mov	r2, r3
 8000760:	496b      	ldr	r1, [pc, #428]	@ (8000910 <main+0x314>)
 8000762:	4864      	ldr	r0, [pc, #400]	@ (80008f4 <main+0x2f8>)
 8000764:	f005 fe2e 	bl	80063c4 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000768:	4862      	ldr	r0, [pc, #392]	@ (80008f4 <main+0x2f8>)
 800076a:	f7ff fd39 	bl	80001e0 <strlen>
 800076e:	4603      	mov	r3, r0
 8000770:	b29a      	uxth	r2, r3
 8000772:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000776:	495f      	ldr	r1, [pc, #380]	@ (80008f4 <main+0x2f8>)
 8000778:	485f      	ldr	r0, [pc, #380]	@ (80008f8 <main+0x2fc>)
 800077a:	f004 fd7f 	bl	800527c <HAL_UART_Transmit>

		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 800077e:	4b5f      	ldr	r3, [pc, #380]	@ (80008fc <main+0x300>)
 8000780:	2200      	movs	r2, #0
 8000782:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 8000784:	2201      	movs	r2, #1
 8000786:	495e      	ldr	r1, [pc, #376]	@ (8000900 <main+0x304>)
 8000788:	485b      	ldr	r0, [pc, #364]	@ (80008f8 <main+0x2fc>)
 800078a:	f004 fe02 	bl	8005392 <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pump PWM (options: 0 to 3): ");
 800078e:	4961      	ldr	r1, [pc, #388]	@ (8000914 <main+0x318>)
 8000790:	4858      	ldr	r0, [pc, #352]	@ (80008f4 <main+0x2f8>)
 8000792:	f005 fe17 	bl	80063c4 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000796:	4857      	ldr	r0, [pc, #348]	@ (80008f4 <main+0x2f8>)
 8000798:	f7ff fd22 	bl	80001e0 <strlen>
 800079c:	4603      	mov	r3, r0
 800079e:	b29a      	uxth	r2, r3
 80007a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007a4:	4953      	ldr	r1, [pc, #332]	@ (80008f4 <main+0x2f8>)
 80007a6:	4854      	ldr	r0, [pc, #336]	@ (80008f8 <main+0x2fc>)
 80007a8:	f004 fd68 	bl	800527c <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 80007ac:	bf00      	nop
 80007ae:	4b53      	ldr	r3, [pc, #332]	@ (80008fc <main+0x300>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d0fb      	beq.n	80007ae <main+0x1b2>

		  pipeline[i].pwm = value;
 80007b6:	4b54      	ldr	r3, [pc, #336]	@ (8000908 <main+0x30c>)
 80007b8:	7819      	ldrb	r1, [r3, #0]
 80007ba:	4a54      	ldr	r2, [pc, #336]	@ (800090c <main+0x310>)
 80007bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	4413      	add	r3, r2
 80007c4:	460a      	mov	r2, r1
 80007c6:	705a      	strb	r2, [r3, #1]
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80007c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007cc:	3301      	adds	r3, #1
 80007ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80007d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	dd99      	ble.n	800070e <main+0x112>
	  }

	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80007da:	2300      	movs	r3, #0
 80007dc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80007e0:	e052      	b.n	8000888 <main+0x28c>
		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 80007e2:	4b46      	ldr	r3, [pc, #280]	@ (80008fc <main+0x300>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 80007e8:	2201      	movs	r2, #1
 80007ea:	4945      	ldr	r1, [pc, #276]	@ (8000900 <main+0x304>)
 80007ec:	4842      	ldr	r0, [pc, #264]	@ (80008f8 <main+0x2fc>)
 80007ee:	f004 fdd0 	bl	8005392 <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pipeline %d	Pump FIRST HOUR (options: 00 to 23): ", i);
 80007f2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80007f6:	4948      	ldr	r1, [pc, #288]	@ (8000918 <main+0x31c>)
 80007f8:	483e      	ldr	r0, [pc, #248]	@ (80008f4 <main+0x2f8>)
 80007fa:	f005 fde3 	bl	80063c4 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80007fe:	483d      	ldr	r0, [pc, #244]	@ (80008f4 <main+0x2f8>)
 8000800:	f7ff fcee 	bl	80001e0 <strlen>
 8000804:	4603      	mov	r3, r0
 8000806:	b29a      	uxth	r2, r3
 8000808:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800080c:	4939      	ldr	r1, [pc, #228]	@ (80008f4 <main+0x2f8>)
 800080e:	483a      	ldr	r0, [pc, #232]	@ (80008f8 <main+0x2fc>)
 8000810:	f004 fd34 	bl	800527c <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8000814:	bf00      	nop
 8000816:	4b39      	ldr	r3, [pc, #228]	@ (80008fc <main+0x300>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d0fb      	beq.n	8000816 <main+0x21a>

		  pipeline[i].first_time = value;
 800081e:	4b3a      	ldr	r3, [pc, #232]	@ (8000908 <main+0x30c>)
 8000820:	7819      	ldrb	r1, [r3, #0]
 8000822:	4a3a      	ldr	r2, [pc, #232]	@ (800090c <main+0x310>)
 8000824:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	4413      	add	r3, r2
 800082c:	460a      	mov	r2, r1
 800082e:	709a      	strb	r2, [r3, #2]

		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 8000830:	4b32      	ldr	r3, [pc, #200]	@ (80008fc <main+0x300>)
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 8000836:	2201      	movs	r2, #1
 8000838:	4931      	ldr	r1, [pc, #196]	@ (8000900 <main+0x304>)
 800083a:	482f      	ldr	r0, [pc, #188]	@ (80008f8 <main+0x2fc>)
 800083c:	f004 fda9 	bl	8005392 <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pipeline %d	Pump LAST HOUR (options: 00 to 23): ", i);
 8000840:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000844:	4935      	ldr	r1, [pc, #212]	@ (800091c <main+0x320>)
 8000846:	482b      	ldr	r0, [pc, #172]	@ (80008f4 <main+0x2f8>)
 8000848:	f005 fdbc 	bl	80063c4 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800084c:	4829      	ldr	r0, [pc, #164]	@ (80008f4 <main+0x2f8>)
 800084e:	f7ff fcc7 	bl	80001e0 <strlen>
 8000852:	4603      	mov	r3, r0
 8000854:	b29a      	uxth	r2, r3
 8000856:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800085a:	4926      	ldr	r1, [pc, #152]	@ (80008f4 <main+0x2f8>)
 800085c:	4826      	ldr	r0, [pc, #152]	@ (80008f8 <main+0x2fc>)
 800085e:	f004 fd0d 	bl	800527c <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8000862:	bf00      	nop
 8000864:	4b25      	ldr	r3, [pc, #148]	@ (80008fc <main+0x300>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d0fb      	beq.n	8000864 <main+0x268>

		  pipeline[i].last_time = value;
 800086c:	4b26      	ldr	r3, [pc, #152]	@ (8000908 <main+0x30c>)
 800086e:	7819      	ldrb	r1, [r3, #0]
 8000870:	4a26      	ldr	r2, [pc, #152]	@ (800090c <main+0x310>)
 8000872:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	4413      	add	r3, r2
 800087a:	460a      	mov	r2, r1
 800087c:	70da      	strb	r2, [r3, #3]
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 800087e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000882:	3301      	adds	r3, #1
 8000884:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000888:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800088c:	2b03      	cmp	r3, #3
 800088e:	dda8      	ble.n	80007e2 <main+0x1e6>
	  }

	  sprintf((char*)txd_msg_buffer, "\r\n Printing SETUP Parameters");
 8000890:	4923      	ldr	r1, [pc, #140]	@ (8000920 <main+0x324>)
 8000892:	4818      	ldr	r0, [pc, #96]	@ (80008f4 <main+0x2f8>)
 8000894:	f005 fd96 	bl	80063c4 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000898:	4816      	ldr	r0, [pc, #88]	@ (80008f4 <main+0x2f8>)
 800089a:	f7ff fca1 	bl	80001e0 <strlen>
 800089e:	4603      	mov	r3, r0
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a6:	4913      	ldr	r1, [pc, #76]	@ (80008f4 <main+0x2f8>)
 80008a8:	4813      	ldr	r0, [pc, #76]	@ (80008f8 <main+0x2fc>)
 80008aa:	f004 fce7 	bl	800527c <HAL_UART_Transmit>
	  sprintf((char*)txd_msg_buffer, "\r\n CURRENT WALL CLOCK HOUR 0");
 80008ae:	491d      	ldr	r1, [pc, #116]	@ (8000924 <main+0x328>)
 80008b0:	4810      	ldr	r0, [pc, #64]	@ (80008f4 <main+0x2f8>)
 80008b2:	f005 fd87 	bl	80063c4 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80008b6:	480f      	ldr	r0, [pc, #60]	@ (80008f4 <main+0x2f8>)
 80008b8:	f7ff fc92 	bl	80001e0 <strlen>
 80008bc:	4603      	mov	r3, r0
 80008be:	b29a      	uxth	r2, r3
 80008c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c4:	490b      	ldr	r1, [pc, #44]	@ (80008f4 <main+0x2f8>)
 80008c6:	480c      	ldr	r0, [pc, #48]	@ (80008f8 <main+0x2fc>)
 80008c8:	f004 fcd8 	bl	800527c <HAL_UART_Transmit>

	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80008cc:	2300      	movs	r3, #0
 80008ce:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80008d2:	e05b      	b.n	800098c <main+0x390>
 80008d4:	200000c0 	.word	0x200000c0
 80008d8:	20000150 	.word	0x20000150
 80008dc:	40000800 	.word	0x40000800
 80008e0:	20000198 	.word	0x20000198
 80008e4:	20000108 	.word	0x20000108
 80008e8:	20000270 	.word	0x20000270
 80008ec:	20000271 	.word	0x20000271
 80008f0:	08006d1c 	.word	0x08006d1c
 80008f4:	200002bc 	.word	0x200002bc
 80008f8:	20000228 	.word	0x20000228
 80008fc:	20000278 	.word	0x20000278
 8000900:	20000276 	.word	0x20000276
 8000904:	08006d38 	.word	0x08006d38
 8000908:	20000277 	.word	0x20000277
 800090c:	2000027c 	.word	0x2000027c
 8000910:	08006d58 	.word	0x08006d58
 8000914:	08006d68 	.word	0x08006d68
 8000918:	08006d88 	.word	0x08006d88
 800091c:	08006dc0 	.word	0x08006dc0
 8000920:	08006df4 	.word	0x08006df4
 8000924:	08006e14 	.word	0x08006e14
		  sprintf((char*)txd_msg_buffer, "\r\n PIPELINE: %d	 Pump PWM: %d  Pump FIRST HOUR: %d  Pump LAST HOUR: %d\n", pipeline[i].value, pipeline[i].pwm, pipeline[i].first_time, pipeline[i].last_time);
 8000928:	4a92      	ldr	r2, [pc, #584]	@ (8000b74 <main+0x578>)
 800092a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800092e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000932:	4618      	mov	r0, r3
 8000934:	4a8f      	ldr	r2, [pc, #572]	@ (8000b74 <main+0x578>)
 8000936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	4413      	add	r3, r2
 800093e:	785b      	ldrb	r3, [r3, #1]
 8000940:	461c      	mov	r4, r3
 8000942:	4a8c      	ldr	r2, [pc, #560]	@ (8000b74 <main+0x578>)
 8000944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4413      	add	r3, r2
 800094c:	789b      	ldrb	r3, [r3, #2]
 800094e:	4619      	mov	r1, r3
 8000950:	4a88      	ldr	r2, [pc, #544]	@ (8000b74 <main+0x578>)
 8000952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000956:	009b      	lsls	r3, r3, #2
 8000958:	4413      	add	r3, r2
 800095a:	78db      	ldrb	r3, [r3, #3]
 800095c:	9301      	str	r3, [sp, #4]
 800095e:	9100      	str	r1, [sp, #0]
 8000960:	4623      	mov	r3, r4
 8000962:	4602      	mov	r2, r0
 8000964:	4984      	ldr	r1, [pc, #528]	@ (8000b78 <main+0x57c>)
 8000966:	4885      	ldr	r0, [pc, #532]	@ (8000b7c <main+0x580>)
 8000968:	f005 fd2c 	bl	80063c4 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800096c:	4883      	ldr	r0, [pc, #524]	@ (8000b7c <main+0x580>)
 800096e:	f7ff fc37 	bl	80001e0 <strlen>
 8000972:	4603      	mov	r3, r0
 8000974:	b29a      	uxth	r2, r3
 8000976:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800097a:	4980      	ldr	r1, [pc, #512]	@ (8000b7c <main+0x580>)
 800097c:	4880      	ldr	r0, [pc, #512]	@ (8000b80 <main+0x584>)
 800097e:	f004 fc7d 	bl	800527c <HAL_UART_Transmit>
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 8000982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000986:	3301      	adds	r3, #1
 8000988:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800098c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000990:	2b03      	cmp	r3, #3
 8000992:	ddc9      	ble.n	8000928 <main+0x32c>
	  }


	  sprintf((char*)txd_msg_buffer, "\r\n SETUP is done. Press Blue Button for RUN MODE");
 8000994:	497b      	ldr	r1, [pc, #492]	@ (8000b84 <main+0x588>)
 8000996:	4879      	ldr	r0, [pc, #484]	@ (8000b7c <main+0x580>)
 8000998:	f005 fd14 	bl	80063c4 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800099c:	4877      	ldr	r0, [pc, #476]	@ (8000b7c <main+0x580>)
 800099e:	f7ff fc1f 	bl	80001e0 <strlen>
 80009a2:	4603      	mov	r3, r0
 80009a4:	b29a      	uxth	r2, r3
 80009a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009aa:	4974      	ldr	r1, [pc, #464]	@ (8000b7c <main+0x580>)
 80009ac:	4874      	ldr	r0, [pc, #464]	@ (8000b80 <main+0x584>)
 80009ae:	f004 fc65 	bl	800527c <HAL_UART_Transmit>

	  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {}
 80009b2:	bf00      	nop
 80009b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b8:	4873      	ldr	r0, [pc, #460]	@ (8000b88 <main+0x58c>)
 80009ba:	f002 fba3 	bl	8003104 <HAL_GPIO_ReadPin>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d1f7      	bne.n	80009b4 <main+0x3b8>

	  clock_mins = 0; clock_hours = 0;
 80009c4:	4b71      	ldr	r3, [pc, #452]	@ (8000b8c <main+0x590>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
 80009ca:	4b71      	ldr	r3, [pc, #452]	@ (8000b90 <main+0x594>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
	  sprintf( clk_label, "\r\n Wall Clk | Zone/Inlet | Motor Speed PWM | Motor RPM | Reservoir Water Depth ");
 80009d0:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80009d4:	496f      	ldr	r1, [pc, #444]	@ (8000b94 <main+0x598>)
 80009d6:	4618      	mov	r0, r3
 80009d8:	f005 fcf4 	bl	80063c4 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)clk_label, strlen(clk_label), HAL_MAX_DELAY);
 80009dc:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fbfd 	bl	80001e0 <strlen>
 80009e6:	4603      	mov	r3, r0
 80009e8:	b29a      	uxth	r2, r3
 80009ea:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295
 80009f2:	4863      	ldr	r0, [pc, #396]	@ (8000b80 <main+0x584>)
 80009f4:	f004 fc42 	bl	800527c <HAL_UART_Transmit>

	  //set all values to ' '
	  for (int i = 0; i < 24; i++) {
 80009f8:	2300      	movs	r3, #0
 80009fa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80009fe:	e00a      	b.n	8000a16 <main+0x41a>
		  OutputData[i].value = ' ';
 8000a00:	4a65      	ldr	r2, [pc, #404]	@ (8000b98 <main+0x59c>)
 8000a02:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000a06:	2120      	movs	r1, #32
 8000a08:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
	  for (int i = 0; i < 24; i++) {
 8000a0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000a10:	3301      	adds	r3, #1
 8000a12:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8000a16:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000a1a:	2b17      	cmp	r3, #23
 8000a1c:	ddf0      	ble.n	8000a00 <main+0x404>
	  }

	  format_time(OutputData, pipeline);
 8000a1e:	4955      	ldr	r1, [pc, #340]	@ (8000b74 <main+0x578>)
 8000a20:	485d      	ldr	r0, [pc, #372]	@ (8000b98 <main+0x59c>)
 8000a22:	f000 fe09 	bl	8001638 <format_time>

	  uint8_t counter = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	  while (1) {
		  // Continuously print

		  if (wall_clock_hr_update_flag) {
 8000a2c:	4b5b      	ldr	r3, [pc, #364]	@ (8000b9c <main+0x5a0>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d0fa      	beq.n	8000a2c <main+0x430>
		  	  wall_clock_hr_update_flag = 0;
 8000a36:	4b59      	ldr	r3, [pc, #356]	@ (8000b9c <main+0x5a0>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]

		  	  //adc start
		  	  if (OutputData[counter].pwm == 0 && OutputData[counter].value != ' ') {	//only capture adc value if pipe is specified
 8000a3c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a40:	4a55      	ldr	r2, [pc, #340]	@ (8000b98 <main+0x59c>)
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	4413      	add	r3, r2
 8000a46:	785b      	ldrb	r3, [r3, #1]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d12e      	bne.n	8000aaa <main+0x4ae>
 8000a4c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a50:	4a51      	ldr	r2, [pc, #324]	@ (8000b98 <main+0x59c>)
 8000a52:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000a56:	2b20      	cmp	r3, #32
 8000a58:	d027      	beq.n	8000aaa <main+0x4ae>
		  		  ADC_Select_CH(9);
 8000a5a:	2009      	movs	r0, #9
 8000a5c:	f000 fe50 	bl	8001700 <ADC_Select_CH>
				  HAL_ADC_Start(&hadc1);
 8000a60:	484f      	ldr	r0, [pc, #316]	@ (8000ba0 <main+0x5a4>)
 8000a62:	f001 fc57 	bl	8002314 <HAL_ADC_Start>
				  HAL_ADC_PollForConversion(&hadc1, 1000);
 8000a66:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a6a:	484d      	ldr	r0, [pc, #308]	@ (8000ba0 <main+0x5a4>)
 8000a6c:	f001 fd39 	bl	80024e2 <HAL_ADC_PollForConversion>
				  uint8_t ADC_CH9 = HAL_ADC_GetValue(&hadc1);
 8000a70:	484b      	ldr	r0, [pc, #300]	@ (8000ba0 <main+0x5a4>)
 8000a72:	f001 fdc1 	bl	80025f8 <HAL_ADC_GetValue>
 8000a76:	4603      	mov	r3, r0
 8000a78:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
				  HAL_ADC_Stop(&hadc1);
 8000a7c:	4848      	ldr	r0, [pc, #288]	@ (8000ba0 <main+0x5a4>)
 8000a7e:	f001 fcfd 	bl	800247c <HAL_ADC_Stop>

				  OutputData[counter].pwm = (ADC_CH9 * 100)/255;
 8000a82:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8000a86:	2264      	movs	r2, #100	@ 0x64
 8000a88:	fb02 f303 	mul.w	r3, r2, r3
 8000a8c:	4a45      	ldr	r2, [pc, #276]	@ (8000ba4 <main+0x5a8>)
 8000a8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a92:	441a      	add	r2, r3
 8000a94:	11d2      	asrs	r2, r2, #7
 8000a96:	17db      	asrs	r3, r3, #31
 8000a98:	1ad2      	subs	r2, r2, r3
 8000a9a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a9e:	b2d1      	uxtb	r1, r2
 8000aa0:	4a3d      	ldr	r2, [pc, #244]	@ (8000b98 <main+0x59c>)
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	4413      	add	r3, r2
 8000aa6:	460a      	mov	r2, r1
 8000aa8:	705a      	strb	r2, [r3, #1]
		  	  }
		  	  //adc end

		  	  // set motor PWM and LED color
		  	  HAL_GPIO_WritePin(GPIOA, BLU_Pin|GRN_Pin|RED_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 51c8 	mov.w	r1, #6400	@ 0x1900
 8000ab0:	483d      	ldr	r0, [pc, #244]	@ (8000ba8 <main+0x5ac>)
 8000ab2:	f002 fb3f 	bl	8003134 <HAL_GPIO_WritePin>

		  	  if (OutputData[counter].value == 0) {
 8000ab6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000aba:	4a37      	ldr	r2, [pc, #220]	@ (8000b98 <main+0x59c>)
 8000abc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d11d      	bne.n	8000b00 <main+0x504>
		  		  TIM2 -> CCR2 = 0;
 8000ac4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ac8:	2200      	movs	r2, #0
 8000aca:	639a      	str	r2, [r3, #56]	@ 0x38
			  	  TIM2 -> CCR1 = (TIM2 -> ARR + 1) * OutputData[counter].pwm / 100;
 8000acc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000ad8:	492f      	ldr	r1, [pc, #188]	@ (8000b98 <main+0x59c>)
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	440b      	add	r3, r1
 8000ade:	785b      	ldrb	r3, [r3, #1]
 8000ae0:	fb02 f303 	mul.w	r3, r2, r3
 8000ae4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ae8:	4930      	ldr	r1, [pc, #192]	@ (8000bac <main+0x5b0>)
 8000aea:	fba1 1303 	umull	r1, r3, r1, r3
 8000aee:	095b      	lsrs	r3, r3, #5
 8000af0:	6353      	str	r3, [r2, #52]	@ 0x34
			  	  // set LED to purple
			  	  HAL_GPIO_WritePin(GPIOA, BLU_Pin|RED_Pin, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 8000af8:	482b      	ldr	r0, [pc, #172]	@ (8000ba8 <main+0x5ac>)
 8000afa:	f002 fb1b 	bl	8003134 <HAL_GPIO_WritePin>
 8000afe:	e061      	b.n	8000bc4 <main+0x5c8>
		  	  }
		  	  else {
		  		  TIM2 -> CCR1 = 0;
 8000b00:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b04:	2200      	movs	r2, #0
 8000b06:	635a      	str	r2, [r3, #52]	@ 0x34
		  		  TIM2 -> CCR2 = (TIM2 -> ARR + 1) * OutputData[counter].pwm / 100;
 8000b08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b0e:	1c5a      	adds	r2, r3, #1
 8000b10:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b14:	4920      	ldr	r1, [pc, #128]	@ (8000b98 <main+0x59c>)
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	440b      	add	r3, r1
 8000b1a:	785b      	ldrb	r3, [r3, #1]
 8000b1c:	fb02 f303 	mul.w	r3, r2, r3
 8000b20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b24:	4921      	ldr	r1, [pc, #132]	@ (8000bac <main+0x5b0>)
 8000b26:	fba1 1303 	umull	r1, r3, r1, r3
 8000b2a:	095b      	lsrs	r3, r3, #5
 8000b2c:	6393      	str	r3, [r2, #56]	@ 0x38
		  		  switch (OutputData[counter].value) {
 8000b2e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b32:	4a19      	ldr	r2, [pc, #100]	@ (8000b98 <main+0x59c>)
 8000b34:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000b38:	2b03      	cmp	r3, #3
 8000b3a:	d039      	beq.n	8000bb0 <main+0x5b4>
 8000b3c:	2b03      	cmp	r3, #3
 8000b3e:	dc41      	bgt.n	8000bc4 <main+0x5c8>
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d002      	beq.n	8000b4a <main+0x54e>
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d00a      	beq.n	8000b5e <main+0x562>
 8000b48:	e03c      	b.n	8000bc4 <main+0x5c8>
		  		  	  case(1):
						HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b50:	4815      	ldr	r0, [pc, #84]	@ (8000ba8 <main+0x5ac>)
 8000b52:	f002 faef 	bl	8003134 <HAL_GPIO_WritePin>
		  		  	  	servo_write_angle(45);
 8000b56:	202d      	movs	r0, #45	@ 0x2d
 8000b58:	f001 f86e 	bl	8001c38 <servo_write_angle>
		  		  	  	break;
 8000b5c:	e032      	b.n	8000bc4 <main+0x5c8>
		  		  	  case(2):
						HAL_GPIO_WritePin(GPIOA, GRN_Pin, GPIO_PIN_SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b64:	4810      	ldr	r0, [pc, #64]	@ (8000ba8 <main+0x5ac>)
 8000b66:	f002 fae5 	bl	8003134 <HAL_GPIO_WritePin>
		  		  	  	servo_write_angle(90);
 8000b6a:	205a      	movs	r0, #90	@ 0x5a
 8000b6c:	f001 f864 	bl	8001c38 <servo_write_angle>
		  		  	  	break;
 8000b70:	e028      	b.n	8000bc4 <main+0x5c8>
 8000b72:	bf00      	nop
 8000b74:	2000027c 	.word	0x2000027c
 8000b78:	08006e34 	.word	0x08006e34
 8000b7c:	200002bc 	.word	0x200002bc
 8000b80:	20000228 	.word	0x20000228
 8000b84:	08006e7c 	.word	0x08006e7c
 8000b88:	40020800 	.word	0x40020800
 8000b8c:	20000271 	.word	0x20000271
 8000b90:	20000270 	.word	0x20000270
 8000b94:	08006eb0 	.word	0x08006eb0
 8000b98:	2000028c 	.word	0x2000028c
 8000b9c:	20000272 	.word	0x20000272
 8000ba0:	20000078 	.word	0x20000078
 8000ba4:	80808081 	.word	0x80808081
 8000ba8:	40020000 	.word	0x40020000
 8000bac:	51eb851f 	.word	0x51eb851f
		  		  	  case(3):
						HAL_GPIO_WritePin(GPIOA, BLU_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bb6:	4859      	ldr	r0, [pc, #356]	@ (8000d1c <main+0x720>)
 8000bb8:	f002 fabc 	bl	8003134 <HAL_GPIO_WritePin>
		  		  	  	servo_write_angle(135);
 8000bbc:	2087      	movs	r0, #135	@ 0x87
 8000bbe:	f001 f83b 	bl	8001c38 <servo_write_angle>
		  		  	  	break;
 8000bc2:	bf00      	nop
		  		  }
		  	  }

		  	  // Distance sensor start
		  	  hcsr04_Rx_flag = 0;
 8000bc4:	4b56      	ldr	r3, [pc, #344]	@ (8000d20 <main+0x724>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
		  	  first_edge = 0;
 8000bca:	4b56      	ldr	r3, [pc, #344]	@ (8000d24 <main+0x728>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	701a      	strb	r2, [r3, #0]
		  	  time_edge1 = 0;
 8000bd0:	4b55      	ldr	r3, [pc, #340]	@ (8000d28 <main+0x72c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	801a      	strh	r2, [r3, #0]
		  	  time_edge2 = 0;
 8000bd6:	4b55      	ldr	r3, [pc, #340]	@ (8000d2c <main+0x730>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	801a      	strh	r2, [r3, #0]
		  	  time_diff = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

		  	  HCSR04_TRIG_PULSE();
 8000be2:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000be6:	469c      	mov	ip, r3
 8000be8:	f7ff fce8 	bl	80005bc <HCSR04_TRIG_PULSE.0>

		  	  while (hcsr04_Rx_flag == 0) {};
 8000bec:	bf00      	nop
 8000bee:	4b4c      	ldr	r3, [pc, #304]	@ (8000d20 <main+0x724>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d0fa      	beq.n	8000bee <main+0x5f2>

		  	  time_diff = time_edge2 - time_edge1;
 8000bf8:	4b4c      	ldr	r3, [pc, #304]	@ (8000d2c <main+0x730>)
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	4b4a      	ldr	r3, [pc, #296]	@ (8000d28 <main+0x72c>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
		  	  distance = time_diff/58;
 8000c0a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000c0e:	4a48      	ldr	r2, [pc, #288]	@ (8000d30 <main+0x734>)
 8000c10:	fba2 2303 	umull	r2, r3, r2, r3
 8000c14:	095b      	lsrs	r3, r3, #5
 8000c16:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
		  	  distance = 120-(distance*10);
 8000c1a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000c1e:	461a      	mov	r2, r3
 8000c20:	0352      	lsls	r2, r2, #13
 8000c22:	1ad2      	subs	r2, r2, r3
 8000c24:	0092      	lsls	r2, r2, #2
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	3378      	adds	r3, #120	@ 0x78
 8000c2e:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

		  	  uint8_t tens = distance / 10;
 8000c32:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000c36:	4a3f      	ldr	r2, [pc, #252]	@ (8000d34 <main+0x738>)
 8000c38:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3c:	08db      	lsrs	r3, r3, #3
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
		  	  uint8_t ones = distance % 10;
 8000c44:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8000c48:	4b3a      	ldr	r3, [pc, #232]	@ (8000d34 <main+0x738>)
 8000c4a:	fba3 1302 	umull	r1, r3, r3, r2
 8000c4e:	08d9      	lsrs	r1, r3, #3
 8000c50:	460b      	mov	r3, r1
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	440b      	add	r3, r1
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

		  	  DIGITS_Display(tens, ones);
 8000c60:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8000c64:	f897 3108 	ldrb.w	r3, [r7, #264]	@ 0x108
 8000c68:	4611      	mov	r1, r2
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f000 ff20 	bl	8001ab0 <DIGITS_Display>

		  	  if (distance == 0) {
 8000c70:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d102      	bne.n	8000c7e <main+0x682>
		  		  print_empty_error();
 8000c78:	f000 fee0 	bl	8001a3c <print_empty_error>
		  		  break;
 8000c7c:	e04d      	b.n	8000d1a <main+0x71e>
		  	  }
		  	  // Distance sensor end
		  	  // read current rpm
		  	  uint16_t rpm = get_rpm();
 8000c7e:	f000 fe9f 	bl	80019c0 <get_rpm>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104

			  sprintf(clk_msg_buffer, "\r\n %d | %c | %d | %d | %d",  counter, OutputData[counter].value, OutputData[counter].pwm, rpm, distance);
 8000c88:	f897 110f 	ldrb.w	r1, [r7, #271]	@ 0x10f
 8000c8c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000c90:	4a29      	ldr	r2, [pc, #164]	@ (8000d38 <main+0x73c>)
 8000c92:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000c96:	461d      	mov	r5, r3
 8000c98:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000c9c:	4a26      	ldr	r2, [pc, #152]	@ (8000d38 <main+0x73c>)
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	4413      	add	r3, r2
 8000ca2:	785b      	ldrb	r3, [r3, #1]
 8000ca4:	461c      	mov	r4, r3
 8000ca6:	f8b7 3104 	ldrh.w	r3, [r7, #260]	@ 0x104
 8000caa:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8000cae:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000cb2:	9202      	str	r2, [sp, #8]
 8000cb4:	9301      	str	r3, [sp, #4]
 8000cb6:	9400      	str	r4, [sp, #0]
 8000cb8:	462b      	mov	r3, r5
 8000cba:	460a      	mov	r2, r1
 8000cbc:	491f      	ldr	r1, [pc, #124]	@ (8000d3c <main+0x740>)
 8000cbe:	f005 fb81 	bl	80063c4 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t *)clk_msg_buffer, strlen(clk_msg_buffer), HAL_MAX_DELAY);
 8000cc2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fa8a 	bl	80001e0 <strlen>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8000cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd8:	4819      	ldr	r0, [pc, #100]	@ (8000d40 <main+0x744>)
 8000cda:	f004 facf 	bl	800527c <HAL_UART_Transmit>
			  counter++;
 8000cde:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

			  if (clock_hours == 23) {
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <main+0x748>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b17      	cmp	r3, #23
 8000cf0:	f47f ae9c 	bne.w	8000a2c <main+0x430>
				  sprintf(irrigation_done_msg, "\r\n Irrigation completed. " );
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	4914      	ldr	r1, [pc, #80]	@ (8000d48 <main+0x74c>)
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f005 fb63 	bl	80063c4 <siprintf>
				  HAL_UART_Transmit(&huart2, (uint8_t *)irrigation_done_msg, strlen(irrigation_done_msg), HAL_MAX_DELAY);
 8000cfe:	463b      	mov	r3, r7
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fa6d 	bl	80001e0 <strlen>
 8000d06:	4603      	mov	r3, r0
 8000d08:	b29a      	uxth	r2, r3
 8000d0a:	4639      	mov	r1, r7
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	480b      	ldr	r0, [pc, #44]	@ (8000d40 <main+0x744>)
 8000d12:	f004 fab3 	bl	800527c <HAL_UART_Transmit>
				  break;
 8000d16:	bf00      	nop
 8000d18:	e7ff      	b.n	8000d1a <main+0x71e>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  }

	  while (1) {}
 8000d1a:	e7fe      	b.n	8000d1a <main+0x71e>
 8000d1c:	40020000 	.word	0x40020000
 8000d20:	2000033c 	.word	0x2000033c
 8000d24:	2000033d 	.word	0x2000033d
 8000d28:	2000033e 	.word	0x2000033e
 8000d2c:	20000340 	.word	0x20000340
 8000d30:	8d3dcb09 	.word	0x8d3dcb09
 8000d34:	cccccccd 	.word	0xcccccccd
 8000d38:	2000028c 	.word	0x2000028c
 8000d3c:	08006f00 	.word	0x08006f00
 8000d40:	20000228 	.word	0x20000228
 8000d44:	20000270 	.word	0x20000270
 8000d48:	08006f1c 	.word	0x08006f1c

08000d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b094      	sub	sp, #80	@ 0x50
 8000d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d52:	f107 0320 	add.w	r3, r7, #32
 8000d56:	2230      	movs	r2, #48	@ 0x30
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f005 fb54 	bl	8006408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d60:	f107 030c 	add.w	r3, r7, #12
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d70:	2300      	movs	r3, #0
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	4b23      	ldr	r3, [pc, #140]	@ (8000e04 <SystemClock_Config+0xb8>)
 8000d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d78:	4a22      	ldr	r2, [pc, #136]	@ (8000e04 <SystemClock_Config+0xb8>)
 8000d7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d80:	4b20      	ldr	r3, [pc, #128]	@ (8000e04 <SystemClock_Config+0xb8>)
 8000d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <SystemClock_Config+0xbc>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d98:	4a1b      	ldr	r2, [pc, #108]	@ (8000e08 <SystemClock_Config+0xbc>)
 8000d9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	4b19      	ldr	r3, [pc, #100]	@ (8000e08 <SystemClock_Config+0xbc>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000da8:	607b      	str	r3, [r7, #4]
 8000daa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dac:	2302      	movs	r3, #2
 8000dae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000db0:	2301      	movs	r3, #1
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000db4:	2310      	movs	r3, #16
 8000db6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dbc:	f107 0320 	add.w	r3, r7, #32
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f002 f9d1 	bl	8003168 <HAL_RCC_OscConfig>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000dcc:	f000 ff5c 	bl	8001c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd0:	230f      	movs	r3, #15
 8000dd2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000de4:	f107 030c 	add.w	r3, r7, #12
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f002 fc34 	bl	8003658 <HAL_RCC_ClockConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000df6:	f000 ff47 	bl	8001c88 <Error_Handler>
  }
}
 8000dfa:	bf00      	nop
 8000dfc:	3750      	adds	r7, #80	@ 0x50
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023800 	.word	0x40023800
 8000e08:	40007000 	.word	0x40007000

08000e0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e12:	463b      	mov	r3, r7
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e1e:	4b21      	ldr	r3, [pc, #132]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e20:	4a21      	ldr	r2, [pc, #132]	@ (8000ea8 <MX_ADC1_Init+0x9c>)
 8000e22:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000e30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e36:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e3c:	4b19      	ldr	r3, [pc, #100]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e44:	4b17      	ldr	r3, [pc, #92]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e4c:	4a17      	ldr	r2, [pc, #92]	@ (8000eac <MX_ADC1_Init+0xa0>)
 8000e4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e50:	4b14      	ldr	r3, [pc, #80]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e56:	4b13      	ldr	r3, [pc, #76]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e6a:	480e      	ldr	r0, [pc, #56]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e6c:	f001 fa0e 	bl	800228c <HAL_ADC_Init>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e76:	f000 ff07 	bl	8001c88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e7a:	2309      	movs	r3, #9
 8000e7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e86:	463b      	mov	r3, r7
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4806      	ldr	r0, [pc, #24]	@ (8000ea4 <MX_ADC1_Init+0x98>)
 8000e8c:	f001 fbc2 	bl	8002614 <HAL_ADC_ConfigChannel>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e96:	f000 fef7 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e9a:	bf00      	nop
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000078 	.word	0x20000078
 8000ea8:	40012000 	.word	0x40012000
 8000eac:	0f000001 	.word	0x0f000001

08000eb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08e      	sub	sp, #56	@ 0x38
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	605a      	str	r2, [r3, #4]
 8000ec0:	609a      	str	r2, [r3, #8]
 8000ec2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ec4:	f107 0320 	add.w	r3, r7, #32
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
 8000edc:	615a      	str	r2, [r3, #20]
 8000ede:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ee0:	4b34      	ldr	r3, [pc, #208]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000ee2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ee6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8000ee8:	4b32      	ldr	r3, [pc, #200]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000eea:	220f      	movs	r2, #15
 8000eec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eee:	4b31      	ldr	r3, [pc, #196]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8000ef4:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000ef6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000efa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000efc:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f02:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f04:	2280      	movs	r2, #128	@ 0x80
 8000f06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f08:	482a      	ldr	r0, [pc, #168]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f0a:	f002 fdc5 	bl	8003a98 <HAL_TIM_Base_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000f14:	f000 feb8 	bl	8001c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f22:	4619      	mov	r1, r3
 8000f24:	4823      	ldr	r0, [pc, #140]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f26:	f003 fbbd 	bl	80046a4 <HAL_TIM_ConfigClockSource>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000f30:	f000 feaa 	bl	8001c88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f34:	481f      	ldr	r0, [pc, #124]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f36:	f002 feea 	bl	8003d0e <HAL_TIM_PWM_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000f40:	f000 fea2 	bl	8001c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f44:	2300      	movs	r3, #0
 8000f46:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f4c:	f107 0320 	add.w	r3, r7, #32
 8000f50:	4619      	mov	r1, r3
 8000f52:	4818      	ldr	r0, [pc, #96]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f54:	f004 f8c0 	bl	80050d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000f5e:	f000 fe93 	bl	8001c88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f62:	2360      	movs	r3, #96	@ 0x60
 8000f64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1200-1;
 8000f66:	f240 43af 	movw	r3, #1199	@ 0x4af
 8000f6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f74:	1d3b      	adds	r3, r7, #4
 8000f76:	2200      	movs	r2, #0
 8000f78:	4619      	mov	r1, r3
 8000f7a:	480e      	ldr	r0, [pc, #56]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f7c:	f003 fad0 	bl	8004520 <HAL_TIM_PWM_ConfigChannel>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000f86:	f000 fe7f 	bl	8001c88 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	2204      	movs	r2, #4
 8000f92:	4619      	mov	r1, r3
 8000f94:	4807      	ldr	r0, [pc, #28]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000f96:	f003 fac3 	bl	8004520 <HAL_TIM_PWM_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8000fa0:	f000 fe72 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000fa4:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <MX_TIM2_Init+0x104>)
 8000fa6:	f000 ff8f 	bl	8001ec8 <HAL_TIM_MspPostInit>

}
 8000faa:	bf00      	nop
 8000fac:	3738      	adds	r7, #56	@ 0x38
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	200000c0 	.word	0x200000c0

08000fb8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fbe:	f107 0318 	add.w	r3, r7, #24
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fcc:	f107 0310 	add.w	r3, r7, #16
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8000fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8001094 <MX_TIM3_Init+0xdc>)
 8000fe6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 8000fe8:	4b29      	ldr	r3, [pc, #164]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8000fea:	220f      	movs	r2, #15
 8000fec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fee:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000ff4:	4b26      	ldr	r3, [pc, #152]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8000ff6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ffa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffc:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001002:	4b23      	ldr	r3, [pc, #140]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001008:	4821      	ldr	r0, [pc, #132]	@ (8001090 <MX_TIM3_Init+0xd8>)
 800100a:	f002 fd45 	bl	8003a98 <HAL_TIM_Base_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001014:	f000 fe38 	bl	8001c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800101c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800101e:	f107 0318 	add.w	r3, r7, #24
 8001022:	4619      	mov	r1, r3
 8001024:	481a      	ldr	r0, [pc, #104]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8001026:	f003 fb3d 	bl	80046a4 <HAL_TIM_ConfigClockSource>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001030:	f000 fe2a 	bl	8001c88 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001034:	4816      	ldr	r0, [pc, #88]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8001036:	f002 ff73 	bl	8003f20 <HAL_TIM_IC_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001040:	f000 fe22 	bl	8001c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001044:	2300      	movs	r3, #0
 8001046:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	4619      	mov	r1, r3
 8001052:	480f      	ldr	r0, [pc, #60]	@ (8001090 <MX_TIM3_Init+0xd8>)
 8001054:	f004 f840 	bl	80050d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800105e:	f000 fe13 	bl	8001c88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001062:	230a      	movs	r3, #10
 8001064:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001066:	2301      	movs	r3, #1
 8001068:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001072:	463b      	mov	r3, r7
 8001074:	2200      	movs	r2, #0
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_TIM3_Init+0xd8>)
 800107a:	f003 f9b5 	bl	80043e8 <HAL_TIM_IC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001084:	f000 fe00 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	@ 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000108 	.word	0x20000108
 8001094:	40000400 	.word	0x40000400

08001098 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08e      	sub	sp, #56	@ 0x38
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800109e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ac:	f107 0320 	add.w	r3, r7, #32
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
 80010c4:	615a      	str	r2, [r3, #20]
 80010c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010c8:	4b2c      	ldr	r3, [pc, #176]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010ca:	4a2d      	ldr	r2, [pc, #180]	@ (8001180 <MX_TIM4_Init+0xe8>)
 80010cc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 80010ce:	4b2b      	ldr	r3, [pc, #172]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010d0:	220f      	movs	r2, #15
 80010d2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d4:	4b29      	ldr	r3, [pc, #164]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 80010da:	4b28      	ldr	r3, [pc, #160]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010dc:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80010e0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e2:	4b26      	ldr	r3, [pc, #152]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010e8:	4b24      	ldr	r3, [pc, #144]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010ea:	2280      	movs	r2, #128	@ 0x80
 80010ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010ee:	4823      	ldr	r0, [pc, #140]	@ (800117c <MX_TIM4_Init+0xe4>)
 80010f0:	f002 fcd2 	bl	8003a98 <HAL_TIM_Base_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80010fa:	f000 fdc5 	bl	8001c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001102:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001104:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001108:	4619      	mov	r1, r3
 800110a:	481c      	ldr	r0, [pc, #112]	@ (800117c <MX_TIM4_Init+0xe4>)
 800110c:	f003 faca 	bl	80046a4 <HAL_TIM_ConfigClockSource>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001116:	f000 fdb7 	bl	8001c88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800111a:	4818      	ldr	r0, [pc, #96]	@ (800117c <MX_TIM4_Init+0xe4>)
 800111c:	f002 fdf7 	bl	8003d0e <HAL_TIM_PWM_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001126:	f000 fdaf 	bl	8001c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112a:	2300      	movs	r3, #0
 800112c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112e:	2300      	movs	r3, #0
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001132:	f107 0320 	add.w	r3, r7, #32
 8001136:	4619      	mov	r1, r3
 8001138:	4810      	ldr	r0, [pc, #64]	@ (800117c <MX_TIM4_Init+0xe4>)
 800113a:	f003 ffcd 	bl	80050d8 <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001144:	f000 fda0 	bl	8001c88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001148:	2360      	movs	r3, #96	@ 0x60
 800114a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	2204      	movs	r2, #4
 800115c:	4619      	mov	r1, r3
 800115e:	4807      	ldr	r0, [pc, #28]	@ (800117c <MX_TIM4_Init+0xe4>)
 8001160:	f003 f9de 	bl	8004520 <HAL_TIM_PWM_ConfigChannel>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800116a:	f000 fd8d 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800116e:	4803      	ldr	r0, [pc, #12]	@ (800117c <MX_TIM4_Init+0xe4>)
 8001170:	f000 feaa 	bl	8001ec8 <HAL_TIM_MspPostInit>

}
 8001174:	bf00      	nop
 8001176:	3738      	adds	r7, #56	@ 0x38
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000150 	.word	0x20000150
 8001180:	40000800 	.word	0x40000800

08001184 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800118a:	f107 0308 	add.w	r3, r7, #8
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001198:	463b      	mov	r3, r7
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80011a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011a2:	4a1e      	ldr	r2, [pc, #120]	@ (800121c <MX_TIM5_Init+0x98>)
 80011a4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 5333-1;
 80011a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011a8:	f241 42d4 	movw	r2, #5332	@ 0x14d4
 80011ac:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 80011b4:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011ba:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011c2:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011c4:	2280      	movs	r2, #128	@ 0x80
 80011c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80011c8:	4813      	ldr	r0, [pc, #76]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011ca:	f002 fc65 	bl	8003a98 <HAL_TIM_Base_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80011d4:	f000 fd58 	bl	8001c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80011de:	f107 0308 	add.w	r3, r7, #8
 80011e2:	4619      	mov	r1, r3
 80011e4:	480c      	ldr	r0, [pc, #48]	@ (8001218 <MX_TIM5_Init+0x94>)
 80011e6:	f003 fa5d 	bl	80046a4 <HAL_TIM_ConfigClockSource>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80011f0:	f000 fd4a 	bl	8001c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80011fc:	463b      	mov	r3, r7
 80011fe:	4619      	mov	r1, r3
 8001200:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MX_TIM5_Init+0x94>)
 8001202:	f003 ff69 	bl	80050d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800120c:	f000 fd3c 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001210:	bf00      	nop
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000198 	.word	0x20000198
 800121c:	40000c00 	.word	0x40000c00

08001220 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001226:	463b      	mov	r3, r7
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001232:	4b16      	ldr	r3, [pc, #88]	@ (800128c <MX_TIM9_Init+0x6c>)
 8001234:	4a16      	ldr	r2, [pc, #88]	@ (8001290 <MX_TIM9_Init+0x70>)
 8001236:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 16000-1;
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <MX_TIM9_Init+0x6c>)
 800123a:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800123e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001240:	4b12      	ldr	r3, [pc, #72]	@ (800128c <MX_TIM9_Init+0x6c>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8001246:	4b11      	ldr	r3, [pc, #68]	@ (800128c <MX_TIM9_Init+0x6c>)
 8001248:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800124c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <MX_TIM9_Init+0x6c>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001254:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <MX_TIM9_Init+0x6c>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800125a:	480c      	ldr	r0, [pc, #48]	@ (800128c <MX_TIM9_Init+0x6c>)
 800125c:	f002 fc1c 	bl	8003a98 <HAL_TIM_Base_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001266:	f000 fd0f 	bl	8001c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800126a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800126e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001270:	463b      	mov	r3, r7
 8001272:	4619      	mov	r1, r3
 8001274:	4805      	ldr	r0, [pc, #20]	@ (800128c <MX_TIM9_Init+0x6c>)
 8001276:	f003 fa15 	bl	80046a4 <HAL_TIM_ConfigClockSource>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001280:	f000 fd02 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	200001e0 	.word	0x200001e0
 8001290:	40014000 	.word	0x40014000

08001294 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001298:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 800129a:	4a12      	ldr	r2, [pc, #72]	@ (80012e4 <MX_USART2_UART_Init+0x50>)
 800129c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800129e:	4b10      	ldr	r3, [pc, #64]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012cc:	f003 ff86 	bl	80051dc <HAL_UART_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012d6:	f000 fcd7 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000228 	.word	0x20000228
 80012e4:	40004400 	.word	0x40004400

080012e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	@ 0x28
 80012ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	4b5a      	ldr	r3, [pc, #360]	@ (800146c <MX_GPIO_Init+0x184>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a59      	ldr	r2, [pc, #356]	@ (800146c <MX_GPIO_Init+0x184>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b57      	ldr	r3, [pc, #348]	@ (800146c <MX_GPIO_Init+0x184>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0304 	and.w	r3, r3, #4
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	4b53      	ldr	r3, [pc, #332]	@ (800146c <MX_GPIO_Init+0x184>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a52      	ldr	r2, [pc, #328]	@ (800146c <MX_GPIO_Init+0x184>)
 8001324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b50      	ldr	r3, [pc, #320]	@ (800146c <MX_GPIO_Init+0x184>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	4b4c      	ldr	r3, [pc, #304]	@ (800146c <MX_GPIO_Init+0x184>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a4b      	ldr	r2, [pc, #300]	@ (800146c <MX_GPIO_Init+0x184>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b49      	ldr	r3, [pc, #292]	@ (800146c <MX_GPIO_Init+0x184>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	4b45      	ldr	r3, [pc, #276]	@ (800146c <MX_GPIO_Init+0x184>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	4a44      	ldr	r2, [pc, #272]	@ (800146c <MX_GPIO_Init+0x184>)
 800135c:	f043 0302 	orr.w	r3, r3, #2
 8001360:	6313      	str	r3, [r2, #48]	@ 0x30
 8001362:	4b42      	ldr	r3, [pc, #264]	@ (800146c <MX_GPIO_Init+0x184>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
 8001372:	4b3e      	ldr	r3, [pc, #248]	@ (800146c <MX_GPIO_Init+0x184>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a3d      	ldr	r2, [pc, #244]	@ (800146c <MX_GPIO_Init+0x184>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b3b      	ldr	r3, [pc, #236]	@ (800146c <MX_GPIO_Init+0x184>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|BLU_Pin|GRN_Pin|RED_Pin, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 51c9 	mov.w	r1, #6432	@ 0x1920
 8001390:	4837      	ldr	r0, [pc, #220]	@ (8001470 <MX_GPIO_Init+0x188>)
 8001392:	f001 fecf 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin|DIGIT_B0_Pin|DIGIT_B1_Pin|DIGIT_B2_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 51e8 	mov.w	r1, #7424	@ 0x1d00
 800139c:	4835      	ldr	r0, [pc, #212]	@ (8001474 <MX_GPIO_Init+0x18c>)
 800139e:	f001 fec9 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIGIT_B3_GPIO_Port, DIGIT_B3_Pin, GPIO_PIN_RESET);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2104      	movs	r1, #4
 80013a6:	4834      	ldr	r0, [pc, #208]	@ (8001478 <MX_GPIO_Init+0x190>)
 80013a8:	f001 fec4 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin|DIGIT_A1_Pin|HCSR04_TRIG_Pin|DIGIT_A3_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 7158 	mov.w	r1, #864	@ 0x360
 80013b2:	4832      	ldr	r0, [pc, #200]	@ (800147c <MX_GPIO_Init+0x194>)
 80013b4:	f001 febe 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	4829      	ldr	r0, [pc, #164]	@ (8001474 <MX_GPIO_Init+0x18c>)
 80013d0:	f001 fd14 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin BLU_Pin GRN_Pin RED_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|BLU_Pin|GRN_Pin|RED_Pin;
 80013d4:	f44f 53c9 	mov.w	r3, #6432	@ 0x1920
 80013d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2300      	movs	r3, #0
 80013e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4820      	ldr	r0, [pc, #128]	@ (8001470 <MX_GPIO_Init+0x188>)
 80013ee:	f001 fd05 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : RPM_Tick_Pin */
  GPIO_InitStruct.Pin = RPM_Tick_Pin;
 80013f2:	2304      	movs	r3, #4
 80013f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RPM_Tick_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4619      	mov	r1, r3
 8001406:	481d      	ldr	r0, [pc, #116]	@ (800147c <MX_GPIO_Init+0x194>)
 8001408:	f001 fcf8 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGIT_A2_Pin DIGIT_B0_Pin DIGIT_B1_Pin DIGIT_B2_Pin */
  GPIO_InitStruct.Pin = DIGIT_A2_Pin|DIGIT_B0_Pin|DIGIT_B1_Pin|DIGIT_B2_Pin;
 800140c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2301      	movs	r3, #1
 8001414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	4813      	ldr	r0, [pc, #76]	@ (8001474 <MX_GPIO_Init+0x18c>)
 8001426:	f001 fce9 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGIT_B3_Pin */
  GPIO_InitStruct.Pin = DIGIT_B3_Pin;
 800142a:	2304      	movs	r3, #4
 800142c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001436:	2300      	movs	r3, #0
 8001438:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIGIT_B3_GPIO_Port, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	480d      	ldr	r0, [pc, #52]	@ (8001478 <MX_GPIO_Init+0x190>)
 8001442:	f001 fcdb 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGIT_A0_Pin DIGIT_A1_Pin HCSR04_TRIG_Pin DIGIT_A3_Pin */
  GPIO_InitStruct.Pin = DIGIT_A0_Pin|DIGIT_A1_Pin|HCSR04_TRIG_Pin|DIGIT_A3_Pin;
 8001446:	f44f 7358 	mov.w	r3, #864	@ 0x360
 800144a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	4807      	ldr	r0, [pc, #28]	@ (800147c <MX_GPIO_Init+0x194>)
 8001460:	f001 fccc 	bl	8002dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001464:	bf00      	nop
 8001466:	3728      	adds	r7, #40	@ 0x28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40023800 	.word	0x40023800
 8001470:	40020000 	.word	0x40020000
 8001474:	40020800 	.word	0x40020800
 8001478:	40020c00 	.word	0x40020c00
 800147c:	40020400 	.word	0x40020400

08001480 <HAL_UART_RxCpltCallback>:

volatile char uart_buf[3];  // max 2 digits + null terminator
volatile uint8_t uart_index = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <HAL_UART_RxCpltCallback+0xa4>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d13e      	bne.n	8001510 <HAL_UART_RxCpltCallback+0x90>
	{
		HAL_UART_Transmit(&huart2, &byte, 1, 100);
 8001492:	2364      	movs	r3, #100	@ 0x64
 8001494:	2201      	movs	r2, #1
 8001496:	4924      	ldr	r1, [pc, #144]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 8001498:	4824      	ldr	r0, [pc, #144]	@ (800152c <HAL_UART_RxCpltCallback+0xac>)
 800149a:	f003 feef 	bl	800527c <HAL_UART_Transmit>

		if (byte >= '0' && byte <= '9') {
 800149e:	4b22      	ldr	r3, [pc, #136]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80014a4:	d918      	bls.n	80014d8 <HAL_UART_RxCpltCallback+0x58>
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b39      	cmp	r3, #57	@ 0x39
 80014ac:	d814      	bhi.n	80014d8 <HAL_UART_RxCpltCallback+0x58>
			if (uart_index < 2) {
 80014ae:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <HAL_UART_RxCpltCallback+0xb0>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d82b      	bhi.n	8001510 <HAL_UART_RxCpltCallback+0x90>
				uart_index++;
 80014b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001530 <HAL_UART_RxCpltCallback+0xb0>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	3301      	adds	r3, #1
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001530 <HAL_UART_RxCpltCallback+0xb0>)
 80014c4:	701a      	strb	r2, [r3, #0]
				uart_buf[uart_index] = byte;
 80014c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001530 <HAL_UART_RxCpltCallback+0xb0>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b16      	ldr	r3, [pc, #88]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 80014d0:	7819      	ldrb	r1, [r3, #0]
 80014d2:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <HAL_UART_RxCpltCallback+0xb4>)
 80014d4:	5499      	strb	r1, [r3, r2]
			if (uart_index < 2) {
 80014d6:	e01b      	b.n	8001510 <HAL_UART_RxCpltCallback+0x90>
			}
		}
		else if (byte == '\r' || byte == '\n')
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b0d      	cmp	r3, #13
 80014de:	d003      	beq.n	80014e8 <HAL_UART_RxCpltCallback+0x68>
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b0a      	cmp	r3, #10
 80014e6:	d113      	bne.n	8001510 <HAL_UART_RxCpltCallback+0x90>
		{
			// end of input, convert to integer
			uart_buf[uart_index] = '\0';  // null-terminate
 80014e8:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <HAL_UART_RxCpltCallback+0xb0>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	461a      	mov	r2, r3
 80014f0:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <HAL_UART_RxCpltCallback+0xb4>)
 80014f2:	2100      	movs	r1, #0
 80014f4:	5499      	strb	r1, [r3, r2]
			value = atoi((char*)uart_buf);  // convert to number
 80014f6:	480f      	ldr	r0, [pc, #60]	@ (8001534 <HAL_UART_RxCpltCallback+0xb4>)
 80014f8:	f004 fedc 	bl	80062b4 <atoi>
 80014fc:	4603      	mov	r3, r0
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <HAL_UART_RxCpltCallback+0xb8>)
 8001502:	701a      	strb	r2, [r3, #0]
			uart_index = 0;                 // reset for next input
 8001504:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <HAL_UART_RxCpltCallback+0xb0>)
 8001506:	2200      	movs	r2, #0
 8001508:	701a      	strb	r2, [r3, #0]
			rcv_intpt_flag = 1;             // signal that value is ready
 800150a:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <HAL_UART_RxCpltCallback+0xbc>)
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
		}
	}
	// continue receiving
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8001510:	2201      	movs	r2, #1
 8001512:	4905      	ldr	r1, [pc, #20]	@ (8001528 <HAL_UART_RxCpltCallback+0xa8>)
 8001514:	4805      	ldr	r0, [pc, #20]	@ (800152c <HAL_UART_RxCpltCallback+0xac>)
 8001516:	f003 ff3c 	bl	8005392 <HAL_UART_Receive_IT>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40004400 	.word	0x40004400
 8001528:	20000276 	.word	0x20000276
 800152c:	20000228 	.word	0x20000228
 8001530:	20000347 	.word	0x20000347
 8001534:	20000344 	.word	0x20000344
 8001538:	20000277 	.word	0x20000277
 800153c:	20000278 	.word	0x20000278

08001540 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
	if ((htim->Instance == TIM5))
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a16      	ldr	r2, [pc, #88]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d11c      	bne.n	800158c <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		wall_clock_hr_update_flag = 0;
 8001552:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001554:	2200      	movs	r2, #0
 8001556:	701a      	strb	r2, [r3, #0]
		clock_mins += 1;
 8001558:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	3301      	adds	r3, #1
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001564:	701a      	strb	r2, [r3, #0]
		if (clock_mins == 60) {
 8001566:	4b12      	ldr	r3, [pc, #72]	@ (80015b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2b3c      	cmp	r3, #60	@ 0x3c
 800156e:	d115      	bne.n	800159c <HAL_TIM_PeriodElapsedCallback+0x5c>
			clock_hours += 1;
 8001570:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	3301      	adds	r3, #1
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800157c:	701a      	strb	r2, [r3, #0]
			clock_mins = 0;
 800157e:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
			wall_clock_hr_update_flag = 1;
 8001584:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
		}
	}
	else if ((htim -> Instance == TIM9)) {
		rpm_time_out = 1;
	}
}
 800158a:	e007      	b.n	800159c <HAL_TIM_PeriodElapsedCallback+0x5c>
	else if ((htim -> Instance == TIM9)) {
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a09      	ldr	r2, [pc, #36]	@ (80015b8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d102      	bne.n	800159c <HAL_TIM_PeriodElapsedCallback+0x5c>
		rpm_time_out = 1;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001598:	2201      	movs	r2, #1
 800159a:	701a      	strb	r2, [r3, #0]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	40000c00 	.word	0x40000c00
 80015ac:	20000272 	.word	0x20000272
 80015b0:	20000271 	.word	0x20000271
 80015b4:	20000270 	.word	0x20000270
 80015b8:	40014000 	.word	0x40014000
 80015bc:	20000279 	.word	0x20000279

080015c0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	if (htim -> Instance == TIM3) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <HAL_TIM_IC_CaptureCallback+0x64>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d123      	bne.n	800161a <HAL_TIM_IC_CaptureCallback+0x5a>
		if (htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	7f1b      	ldrb	r3, [r3, #28]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d11f      	bne.n	800161a <HAL_TIM_IC_CaptureCallback+0x5a>
			if (first_edge == 0) {
 80015da:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <HAL_TIM_IC_CaptureCallback+0x68>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d10b      	bne.n	80015fc <HAL_TIM_IC_CaptureCallback+0x3c>
				time_edge1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80015e4:	2100      	movs	r1, #0
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f003 f924 	bl	8004834 <HAL_TIM_ReadCapturedValue>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <HAL_TIM_IC_CaptureCallback+0x6c>)
 80015f2:	801a      	strh	r2, [r3, #0]
				first_edge = 1;
 80015f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001628 <HAL_TIM_IC_CaptureCallback+0x68>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
				hcsr04_Rx_flag = 1;
			}
		}
	}
}
 80015fa:	e00e      	b.n	800161a <HAL_TIM_IC_CaptureCallback+0x5a>
				time_edge2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80015fc:	2100      	movs	r1, #0
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f003 f918 	bl	8004834 <HAL_TIM_ReadCapturedValue>
 8001604:	4603      	mov	r3, r0
 8001606:	b29a      	uxth	r2, r3
 8001608:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <HAL_TIM_IC_CaptureCallback+0x70>)
 800160a:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	@ 0x24
				hcsr04_Rx_flag = 1;
 8001614:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <HAL_TIM_IC_CaptureCallback+0x74>)
 8001616:	2201      	movs	r2, #1
 8001618:	701a      	strb	r2, [r3, #0]
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40000400 	.word	0x40000400
 8001628:	2000033d 	.word	0x2000033d
 800162c:	2000033e 	.word	0x2000033e
 8001630:	20000340 	.word	0x20000340
 8001634:	2000033c 	.word	0x2000033c

08001638 <format_time>:

void format_time(output output_data[24], Pipeline pipeline[4]) {
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < PIPELINE_NUM; i++) {
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	e050      	b.n	80016ea <format_time+0xb2>
		for (int j = pipeline[i].first_time; j <= pipeline[i].last_time; j++) {
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	4413      	add	r3, r2
 8001650:	789b      	ldrb	r3, [r3, #2]
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	e03d      	b.n	80016d2 <format_time+0x9a>
			output_data[j].value = '0' + pipeline[i].value;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	4413      	add	r3, r2
 800165e:	781a      	ldrb	r2, [r3, #0]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	440b      	add	r3, r1
 8001668:	3230      	adds	r2, #48	@ 0x30
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	701a      	strb	r2, [r3, #0]

			switch(pipeline[i].pwm) {
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	4413      	add	r3, r2
 8001676:	785b      	ldrb	r3, [r3, #1]
 8001678:	2b03      	cmp	r3, #3
 800167a:	d827      	bhi.n	80016cc <format_time+0x94>
 800167c:	a201      	add	r2, pc, #4	@ (adr r2, 8001684 <format_time+0x4c>)
 800167e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001682:	bf00      	nop
 8001684:	08001695 	.word	0x08001695
 8001688:	080016a3 	.word	0x080016a3
 800168c:	080016b1 	.word	0x080016b1
 8001690:	080016bf 	.word	0x080016bf
				case 0:
					output_data[j].pwm = 0;
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	4413      	add	r3, r2
 800169c:	2200      	movs	r2, #0
 800169e:	705a      	strb	r2, [r3, #1]
					break;
 80016a0:	e014      	b.n	80016cc <format_time+0x94>
				case 1:
					output_data[j].pwm = 70;
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	2246      	movs	r2, #70	@ 0x46
 80016ac:	705a      	strb	r2, [r3, #1]
					break;
 80016ae:	e00d      	b.n	80016cc <format_time+0x94>
				case 2:
					output_data[j].pwm = 85;
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	4413      	add	r3, r2
 80016b8:	2255      	movs	r2, #85	@ 0x55
 80016ba:	705a      	strb	r2, [r3, #1]
					break;
 80016bc:	e006      	b.n	80016cc <format_time+0x94>
				case 3:
					output_data[j].pwm = 99;
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	2263      	movs	r2, #99	@ 0x63
 80016c8:	705a      	strb	r2, [r3, #1]
					break;
 80016ca:	bf00      	nop
		for (int j = pipeline[i].first_time; j <= pipeline[i].last_time; j++) {
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	3301      	adds	r3, #1
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	4413      	add	r3, r2
 80016da:	78db      	ldrb	r3, [r3, #3]
 80016dc:	461a      	mov	r2, r3
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	4293      	cmp	r3, r2
 80016e2:	ddb8      	ble.n	8001656 <format_time+0x1e>
	for (int i = 0; i < PIPELINE_NUM; i++) {
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	3301      	adds	r3, #1
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	ddab      	ble.n	8001648 <format_time+0x10>
			}
		}
	}
}
 80016f0:	bf00      	nop
 80016f2:	bf00      	nop
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop

08001700 <ADC_Select_CH>:


void ADC_Select_CH(int CH)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
	switch(CH)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b0f      	cmp	r3, #15
 800171a:	f200 814b 	bhi.w	80019b4 <ADC_Select_CH+0x2b4>
 800171e:	a201      	add	r2, pc, #4	@ (adr r2, 8001724 <ADC_Select_CH+0x24>)
 8001720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001724:	08001765 	.word	0x08001765
 8001728:	08001787 	.word	0x08001787
 800172c:	080017a9 	.word	0x080017a9
 8001730:	080017cb 	.word	0x080017cb
 8001734:	080017ed 	.word	0x080017ed
 8001738:	0800180f 	.word	0x0800180f
 800173c:	08001831 	.word	0x08001831
 8001740:	08001853 	.word	0x08001853
 8001744:	08001875 	.word	0x08001875
 8001748:	08001897 	.word	0x08001897
 800174c:	080018b7 	.word	0x080018b7
 8001750:	080018d7 	.word	0x080018d7
 8001754:	080018f7 	.word	0x080018f7
 8001758:	08001917 	.word	0x08001917
 800175c:	08001937 	.word	0x08001937
 8001760:	08001957 	.word	0x08001957
	{
	case 0:
	sConfig.Channel = ADC_CHANNEL_0;
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001768:	2301      	movs	r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176c:	f107 0308 	add.w	r3, r7, #8
 8001770:	4619      	mov	r1, r3
 8001772:	4892      	ldr	r0, [pc, #584]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001774:	f000 ff4e 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 80fb 	beq.w	8001976 <ADC_Select_CH+0x276>
	{
		Error_Handler();
 8001780:	f000 fa82 	bl	8001c88 <Error_Handler>
	}
	break;
 8001784:	e0f7      	b.n	8001976 <ADC_Select_CH+0x276>

	case 1:
	sConfig.Channel = ADC_CHANNEL_1;
 8001786:	2301      	movs	r3, #1
 8001788:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800178a:	2301      	movs	r3, #1
 800178c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800178e:	f107 0308 	add.w	r3, r7, #8
 8001792:	4619      	mov	r1, r3
 8001794:	4889      	ldr	r0, [pc, #548]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001796:	f000 ff3d 	bl	8002614 <HAL_ADC_ConfigChannel>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 80ec 	beq.w	800197a <ADC_Select_CH+0x27a>
	{
		Error_Handler();
 80017a2:	f000 fa71 	bl	8001c88 <Error_Handler>
	}
	break;
 80017a6:	e0e8      	b.n	800197a <ADC_Select_CH+0x27a>
	case 2:
	sConfig.Channel = ADC_CHANNEL_2;
 80017a8:	2302      	movs	r3, #2
 80017aa:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80017ac:	2301      	movs	r3, #1
 80017ae:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017b0:	f107 0308 	add.w	r3, r7, #8
 80017b4:	4619      	mov	r1, r3
 80017b6:	4881      	ldr	r0, [pc, #516]	@ (80019bc <ADC_Select_CH+0x2bc>)
 80017b8:	f000 ff2c 	bl	8002614 <HAL_ADC_ConfigChannel>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 80dd 	beq.w	800197e <ADC_Select_CH+0x27e>
	{
		Error_Handler();
 80017c4:	f000 fa60 	bl	8001c88 <Error_Handler>
	}
	break;
 80017c8:	e0d9      	b.n	800197e <ADC_Select_CH+0x27e>
	case 3:
	sConfig.Channel = ADC_CHANNEL_3;
 80017ca:	2303      	movs	r3, #3
 80017cc:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80017ce:	2301      	movs	r3, #1
 80017d0:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	4619      	mov	r1, r3
 80017d8:	4878      	ldr	r0, [pc, #480]	@ (80019bc <ADC_Select_CH+0x2bc>)
 80017da:	f000 ff1b 	bl	8002614 <HAL_ADC_ConfigChannel>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 80ce 	beq.w	8001982 <ADC_Select_CH+0x282>
	{
		Error_Handler();
 80017e6:	f000 fa4f 	bl	8001c88 <Error_Handler>
	}
	break;
 80017ea:	e0ca      	b.n	8001982 <ADC_Select_CH+0x282>
	case 4:
	sConfig.Channel = ADC_CHANNEL_4;
 80017ec:	2304      	movs	r3, #4
 80017ee:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80017f0:	2301      	movs	r3, #1
 80017f2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017f4:	f107 0308 	add.w	r3, r7, #8
 80017f8:	4619      	mov	r1, r3
 80017fa:	4870      	ldr	r0, [pc, #448]	@ (80019bc <ADC_Select_CH+0x2bc>)
 80017fc:	f000 ff0a 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 80bf 	beq.w	8001986 <ADC_Select_CH+0x286>
	{
		Error_Handler();
 8001808:	f000 fa3e 	bl	8001c88 <Error_Handler>
	}
	break;
 800180c:	e0bb      	b.n	8001986 <ADC_Select_CH+0x286>
	case 5:
	sConfig.Channel = ADC_CHANNEL_5;
 800180e:	2305      	movs	r3, #5
 8001810:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001812:	2301      	movs	r3, #1
 8001814:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001816:	f107 0308 	add.w	r3, r7, #8
 800181a:	4619      	mov	r1, r3
 800181c:	4867      	ldr	r0, [pc, #412]	@ (80019bc <ADC_Select_CH+0x2bc>)
 800181e:	f000 fef9 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 80b0 	beq.w	800198a <ADC_Select_CH+0x28a>
	{
		Error_Handler();
 800182a:	f000 fa2d 	bl	8001c88 <Error_Handler>
	}
	break;
 800182e:	e0ac      	b.n	800198a <ADC_Select_CH+0x28a>
	case 6:
	sConfig.Channel = ADC_CHANNEL_6;
 8001830:	2306      	movs	r3, #6
 8001832:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001834:	2301      	movs	r3, #1
 8001836:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001838:	f107 0308 	add.w	r3, r7, #8
 800183c:	4619      	mov	r1, r3
 800183e:	485f      	ldr	r0, [pc, #380]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001840:	f000 fee8 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 80a1 	beq.w	800198e <ADC_Select_CH+0x28e>
	{
		Error_Handler();
 800184c:	f000 fa1c 	bl	8001c88 <Error_Handler>
	}
	break;
 8001850:	e09d      	b.n	800198e <ADC_Select_CH+0x28e>
	case 7:
	sConfig.Channel = ADC_CHANNEL_7;
 8001852:	2307      	movs	r3, #7
 8001854:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001856:	2301      	movs	r3, #1
 8001858:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	4619      	mov	r1, r3
 8001860:	4856      	ldr	r0, [pc, #344]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001862:	f000 fed7 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 8092 	beq.w	8001992 <ADC_Select_CH+0x292>
	{
		Error_Handler();
 800186e:	f000 fa0b 	bl	8001c88 <Error_Handler>
	}
	break;
 8001872:	e08e      	b.n	8001992 <ADC_Select_CH+0x292>
	case 8:
	sConfig.Channel = ADC_CHANNEL_8;
 8001874:	2308      	movs	r3, #8
 8001876:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001878:	2301      	movs	r3, #1
 800187a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	4619      	mov	r1, r3
 8001882:	484e      	ldr	r0, [pc, #312]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001884:	f000 fec6 	bl	8002614 <HAL_ADC_ConfigChannel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 8083 	beq.w	8001996 <ADC_Select_CH+0x296>
	{
		Error_Handler();
 8001890:	f000 f9fa 	bl	8001c88 <Error_Handler>
	}
	break;
 8001894:	e07f      	b.n	8001996 <ADC_Select_CH+0x296>
	case 9:
	sConfig.Channel = ADC_CHANNEL_9;
 8001896:	2309      	movs	r3, #9
 8001898:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800189a:	2301      	movs	r3, #1
 800189c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	4619      	mov	r1, r3
 80018a4:	4845      	ldr	r0, [pc, #276]	@ (80019bc <ADC_Select_CH+0x2bc>)
 80018a6:	f000 feb5 	bl	8002614 <HAL_ADC_ConfigChannel>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d074      	beq.n	800199a <ADC_Select_CH+0x29a>
	{
		Error_Handler();
 80018b0:	f000 f9ea 	bl	8001c88 <Error_Handler>
	}
	break;
 80018b4:	e071      	b.n	800199a <ADC_Select_CH+0x29a>
	case 10:
	sConfig.Channel = ADC_CHANNEL_10;
 80018b6:	230a      	movs	r3, #10
 80018b8:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80018ba:	2301      	movs	r3, #1
 80018bc:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018be:	f107 0308 	add.w	r3, r7, #8
 80018c2:	4619      	mov	r1, r3
 80018c4:	483d      	ldr	r0, [pc, #244]	@ (80019bc <ADC_Select_CH+0x2bc>)
 80018c6:	f000 fea5 	bl	8002614 <HAL_ADC_ConfigChannel>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d066      	beq.n	800199e <ADC_Select_CH+0x29e>
	{
		Error_Handler();
 80018d0:	f000 f9da 	bl	8001c88 <Error_Handler>
	}
	break;
 80018d4:	e063      	b.n	800199e <ADC_Select_CH+0x29e>
	case 11:
	sConfig.Channel = ADC_CHANNEL_11;
 80018d6:	230b      	movs	r3, #11
 80018d8:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80018da:	2301      	movs	r3, #1
 80018dc:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018de:	f107 0308 	add.w	r3, r7, #8
 80018e2:	4619      	mov	r1, r3
 80018e4:	4835      	ldr	r0, [pc, #212]	@ (80019bc <ADC_Select_CH+0x2bc>)
 80018e6:	f000 fe95 	bl	8002614 <HAL_ADC_ConfigChannel>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d058      	beq.n	80019a2 <ADC_Select_CH+0x2a2>
	{
		Error_Handler();
 80018f0:	f000 f9ca 	bl	8001c88 <Error_Handler>
	}
	break;
 80018f4:	e055      	b.n	80019a2 <ADC_Select_CH+0x2a2>
	case 12:
	sConfig.Channel = ADC_CHANNEL_12;
 80018f6:	230c      	movs	r3, #12
 80018f8:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80018fa:	2301      	movs	r3, #1
 80018fc:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fe:	f107 0308 	add.w	r3, r7, #8
 8001902:	4619      	mov	r1, r3
 8001904:	482d      	ldr	r0, [pc, #180]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001906:	f000 fe85 	bl	8002614 <HAL_ADC_ConfigChannel>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d04a      	beq.n	80019a6 <ADC_Select_CH+0x2a6>
	{
		Error_Handler();
 8001910:	f000 f9ba 	bl	8001c88 <Error_Handler>
	}
	break;
 8001914:	e047      	b.n	80019a6 <ADC_Select_CH+0x2a6>
	case 13:
	sConfig.Channel = ADC_CHANNEL_13;
 8001916:	230d      	movs	r3, #13
 8001918:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800191a:	2301      	movs	r3, #1
 800191c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	4619      	mov	r1, r3
 8001924:	4825      	ldr	r0, [pc, #148]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001926:	f000 fe75 	bl	8002614 <HAL_ADC_ConfigChannel>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d03c      	beq.n	80019aa <ADC_Select_CH+0x2aa>
	{
		Error_Handler();
 8001930:	f000 f9aa 	bl	8001c88 <Error_Handler>
	}
	break;
 8001934:	e039      	b.n	80019aa <ADC_Select_CH+0x2aa>
	case 14:
	sConfig.Channel = ADC_CHANNEL_14;
 8001936:	230e      	movs	r3, #14
 8001938:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800193a:	2301      	movs	r3, #1
 800193c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800193e:	f107 0308 	add.w	r3, r7, #8
 8001942:	4619      	mov	r1, r3
 8001944:	481d      	ldr	r0, [pc, #116]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001946:	f000 fe65 	bl	8002614 <HAL_ADC_ConfigChannel>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d02e      	beq.n	80019ae <ADC_Select_CH+0x2ae>
	{
		Error_Handler();
 8001950:	f000 f99a 	bl	8001c88 <Error_Handler>
	}
	break;
 8001954:	e02b      	b.n	80019ae <ADC_Select_CH+0x2ae>
	case 15:
	sConfig.Channel = ADC_CHANNEL_15;
 8001956:	230f      	movs	r3, #15
 8001958:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800195a:	2301      	movs	r3, #1
 800195c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800195e:	f107 0308 	add.w	r3, r7, #8
 8001962:	4619      	mov	r1, r3
 8001964:	4815      	ldr	r0, [pc, #84]	@ (80019bc <ADC_Select_CH+0x2bc>)
 8001966:	f000 fe55 	bl	8002614 <HAL_ADC_ConfigChannel>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d020      	beq.n	80019b2 <ADC_Select_CH+0x2b2>
	{
		Error_Handler();
 8001970:	f000 f98a 	bl	8001c88 <Error_Handler>
	}
	break;
 8001974:	e01d      	b.n	80019b2 <ADC_Select_CH+0x2b2>
	break;
 8001976:	bf00      	nop
 8001978:	e01c      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 800197a:	bf00      	nop
 800197c:	e01a      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 800197e:	bf00      	nop
 8001980:	e018      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 8001982:	bf00      	nop
 8001984:	e016      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 8001986:	bf00      	nop
 8001988:	e014      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 800198a:	bf00      	nop
 800198c:	e012      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 800198e:	bf00      	nop
 8001990:	e010      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 8001992:	bf00      	nop
 8001994:	e00e      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 8001996:	bf00      	nop
 8001998:	e00c      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 800199a:	bf00      	nop
 800199c:	e00a      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 800199e:	bf00      	nop
 80019a0:	e008      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 80019a2:	bf00      	nop
 80019a4:	e006      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 80019a6:	bf00      	nop
 80019a8:	e004      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 80019aa:	bf00      	nop
 80019ac:	e002      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 80019ae:	bf00      	nop
 80019b0:	e000      	b.n	80019b4 <ADC_Select_CH+0x2b4>
	break;
 80019b2:	bf00      	nop
	}
}
 80019b4:	bf00      	nop
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000078 	.word	0x20000078

080019c0 <get_rpm>:
		rpm_tick_count += 1;
	}
}

uint16_t get_rpm(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c6:	b672      	cpsid	i
}
 80019c8:	bf00      	nop
	__disable_irq();
	rpm_tick_count = 0;
 80019ca:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <get_rpm+0x6c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	801a      	strh	r2, [r3, #0]
	rpm_time_out = 0;
 80019d0:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <get_rpm+0x70>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]

	TIM9 -> PSC = 16000 - 1;
 80019d6:	4b17      	ldr	r3, [pc, #92]	@ (8001a34 <get_rpm+0x74>)
 80019d8:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80019dc:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM9 -> ARR = 1000 - 1;
 80019de:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <get_rpm+0x74>)
 80019e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019e4:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_TIM_Base_Start_IT(&htim9);
 80019e6:	4814      	ldr	r0, [pc, #80]	@ (8001a38 <get_rpm+0x78>)
 80019e8:	f002 f900 	bl	8003bec <HAL_TIM_Base_Start_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 80019ec:	b662      	cpsie	i
}
 80019ee:	bf00      	nop
	__enable_irq();

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80019f0:	2008      	movs	r0, #8
 80019f2:	f001 f948 	bl	8002c86 <HAL_NVIC_EnableIRQ>

	while(rpm_time_out == 0) {}
 80019f6:	bf00      	nop
 80019f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a30 <get_rpm+0x70>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0fa      	beq.n	80019f8 <get_rpm+0x38>

	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8001a02:	2008      	movs	r0, #8
 8001a04:	f001 f94d 	bl	8002ca2 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop_IT(&htim9);
 8001a08:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <get_rpm+0x78>)
 8001a0a:	f002 f951 	bl	8003cb0 <HAL_TIM_Base_Stop_IT>

	uint32_t rpm = rpm_tick_count * 3;
 8001a0e:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <get_rpm+0x6c>)
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4613      	mov	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	607b      	str	r3, [r7, #4]
	return rpm;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	b29b      	uxth	r3, r3
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000274 	.word	0x20000274
 8001a30:	20000279 	.word	0x20000279
 8001a34:	40014000 	.word	0x40014000
 8001a38:	200001e0 	.word	0x200001e0

08001a3c <print_empty_error>:

void print_empty_error(void) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	sprintf((char*)txd_msg_buffer, "\r\n *********************************" );
 8001a40:	4917      	ldr	r1, [pc, #92]	@ (8001aa0 <print_empty_error+0x64>)
 8001a42:	4818      	ldr	r0, [pc, #96]	@ (8001aa4 <print_empty_error+0x68>)
 8001a44:	f004 fcbe 	bl	80063c4 <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 8001a48:	4816      	ldr	r0, [pc, #88]	@ (8001aa4 <print_empty_error+0x68>)
 8001a4a:	f7fe fbc9 	bl	80001e0 <strlen>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	4913      	ldr	r1, [pc, #76]	@ (8001aa4 <print_empty_error+0x68>)
 8001a58:	4813      	ldr	r0, [pc, #76]	@ (8001aa8 <print_empty_error+0x6c>)
 8001a5a:	f003 fc0f 	bl	800527c <HAL_UART_Transmit>

	sprintf((char*)txd_msg_buffer, "\r\n ******  RESEVOIR IS EMPTY  ******" );
 8001a5e:	4913      	ldr	r1, [pc, #76]	@ (8001aac <print_empty_error+0x70>)
 8001a60:	4810      	ldr	r0, [pc, #64]	@ (8001aa4 <print_empty_error+0x68>)
 8001a62:	f004 fcaf 	bl	80063c4 <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 8001a66:	480f      	ldr	r0, [pc, #60]	@ (8001aa4 <print_empty_error+0x68>)
 8001a68:	f7fe fbba 	bl	80001e0 <strlen>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	490b      	ldr	r1, [pc, #44]	@ (8001aa4 <print_empty_error+0x68>)
 8001a76:	480c      	ldr	r0, [pc, #48]	@ (8001aa8 <print_empty_error+0x6c>)
 8001a78:	f003 fc00 	bl	800527c <HAL_UART_Transmit>

	sprintf((char*)txd_msg_buffer, "\r\n *********************************" );
 8001a7c:	4908      	ldr	r1, [pc, #32]	@ (8001aa0 <print_empty_error+0x64>)
 8001a7e:	4809      	ldr	r0, [pc, #36]	@ (8001aa4 <print_empty_error+0x68>)
 8001a80:	f004 fca0 	bl	80063c4 <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 8001a84:	4807      	ldr	r0, [pc, #28]	@ (8001aa4 <print_empty_error+0x68>)
 8001a86:	f7fe fbab 	bl	80001e0 <strlen>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a92:	4904      	ldr	r1, [pc, #16]	@ (8001aa4 <print_empty_error+0x68>)
 8001a94:	4804      	ldr	r0, [pc, #16]	@ (8001aa8 <print_empty_error+0x6c>)
 8001a96:	f003 fbf1 	bl	800527c <HAL_UART_Transmit>
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	08006f38 	.word	0x08006f38
 8001aa4:	200002bc 	.word	0x200002bc
 8001aa8:	20000228 	.word	0x20000228
 8001aac:	08006f60 	.word	0x08006f60

08001ab0 <DIGITS_Display>:

void DIGITS_Display(uint8_t DIGIT_A, uint8_t DIGIT_B)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08c      	sub	sp, #48	@ 0x30
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	460a      	mov	r2, r1
 8001aba:	71fb      	strb	r3, [r7, #7]
 8001abc:	4613      	mov	r3, r2
 8001abe:	71bb      	strb	r3, [r7, #6]
	 uint8_t DIGITA_VAL = 0x0F & DIGIT_A; //mask off higher4 bits
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	f003 030f 	and.w	r3, r3, #15
 8001ac6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	 int Abit0 = (DIGITA_VAL ) & 1;  	// extract Abit0 of the 4-bit value
 8001aca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
	 int Abit1 = (DIGITA_VAL >> 1) & 1;  // extract Abit1 of the 4-bit value
 8001ad4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ad8:	085b      	lsrs	r3, r3, #1
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
	 int Abit2 = (DIGITA_VAL >> 2) & 1;  // extract Abit2 of the 4-bit value
 8001ae2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ae6:	089b      	lsrs	r3, r3, #2
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	623b      	str	r3, [r7, #32]
	 int Abit3 = (DIGITA_VAL >> 3) & 1;  // extract Abit3 of the 4-bit value
 8001af0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001af4:	08db      	lsrs	r3, r3, #3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	61fb      	str	r3, [r7, #28]

	 uint8_t DIGITB_VAL = 0x0F & DIGIT_B; //mask off higher4 bits
 8001afe:	79bb      	ldrb	r3, [r7, #6]
 8001b00:	f003 030f 	and.w	r3, r3, #15
 8001b04:	76fb      	strb	r3, [r7, #27]
	 int Bbit0 = (DIGITB_VAL ) & 1;  	// extract Bbit0 of the 4-bit value
 8001b06:	7efb      	ldrb	r3, [r7, #27]
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
	 int Bbit1 = (DIGITB_VAL >> 1) & 1;  // extract Bbit1 of the 4-bit value
 8001b0e:	7efb      	ldrb	r3, [r7, #27]
 8001b10:	085b      	lsrs	r3, r3, #1
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	613b      	str	r3, [r7, #16]
	 int Bbit2 = (DIGITB_VAL >> 2) & 1;  // extract Bbit2 of the 4-bit value
 8001b1a:	7efb      	ldrb	r3, [r7, #27]
 8001b1c:	089b      	lsrs	r3, r3, #2
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	60fb      	str	r3, [r7, #12]
	 int Bbit3 = (DIGITB_VAL >> 3) & 1;  // extract Bbit3 of the 4-bit value
 8001b26:	7efb      	ldrb	r3, [r7, #27]
 8001b28:	08db      	lsrs	r3, r3, #3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	60bb      	str	r3, [r7, #8]

	 if (Abit0 == (0))
 8001b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d105      	bne.n	8001b44 <DIGITS_Display+0x94>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin, GPIO_PIN_RESET);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2120      	movs	r1, #32
 8001b3c:	483c      	ldr	r0, [pc, #240]	@ (8001c30 <DIGITS_Display+0x180>)
 8001b3e:	f001 faf9 	bl	8003134 <HAL_GPIO_WritePin>
 8001b42:	e004      	b.n	8001b4e <DIGITS_Display+0x9e>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin, GPIO_PIN_SET);
 8001b44:	2201      	movs	r2, #1
 8001b46:	2120      	movs	r1, #32
 8001b48:	4839      	ldr	r0, [pc, #228]	@ (8001c30 <DIGITS_Display+0x180>)
 8001b4a:	f001 faf3 	bl	8003134 <HAL_GPIO_WritePin>

	 }
	 if (Abit1 == (0))
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d105      	bne.n	8001b60 <DIGITS_Display+0xb0>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A1_Pin, GPIO_PIN_RESET);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2140      	movs	r1, #64	@ 0x40
 8001b58:	4835      	ldr	r0, [pc, #212]	@ (8001c30 <DIGITS_Display+0x180>)
 8001b5a:	f001 faeb 	bl	8003134 <HAL_GPIO_WritePin>
 8001b5e:	e004      	b.n	8001b6a <DIGITS_Display+0xba>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A1_Pin, GPIO_PIN_SET);
 8001b60:	2201      	movs	r2, #1
 8001b62:	2140      	movs	r1, #64	@ 0x40
 8001b64:	4832      	ldr	r0, [pc, #200]	@ (8001c30 <DIGITS_Display+0x180>)
 8001b66:	f001 fae5 	bl	8003134 <HAL_GPIO_WritePin>

	 }
	 if (Abit2 == (0))
 8001b6a:	6a3b      	ldr	r3, [r7, #32]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d106      	bne.n	8001b7e <DIGITS_Display+0xce>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin, GPIO_PIN_RESET);
 8001b70:	2200      	movs	r2, #0
 8001b72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b76:	482f      	ldr	r0, [pc, #188]	@ (8001c34 <DIGITS_Display+0x184>)
 8001b78:	f001 fadc 	bl	8003134 <HAL_GPIO_WritePin>
 8001b7c:	e005      	b.n	8001b8a <DIGITS_Display+0xda>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin, GPIO_PIN_SET);
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b84:	482b      	ldr	r0, [pc, #172]	@ (8001c34 <DIGITS_Display+0x184>)
 8001b86:	f001 fad5 	bl	8003134 <HAL_GPIO_WritePin>

	 }
	 if (Abit3 == (0))
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d106      	bne.n	8001b9e <DIGITS_Display+0xee>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A3_Pin, GPIO_PIN_RESET);
 8001b90:	2200      	movs	r2, #0
 8001b92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b96:	4826      	ldr	r0, [pc, #152]	@ (8001c30 <DIGITS_Display+0x180>)
 8001b98:	f001 facc 	bl	8003134 <HAL_GPIO_WritePin>
 8001b9c:	e005      	b.n	8001baa <DIGITS_Display+0xfa>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A3_Pin, GPIO_PIN_SET);
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ba4:	4822      	ldr	r0, [pc, #136]	@ (8001c30 <DIGITS_Display+0x180>)
 8001ba6:	f001 fac5 	bl	8003134 <HAL_GPIO_WritePin>

	 }


	 if (Bbit0 == (0))
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d106      	bne.n	8001bbe <DIGITS_Display+0x10e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B0_Pin, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bb6:	481f      	ldr	r0, [pc, #124]	@ (8001c34 <DIGITS_Display+0x184>)
 8001bb8:	f001 fabc 	bl	8003134 <HAL_GPIO_WritePin>
 8001bbc:	e005      	b.n	8001bca <DIGITS_Display+0x11a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B0_Pin, GPIO_PIN_SET);
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bc4:	481b      	ldr	r0, [pc, #108]	@ (8001c34 <DIGITS_Display+0x184>)
 8001bc6:	f001 fab5 	bl	8003134 <HAL_GPIO_WritePin>

	 }
	 if (Bbit1 == (0))
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d106      	bne.n	8001bde <DIGITS_Display+0x12e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B1_Pin, GPIO_PIN_RESET);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bd6:	4817      	ldr	r0, [pc, #92]	@ (8001c34 <DIGITS_Display+0x184>)
 8001bd8:	f001 faac 	bl	8003134 <HAL_GPIO_WritePin>
 8001bdc:	e005      	b.n	8001bea <DIGITS_Display+0x13a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B1_Pin, GPIO_PIN_SET);
 8001bde:	2201      	movs	r2, #1
 8001be0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001be4:	4813      	ldr	r0, [pc, #76]	@ (8001c34 <DIGITS_Display+0x184>)
 8001be6:	f001 faa5 	bl	8003134 <HAL_GPIO_WritePin>

	 }
	 if (Bbit2 == (0))
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d106      	bne.n	8001bfe <DIGITS_Display+0x14e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B2_Pin, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bf6:	480f      	ldr	r0, [pc, #60]	@ (8001c34 <DIGITS_Display+0x184>)
 8001bf8:	f001 fa9c 	bl	8003134 <HAL_GPIO_WritePin>
 8001bfc:	e005      	b.n	8001c0a <DIGITS_Display+0x15a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B2_Pin, GPIO_PIN_SET);
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c04:	480b      	ldr	r0, [pc, #44]	@ (8001c34 <DIGITS_Display+0x184>)
 8001c06:	f001 fa95 	bl	8003134 <HAL_GPIO_WritePin>

	 }
	 if (Bbit3 == (0))
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d105      	bne.n	8001c1c <DIGITS_Display+0x16c>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2104      	movs	r1, #4
 8001c14:	4807      	ldr	r0, [pc, #28]	@ (8001c34 <DIGITS_Display+0x184>)
 8001c16:	f001 fa8d 	bl	8003134 <HAL_GPIO_WritePin>
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_SET);

	 }
}
 8001c1a:	e004      	b.n	8001c26 <DIGITS_Display+0x176>
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_SET);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2104      	movs	r1, #4
 8001c20:	4804      	ldr	r0, [pc, #16]	@ (8001c34 <DIGITS_Display+0x184>)
 8001c22:	f001 fa87 	bl	8003134 <HAL_GPIO_WritePin>
}
 8001c26:	bf00      	nop
 8001c28:	3730      	adds	r7, #48	@ 0x30
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40020400 	.word	0x40020400
 8001c34:	40020800 	.word	0x40020800

08001c38 <servo_write_angle>:

void servo_write_angle(uint8_t angle)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
    // Clamp angle to the valid range
    if (angle > 180) angle = 180;
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	2bb4      	cmp	r3, #180	@ 0xb4
 8001c46:	d901      	bls.n	8001c4c <servo_write_angle+0x14>
 8001c48:	23b4      	movs	r3, #180	@ 0xb4
 8001c4a:	71fb      	strb	r3, [r7, #7]

    // Convert angle to pulse width (10002000 s)
    uint16_t pulse = 1000 + ((angle * 1000) / 180);
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c52:	fb02 f303 	mul.w	r3, r2, r3
 8001c56:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <servo_write_angle+0x48>)
 8001c58:	fb82 1203 	smull	r1, r2, r2, r3
 8001c5c:	441a      	add	r2, r3
 8001c5e:	11d2      	asrs	r2, r2, #7
 8001c60:	17db      	asrs	r3, r3, #31
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001c6a:	81fb      	strh	r3, [r7, #14]

    // Set PWM duty cycle
    TIM4->CCR2 = pulse;
 8001c6c:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <servo_write_angle+0x4c>)
 8001c6e:	89fb      	ldrh	r3, [r7, #14]
 8001c70:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001c72:	bf00      	nop
 8001c74:	3714      	adds	r7, #20
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	b60b60b7 	.word	0xb60b60b7
 8001c84:	40000800 	.word	0x40000800

08001c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c8c:	b672      	cpsid	i
}
 8001c8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <Error_Handler+0x8>

08001c94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	607b      	str	r3, [r7, #4]
 8001c9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001ca4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001caa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	603b      	str	r3, [r7, #0]
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	4a08      	ldr	r2, [pc, #32]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800

08001ce4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	@ 0x28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a17      	ldr	r2, [pc, #92]	@ (8001d60 <HAL_ADC_MspInit+0x7c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d127      	bne.n	8001d56 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <HAL_ADC_MspInit+0x80>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	4a15      	ldr	r2, [pc, #84]	@ (8001d64 <HAL_ADC_MspInit+0x80>)
 8001d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <HAL_ADC_MspInit+0x80>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	4b0f      	ldr	r3, [pc, #60]	@ (8001d64 <HAL_ADC_MspInit+0x80>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d64 <HAL_ADC_MspInit+0x80>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d32:	4b0c      	ldr	r3, [pc, #48]	@ (8001d64 <HAL_ADC_MspInit+0x80>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d42:	2303      	movs	r3, #3
 8001d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4a:	f107 0314 	add.w	r3, r7, #20
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4805      	ldr	r0, [pc, #20]	@ (8001d68 <HAL_ADC_MspInit+0x84>)
 8001d52:	f001 f853 	bl	8002dfc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d56:	bf00      	nop
 8001d58:	3728      	adds	r7, #40	@ 0x28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40012000 	.word	0x40012000
 8001d64:	40023800 	.word	0x40023800
 8001d68:	40020400 	.word	0x40020400

08001d6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08e      	sub	sp, #56	@ 0x38
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d8c:	d10e      	bne.n	8001dac <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
 8001d92:	4b47      	ldr	r3, [pc, #284]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	4a46      	ldr	r2, [pc, #280]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9e:	4b44      	ldr	r3, [pc, #272]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	623b      	str	r3, [r7, #32]
 8001da8:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001daa:	e07c      	b.n	8001ea6 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM3)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a40      	ldr	r2, [pc, #256]	@ (8001eb4 <HAL_TIM_Base_MspInit+0x148>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d134      	bne.n	8001e20 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
 8001dba:	4b3d      	ldr	r3, [pc, #244]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	4a3c      	ldr	r2, [pc, #240]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001dc0:	f043 0302 	orr.w	r3, r3, #2
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	61fb      	str	r3, [r7, #28]
 8001dd0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	4b36      	ldr	r3, [pc, #216]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	4a35      	ldr	r2, [pc, #212]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001ddc:	f043 0302 	orr.w	r3, r3, #2
 8001de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de2:	4b33      	ldr	r3, [pc, #204]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001dee:	2310      	movs	r3, #16
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df2:	2302      	movs	r3, #2
 8001df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e06:	4619      	mov	r1, r3
 8001e08:	482b      	ldr	r0, [pc, #172]	@ (8001eb8 <HAL_TIM_Base_MspInit+0x14c>)
 8001e0a:	f000 fff7 	bl	8002dfc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	201d      	movs	r0, #29
 8001e14:	f000 ff1b 	bl	8002c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e18:	201d      	movs	r0, #29
 8001e1a:	f000 ff34 	bl	8002c86 <HAL_NVIC_EnableIRQ>
}
 8001e1e:	e042      	b.n	8001ea6 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM4)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a25      	ldr	r2, [pc, #148]	@ (8001ebc <HAL_TIM_Base_MspInit+0x150>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d10e      	bne.n	8001e48 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
 8001e2e:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	4a1f      	ldr	r2, [pc, #124]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e34:	f043 0304 	orr.w	r3, r3, #4
 8001e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	697b      	ldr	r3, [r7, #20]
}
 8001e46:	e02e      	b.n	8001ea6 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM5)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec0 <HAL_TIM_Base_MspInit+0x154>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d116      	bne.n	8001e80 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	4a15      	ldr	r2, [pc, #84]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e5c:	f043 0308 	orr.w	r3, r3, #8
 8001e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e62:	4b13      	ldr	r3, [pc, #76]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	2032      	movs	r0, #50	@ 0x32
 8001e74:	f000 feeb 	bl	8002c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e78:	2032      	movs	r0, #50	@ 0x32
 8001e7a:	f000 ff04 	bl	8002c86 <HAL_NVIC_EnableIRQ>
}
 8001e7e:	e012      	b.n	8001ea6 <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM9)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a0f      	ldr	r2, [pc, #60]	@ (8001ec4 <HAL_TIM_Base_MspInit+0x158>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d10d      	bne.n	8001ea6 <HAL_TIM_Base_MspInit+0x13a>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4b08      	ldr	r3, [pc, #32]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	4a07      	ldr	r2, [pc, #28]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9a:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <HAL_TIM_Base_MspInit+0x144>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
}
 8001ea6:	bf00      	nop
 8001ea8:	3738      	adds	r7, #56	@ 0x38
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40000400 	.word	0x40000400
 8001eb8:	40020400 	.word	0x40020400
 8001ebc:	40000800 	.word	0x40000800
 8001ec0:	40000c00 	.word	0x40000c00
 8001ec4:	40014000 	.word	0x40014000

08001ec8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	@ 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ee8:	d11e      	bne.n	8001f28 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b22      	ldr	r3, [pc, #136]	@ (8001f78 <HAL_TIM_MspPostInit+0xb0>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	4a21      	ldr	r2, [pc, #132]	@ (8001f78 <HAL_TIM_MspPostInit+0xb0>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efa:	4b1f      	ldr	r3, [pc, #124]	@ (8001f78 <HAL_TIM_MspPostInit+0xb0>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f06:	2303      	movs	r3, #3
 8001f08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f16:	2301      	movs	r3, #1
 8001f18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	f107 0314 	add.w	r3, r7, #20
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4816      	ldr	r0, [pc, #88]	@ (8001f7c <HAL_TIM_MspPostInit+0xb4>)
 8001f22:	f000 ff6b 	bl	8002dfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001f26:	e022      	b.n	8001f6e <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a14      	ldr	r2, [pc, #80]	@ (8001f80 <HAL_TIM_MspPostInit+0xb8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d11d      	bne.n	8001f6e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	4b10      	ldr	r3, [pc, #64]	@ (8001f78 <HAL_TIM_MspPostInit+0xb0>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f78 <HAL_TIM_MspPostInit+0xb0>)
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b0d      	ldr	r3, [pc, #52]	@ (8001f78 <HAL_TIM_MspPostInit+0xb0>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f4e:	2380      	movs	r3, #128	@ 0x80
 8001f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f62:	f107 0314 	add.w	r3, r7, #20
 8001f66:	4619      	mov	r1, r3
 8001f68:	4806      	ldr	r0, [pc, #24]	@ (8001f84 <HAL_TIM_MspPostInit+0xbc>)
 8001f6a:	f000 ff47 	bl	8002dfc <HAL_GPIO_Init>
}
 8001f6e:	bf00      	nop
 8001f70:	3728      	adds	r7, #40	@ 0x28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40020000 	.word	0x40020000
 8001f80:	40000800 	.word	0x40000800
 8001f84:	40020400 	.word	0x40020400

08001f88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800201c <HAL_UART_MspInit+0x94>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d133      	bne.n	8002012 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b1c      	ldr	r3, [pc, #112]	@ (8002020 <HAL_UART_MspInit+0x98>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8002020 <HAL_UART_MspInit+0x98>)
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <HAL_UART_MspInit+0x98>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b15      	ldr	r3, [pc, #84]	@ (8002020 <HAL_UART_MspInit+0x98>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <HAL_UART_MspInit+0x98>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd6:	4b12      	ldr	r3, [pc, #72]	@ (8002020 <HAL_UART_MspInit+0x98>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fe2:	230c      	movs	r3, #12
 8001fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ff2:	2307      	movs	r3, #7
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4809      	ldr	r0, [pc, #36]	@ (8002024 <HAL_UART_MspInit+0x9c>)
 8001ffe:	f000 fefd 	bl	8002dfc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	2100      	movs	r1, #0
 8002006:	2026      	movs	r0, #38	@ 0x26
 8002008:	f000 fe21 	bl	8002c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800200c:	2026      	movs	r0, #38	@ 0x26
 800200e:	f000 fe3a 	bl	8002c86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002012:	bf00      	nop
 8002014:	3728      	adds	r7, #40	@ 0x28
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40004400 	.word	0x40004400
 8002020:	40023800 	.word	0x40023800
 8002024:	40020000 	.word	0x40020000

08002028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <NMI_Handler+0x4>

08002030 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <HardFault_Handler+0x4>

08002038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <MemManage_Handler+0x4>

08002040 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <BusFault_Handler+0x4>

08002048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <UsageFault_Handler+0x4>

08002050 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800207e:	f000 f8e5 	bl	800224c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800208c:	4802      	ldr	r0, [pc, #8]	@ (8002098 <TIM3_IRQHandler+0x10>)
 800208e:	f002 f8bb 	bl	8004208 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000108 	.word	0x20000108

0800209c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <USART2_IRQHandler+0x10>)
 80020a2:	f003 f99b 	bl	80053dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000228 	.word	0x20000228

080020b0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80020b4:	4802      	ldr	r0, [pc, #8]	@ (80020c0 <TIM5_IRQHandler+0x10>)
 80020b6:	f002 f8a7 	bl	8004208 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000198 	.word	0x20000198

080020c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020cc:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <_sbrk+0x5c>)
 80020ce:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <_sbrk+0x60>)
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <_sbrk+0x64>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <_sbrk+0x64>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	@ (800212c <_sbrk+0x68>)
 80020e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <_sbrk+0x64>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4413      	add	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d207      	bcs.n	8002104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f4:	f004 f990 	bl	8006418 <__errno>
 80020f8:	4603      	mov	r3, r0
 80020fa:	220c      	movs	r2, #12
 80020fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002102:	e009      	b.n	8002118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002104:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <_sbrk+0x64>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210a:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <_sbrk+0x64>)
 8002114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002116:	68fb      	ldr	r3, [r7, #12]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20018000 	.word	0x20018000
 8002124:	00000400 	.word	0x00000400
 8002128:	20000348 	.word	0x20000348
 800212c:	20000498 	.word	0x20000498

08002130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002134:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <SystemInit+0x20>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <SystemInit+0x20>)
 800213c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002154:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800218c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002158:	f7ff ffea 	bl	8002130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800215c:	480c      	ldr	r0, [pc, #48]	@ (8002190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800215e:	490d      	ldr	r1, [pc, #52]	@ (8002194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002160:	4a0d      	ldr	r2, [pc, #52]	@ (8002198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002164:	e002      	b.n	800216c <LoopCopyDataInit>

08002166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800216a:	3304      	adds	r3, #4

0800216c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800216c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002170:	d3f9      	bcc.n	8002166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002172:	4a0a      	ldr	r2, [pc, #40]	@ (800219c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002174:	4c0a      	ldr	r4, [pc, #40]	@ (80021a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002178:	e001      	b.n	800217e <LoopFillZerobss>

0800217a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800217a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800217c:	3204      	adds	r2, #4

0800217e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002180:	d3fb      	bcc.n	800217a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002182:	f004 f94f 	bl	8006424 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002186:	f7fe fa39 	bl	80005fc <main>
  bx  lr    
 800218a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800218c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002194:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002198:	080070e4 	.word	0x080070e4
  ldr r2, =_sbss
 800219c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80021a0:	20000498 	.word	0x20000498

080021a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a4:	e7fe      	b.n	80021a4 <ADC_IRQHandler>
	...

080021a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021ac:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <HAL_Init+0x40>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0d      	ldr	r2, [pc, #52]	@ (80021e8 <HAL_Init+0x40>)
 80021b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021b8:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <HAL_Init+0x40>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <HAL_Init+0x40>)
 80021be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c4:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <HAL_Init+0x40>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a07      	ldr	r2, [pc, #28]	@ (80021e8 <HAL_Init+0x40>)
 80021ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d0:	2003      	movs	r0, #3
 80021d2:	f000 fd31 	bl	8002c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021d6:	2000      	movs	r0, #0
 80021d8:	f000 f808 	bl	80021ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021dc:	f7ff fd5a 	bl	8001c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40023c00 	.word	0x40023c00

080021ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f4:	4b12      	ldr	r3, [pc, #72]	@ (8002240 <HAL_InitTick+0x54>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b12      	ldr	r3, [pc, #72]	@ (8002244 <HAL_InitTick+0x58>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002202:	fbb3 f3f1 	udiv	r3, r3, r1
 8002206:	fbb2 f3f3 	udiv	r3, r2, r3
 800220a:	4618      	mov	r0, r3
 800220c:	f000 fd57 	bl	8002cbe <HAL_SYSTICK_Config>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e00e      	b.n	8002238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b0f      	cmp	r3, #15
 800221e:	d80a      	bhi.n	8002236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002220:	2200      	movs	r2, #0
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	f04f 30ff 	mov.w	r0, #4294967295
 8002228:	f000 fd11 	bl	8002c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800222c:	4a06      	ldr	r2, [pc, #24]	@ (8002248 <HAL_InitTick+0x5c>)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	e000      	b.n	8002238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
}
 8002238:	4618      	mov	r0, r3
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000000 	.word	0x20000000
 8002244:	20000008 	.word	0x20000008
 8002248:	20000004 	.word	0x20000004

0800224c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <HAL_IncTick+0x20>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <HAL_IncTick+0x24>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4413      	add	r3, r2
 800225c:	4a04      	ldr	r2, [pc, #16]	@ (8002270 <HAL_IncTick+0x24>)
 800225e:	6013      	str	r3, [r2, #0]
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	20000008 	.word	0x20000008
 8002270:	2000034c 	.word	0x2000034c

08002274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return uwTick;
 8002278:	4b03      	ldr	r3, [pc, #12]	@ (8002288 <HAL_GetTick+0x14>)
 800227a:	681b      	ldr	r3, [r3, #0]
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	2000034c 	.word	0x2000034c

0800228c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002294:	2300      	movs	r3, #0
 8002296:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e033      	b.n	800230a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d109      	bne.n	80022be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fd1a 	bl	8001ce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d118      	bne.n	80022fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022d2:	f023 0302 	bic.w	r3, r3, #2
 80022d6:	f043 0202 	orr.w	r2, r3, #2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 faba 	bl	8002858 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f023 0303 	bic.w	r3, r3, #3
 80022f2:	f043 0201 	orr.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80022fa:	e001      	b.n	8002300 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002326:	2b01      	cmp	r3, #1
 8002328:	d101      	bne.n	800232e <HAL_ADC_Start+0x1a>
 800232a:	2302      	movs	r3, #2
 800232c:	e097      	b.n	800245e <HAL_ADC_Start+0x14a>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b01      	cmp	r3, #1
 8002342:	d018      	beq.n	8002376 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002354:	4b45      	ldr	r3, [pc, #276]	@ (800246c <HAL_ADC_Start+0x158>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a45      	ldr	r2, [pc, #276]	@ (8002470 <HAL_ADC_Start+0x15c>)
 800235a:	fba2 2303 	umull	r2, r3, r2, r3
 800235e:	0c9a      	lsrs	r2, r3, #18
 8002360:	4613      	mov	r3, r2
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	4413      	add	r3, r2
 8002366:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002368:	e002      	b.n	8002370 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	3b01      	subs	r3, #1
 800236e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f9      	bne.n	800236a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b01      	cmp	r3, #1
 8002382:	d15f      	bne.n	8002444 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002388:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800238c:	f023 0301 	bic.w	r3, r3, #1
 8002390:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d007      	beq.n	80023b6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023c2:	d106      	bne.n	80023d2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	f023 0206 	bic.w	r2, r3, #6
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	645a      	str	r2, [r3, #68]	@ 0x44
 80023d0:	e002      	b.n	80023d8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023e0:	4b24      	ldr	r3, [pc, #144]	@ (8002474 <HAL_ADC_Start+0x160>)
 80023e2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80023ec:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f003 031f 	and.w	r3, r3, #31
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10f      	bne.n	800241a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d129      	bne.n	800245c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	e020      	b.n	800245c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a16      	ldr	r2, [pc, #88]	@ (8002478 <HAL_ADC_Start+0x164>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d11b      	bne.n	800245c <HAL_ADC_Start+0x148>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d114      	bne.n	800245c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002440:	609a      	str	r2, [r3, #8]
 8002442:	e00b      	b.n	800245c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002448:	f043 0210 	orr.w	r2, r3, #16
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000000 	.word	0x20000000
 8002470:	431bde83 	.word	0x431bde83
 8002474:	40012300 	.word	0x40012300
 8002478:	40012000 	.word	0x40012000

0800247c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_ADC_Stop+0x16>
 800248e:	2302      	movs	r3, #2
 8002490:	e021      	b.n	80024d6 <HAL_ADC_Stop+0x5a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 0201 	bic.w	r2, r2, #1
 80024a8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d109      	bne.n	80024cc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024c0:	f023 0301 	bic.w	r3, r3, #1
 80024c4:	f043 0201 	orr.w	r2, r3, #1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024fe:	d113      	bne.n	8002528 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800250a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800250e:	d10b      	bne.n	8002528 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002514:	f043 0220 	orr.w	r2, r3, #32
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e063      	b.n	80025f0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002528:	f7ff fea4 	bl	8002274 <HAL_GetTick>
 800252c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800252e:	e021      	b.n	8002574 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002536:	d01d      	beq.n	8002574 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d007      	beq.n	800254e <HAL_ADC_PollForConversion+0x6c>
 800253e:	f7ff fe99 	bl	8002274 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d212      	bcs.n	8002574 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b02      	cmp	r3, #2
 800255a:	d00b      	beq.n	8002574 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002560:	f043 0204 	orr.w	r2, r3, #4
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e03d      	b.n	80025f0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b02      	cmp	r3, #2
 8002580:	d1d6      	bne.n	8002530 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f06f 0212 	mvn.w	r2, #18
 800258a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d123      	bne.n	80025ee <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11f      	bne.n	80025ee <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d006      	beq.n	80025ca <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d111      	bne.n	80025ee <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d105      	bne.n	80025ee <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	f043 0201 	orr.w	r2, r3, #1
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800261e:	2300      	movs	r3, #0
 8002620:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x1c>
 800262c:	2302      	movs	r3, #2
 800262e:	e105      	b.n	800283c <HAL_ADC_ConfigChannel+0x228>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b09      	cmp	r3, #9
 800263e:	d925      	bls.n	800268c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68d9      	ldr	r1, [r3, #12]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	b29b      	uxth	r3, r3
 800264c:	461a      	mov	r2, r3
 800264e:	4613      	mov	r3, r2
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	4413      	add	r3, r2
 8002654:	3b1e      	subs	r3, #30
 8002656:	2207      	movs	r2, #7
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43da      	mvns	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	400a      	ands	r2, r1
 8002664:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68d9      	ldr	r1, [r3, #12]
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	b29b      	uxth	r3, r3
 8002676:	4618      	mov	r0, r3
 8002678:	4603      	mov	r3, r0
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	4403      	add	r3, r0
 800267e:	3b1e      	subs	r3, #30
 8002680:	409a      	lsls	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	60da      	str	r2, [r3, #12]
 800268a:	e022      	b.n	80026d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6919      	ldr	r1, [r3, #16]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	b29b      	uxth	r3, r3
 8002698:	461a      	mov	r2, r3
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	2207      	movs	r2, #7
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	400a      	ands	r2, r1
 80026ae:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6919      	ldr	r1, [r3, #16]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	689a      	ldr	r2, [r3, #8]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	4603      	mov	r3, r0
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4403      	add	r3, r0
 80026c8:	409a      	lsls	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b06      	cmp	r3, #6
 80026d8:	d824      	bhi.n	8002724 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	3b05      	subs	r3, #5
 80026ec:	221f      	movs	r2, #31
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43da      	mvns	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	400a      	ands	r2, r1
 80026fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	b29b      	uxth	r3, r3
 8002708:	4618      	mov	r0, r3
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	4613      	mov	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	3b05      	subs	r3, #5
 8002716:	fa00 f203 	lsl.w	r2, r0, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	635a      	str	r2, [r3, #52]	@ 0x34
 8002722:	e04c      	b.n	80027be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b0c      	cmp	r3, #12
 800272a:	d824      	bhi.n	8002776 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	3b23      	subs	r3, #35	@ 0x23
 800273e:	221f      	movs	r2, #31
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	43da      	mvns	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	400a      	ands	r2, r1
 800274c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	b29b      	uxth	r3, r3
 800275a:	4618      	mov	r0, r3
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	4613      	mov	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4413      	add	r3, r2
 8002766:	3b23      	subs	r3, #35	@ 0x23
 8002768:	fa00 f203 	lsl.w	r2, r0, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	631a      	str	r2, [r3, #48]	@ 0x30
 8002774:	e023      	b.n	80027be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	3b41      	subs	r3, #65	@ 0x41
 8002788:	221f      	movs	r2, #31
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	43da      	mvns	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	400a      	ands	r2, r1
 8002796:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	4618      	mov	r0, r3
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	3b41      	subs	r3, #65	@ 0x41
 80027b2:	fa00 f203 	lsl.w	r2, r0, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027be:	4b22      	ldr	r3, [pc, #136]	@ (8002848 <HAL_ADC_ConfigChannel+0x234>)
 80027c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a21      	ldr	r2, [pc, #132]	@ (800284c <HAL_ADC_ConfigChannel+0x238>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d109      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x1cc>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b12      	cmp	r3, #18
 80027d2:	d105      	bne.n	80027e0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a19      	ldr	r2, [pc, #100]	@ (800284c <HAL_ADC_ConfigChannel+0x238>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d123      	bne.n	8002832 <HAL_ADC_ConfigChannel+0x21e>
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b10      	cmp	r3, #16
 80027f0:	d003      	beq.n	80027fa <HAL_ADC_ConfigChannel+0x1e6>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b11      	cmp	r3, #17
 80027f8:	d11b      	bne.n	8002832 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b10      	cmp	r3, #16
 800280c:	d111      	bne.n	8002832 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800280e:	4b10      	ldr	r3, [pc, #64]	@ (8002850 <HAL_ADC_ConfigChannel+0x23c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a10      	ldr	r2, [pc, #64]	@ (8002854 <HAL_ADC_ConfigChannel+0x240>)
 8002814:	fba2 2303 	umull	r2, r3, r2, r3
 8002818:	0c9a      	lsrs	r2, r3, #18
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002824:	e002      	b.n	800282c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	3b01      	subs	r3, #1
 800282a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f9      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	40012300 	.word	0x40012300
 800284c:	40012000 	.word	0x40012000
 8002850:	20000000 	.word	0x20000000
 8002854:	431bde83 	.word	0x431bde83

08002858 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002860:	4b79      	ldr	r3, [pc, #484]	@ (8002a48 <ADC_Init+0x1f0>)
 8002862:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	431a      	orrs	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800288c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6859      	ldr	r1, [r3, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	021a      	lsls	r2, r3, #8
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80028b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6859      	ldr	r1, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	430a      	orrs	r2, r1
 80028c2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689a      	ldr	r2, [r3, #8]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6899      	ldr	r1, [r3, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ea:	4a58      	ldr	r2, [pc, #352]	@ (8002a4c <ADC_Init+0x1f4>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d022      	beq.n	8002936 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6899      	ldr	r1, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002920:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6899      	ldr	r1, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	e00f      	b.n	8002956 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002944:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002954:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 0202 	bic.w	r2, r2, #2
 8002964:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6899      	ldr	r1, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	7e1b      	ldrb	r3, [r3, #24]
 8002970:	005a      	lsls	r2, r3, #1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	430a      	orrs	r2, r1
 8002978:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d01b      	beq.n	80029bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685a      	ldr	r2, [r3, #4]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002992:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80029a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6859      	ldr	r1, [r3, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ae:	3b01      	subs	r3, #1
 80029b0:	035a      	lsls	r2, r3, #13
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	e007      	b.n	80029cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80029da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	051a      	lsls	r2, r3, #20
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	6899      	ldr	r1, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a0e:	025a      	lsls	r2, r3, #9
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6899      	ldr	r1, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	029a      	lsls	r2, r3, #10
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	40012300 	.word	0x40012300
 8002a4c:	0f000001 	.word	0x0f000001

08002a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a60:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <__NVIC_SetPriorityGrouping+0x44>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a82:	4a04      	ldr	r2, [pc, #16]	@ (8002a94 <__NVIC_SetPriorityGrouping+0x44>)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	60d3      	str	r3, [r2, #12]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a9c:	4b04      	ldr	r3, [pc, #16]	@ (8002ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	0a1b      	lsrs	r3, r3, #8
 8002aa2:	f003 0307 	and.w	r3, r3, #7
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	db0b      	blt.n	8002ade <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	f003 021f 	and.w	r2, r3, #31
 8002acc:	4907      	ldr	r1, [pc, #28]	@ (8002aec <__NVIC_EnableIRQ+0x38>)
 8002ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad2:	095b      	lsrs	r3, r3, #5
 8002ad4:	2001      	movs	r0, #1
 8002ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8002ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000e100 	.word	0xe000e100

08002af0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	db12      	blt.n	8002b28 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	f003 021f 	and.w	r2, r3, #31
 8002b08:	490a      	ldr	r1, [pc, #40]	@ (8002b34 <__NVIC_DisableIRQ+0x44>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	2001      	movs	r0, #1
 8002b12:	fa00 f202 	lsl.w	r2, r0, r2
 8002b16:	3320      	adds	r3, #32
 8002b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002b1c:	f3bf 8f4f 	dsb	sy
}
 8002b20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b22:	f3bf 8f6f 	isb	sy
}
 8002b26:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	e000e100 	.word	0xe000e100

08002b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	6039      	str	r1, [r7, #0]
 8002b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	db0a      	blt.n	8002b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	490c      	ldr	r1, [pc, #48]	@ (8002b84 <__NVIC_SetPriority+0x4c>)
 8002b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b56:	0112      	lsls	r2, r2, #4
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b60:	e00a      	b.n	8002b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4908      	ldr	r1, [pc, #32]	@ (8002b88 <__NVIC_SetPriority+0x50>)
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	3b04      	subs	r3, #4
 8002b70:	0112      	lsls	r2, r2, #4
 8002b72:	b2d2      	uxtb	r2, r2
 8002b74:	440b      	add	r3, r1
 8002b76:	761a      	strb	r2, [r3, #24]
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	e000e100 	.word	0xe000e100
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b089      	sub	sp, #36	@ 0x24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f1c3 0307 	rsb	r3, r3, #7
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	bf28      	it	cs
 8002baa:	2304      	movcs	r3, #4
 8002bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	2b06      	cmp	r3, #6
 8002bb4:	d902      	bls.n	8002bbc <NVIC_EncodePriority+0x30>
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3b03      	subs	r3, #3
 8002bba:	e000      	b.n	8002bbe <NVIC_EncodePriority+0x32>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43da      	mvns	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	401a      	ands	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43d9      	mvns	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be4:	4313      	orrs	r3, r2
         );
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3724      	adds	r7, #36	@ 0x24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c04:	d301      	bcc.n	8002c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00f      	b.n	8002c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <SysTick_Config+0x40>)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c12:	210f      	movs	r1, #15
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f7ff ff8e 	bl	8002b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c1c:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <SysTick_Config+0x40>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c22:	4b04      	ldr	r3, [pc, #16]	@ (8002c34 <SysTick_Config+0x40>)
 8002c24:	2207      	movs	r2, #7
 8002c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	e000e010 	.word	0xe000e010

08002c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7ff ff05 	bl	8002a50 <__NVIC_SetPriorityGrouping>
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b086      	sub	sp, #24
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
 8002c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c60:	f7ff ff1a 	bl	8002a98 <__NVIC_GetPriorityGrouping>
 8002c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	68b9      	ldr	r1, [r7, #8]
 8002c6a:	6978      	ldr	r0, [r7, #20]
 8002c6c:	f7ff ff8e 	bl	8002b8c <NVIC_EncodePriority>
 8002c70:	4602      	mov	r2, r0
 8002c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c76:	4611      	mov	r1, r2
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff ff5d 	bl	8002b38 <__NVIC_SetPriority>
}
 8002c7e:	bf00      	nop
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b082      	sub	sp, #8
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff ff0d 	bl	8002ab4 <__NVIC_EnableIRQ>
}
 8002c9a:	bf00      	nop
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	4603      	mov	r3, r0
 8002caa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff ff1d 	bl	8002af0 <__NVIC_DisableIRQ>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7ff ff94 	bl	8002bf4 <SysTick_Config>
 8002ccc:	4603      	mov	r3, r0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b084      	sub	sp, #16
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ce4:	f7ff fac6 	bl	8002274 <HAL_GetTick>
 8002ce8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d008      	beq.n	8002d08 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2280      	movs	r2, #128	@ 0x80
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e052      	b.n	8002dae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0216 	bic.w	r2, r2, #22
 8002d16:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	695a      	ldr	r2, [r3, #20]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d26:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d103      	bne.n	8002d38 <HAL_DMA_Abort+0x62>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0208 	bic.w	r2, r2, #8
 8002d46:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0201 	bic.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d58:	e013      	b.n	8002d82 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d5a:	f7ff fa8b 	bl	8002274 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b05      	cmp	r3, #5
 8002d66:	d90c      	bls.n	8002d82 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2203      	movs	r2, #3
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e015      	b.n	8002dae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e4      	bne.n	8002d5a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d94:	223f      	movs	r2, #63	@ 0x3f
 8002d96:	409a      	lsls	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002db6:	b480      	push	{r7}
 8002db8:	b083      	sub	sp, #12
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d004      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2280      	movs	r2, #128	@ 0x80
 8002dce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e00c      	b.n	8002dee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2205      	movs	r2, #5
 8002dd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0201 	bic.w	r2, r2, #1
 8002dea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
	...

08002dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	@ 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e159      	b.n	80030cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e18:	2201      	movs	r2, #1
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	f040 8148 	bne.w	80030c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d005      	beq.n	8002e4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d130      	bne.n	8002eb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	2203      	movs	r2, #3
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4013      	ands	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	68da      	ldr	r2, [r3, #12]
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e84:	2201      	movs	r2, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	091b      	lsrs	r3, r3, #4
 8002e9a:	f003 0201 	and.w	r2, r3, #1
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	2b03      	cmp	r3, #3
 8002eba:	d017      	beq.n	8002eec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 0303 	and.w	r3, r3, #3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d123      	bne.n	8002f40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	08da      	lsrs	r2, r3, #3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3208      	adds	r2, #8
 8002f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	220f      	movs	r2, #15
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	08da      	lsrs	r2, r3, #3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	3208      	adds	r2, #8
 8002f3a:	69b9      	ldr	r1, [r7, #24]
 8002f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0203 	and.w	r2, r3, #3
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 80a2 	beq.w	80030c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	4b57      	ldr	r3, [pc, #348]	@ (80030e4 <HAL_GPIO_Init+0x2e8>)
 8002f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8a:	4a56      	ldr	r2, [pc, #344]	@ (80030e4 <HAL_GPIO_Init+0x2e8>)
 8002f8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f92:	4b54      	ldr	r3, [pc, #336]	@ (80030e4 <HAL_GPIO_Init+0x2e8>)
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f9e:	4a52      	ldr	r2, [pc, #328]	@ (80030e8 <HAL_GPIO_Init+0x2ec>)
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	089b      	lsrs	r3, r3, #2
 8002fa4:	3302      	adds	r3, #2
 8002fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	f003 0303 	and.w	r3, r3, #3
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	220f      	movs	r2, #15
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a49      	ldr	r2, [pc, #292]	@ (80030ec <HAL_GPIO_Init+0x2f0>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d019      	beq.n	8002ffe <HAL_GPIO_Init+0x202>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a48      	ldr	r2, [pc, #288]	@ (80030f0 <HAL_GPIO_Init+0x2f4>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d013      	beq.n	8002ffa <HAL_GPIO_Init+0x1fe>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a47      	ldr	r2, [pc, #284]	@ (80030f4 <HAL_GPIO_Init+0x2f8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d00d      	beq.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a46      	ldr	r2, [pc, #280]	@ (80030f8 <HAL_GPIO_Init+0x2fc>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d007      	beq.n	8002ff2 <HAL_GPIO_Init+0x1f6>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a45      	ldr	r2, [pc, #276]	@ (80030fc <HAL_GPIO_Init+0x300>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d101      	bne.n	8002fee <HAL_GPIO_Init+0x1f2>
 8002fea:	2304      	movs	r3, #4
 8002fec:	e008      	b.n	8003000 <HAL_GPIO_Init+0x204>
 8002fee:	2307      	movs	r3, #7
 8002ff0:	e006      	b.n	8003000 <HAL_GPIO_Init+0x204>
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e004      	b.n	8003000 <HAL_GPIO_Init+0x204>
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	e002      	b.n	8003000 <HAL_GPIO_Init+0x204>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <HAL_GPIO_Init+0x204>
 8002ffe:	2300      	movs	r3, #0
 8003000:	69fa      	ldr	r2, [r7, #28]
 8003002:	f002 0203 	and.w	r2, r2, #3
 8003006:	0092      	lsls	r2, r2, #2
 8003008:	4093      	lsls	r3, r2
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	4313      	orrs	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003010:	4935      	ldr	r1, [pc, #212]	@ (80030e8 <HAL_GPIO_Init+0x2ec>)
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	089b      	lsrs	r3, r3, #2
 8003016:	3302      	adds	r3, #2
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800301e:	4b38      	ldr	r3, [pc, #224]	@ (8003100 <HAL_GPIO_Init+0x304>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003042:	4a2f      	ldr	r2, [pc, #188]	@ (8003100 <HAL_GPIO_Init+0x304>)
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003048:	4b2d      	ldr	r3, [pc, #180]	@ (8003100 <HAL_GPIO_Init+0x304>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	43db      	mvns	r3, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4013      	ands	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800306c:	4a24      	ldr	r2, [pc, #144]	@ (8003100 <HAL_GPIO_Init+0x304>)
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003072:	4b23      	ldr	r3, [pc, #140]	@ (8003100 <HAL_GPIO_Init+0x304>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	43db      	mvns	r3, r3
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	4013      	ands	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003096:	4a1a      	ldr	r2, [pc, #104]	@ (8003100 <HAL_GPIO_Init+0x304>)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800309c:	4b18      	ldr	r3, [pc, #96]	@ (8003100 <HAL_GPIO_Init+0x304>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d003      	beq.n	80030c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	4313      	orrs	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030c0:	4a0f      	ldr	r2, [pc, #60]	@ (8003100 <HAL_GPIO_Init+0x304>)
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3301      	adds	r3, #1
 80030ca:	61fb      	str	r3, [r7, #28]
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	2b0f      	cmp	r3, #15
 80030d0:	f67f aea2 	bls.w	8002e18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030d4:	bf00      	nop
 80030d6:	bf00      	nop
 80030d8:	3724      	adds	r7, #36	@ 0x24
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	40023800 	.word	0x40023800
 80030e8:	40013800 	.word	0x40013800
 80030ec:	40020000 	.word	0x40020000
 80030f0:	40020400 	.word	0x40020400
 80030f4:	40020800 	.word	0x40020800
 80030f8:	40020c00 	.word	0x40020c00
 80030fc:	40021000 	.word	0x40021000
 8003100:	40013c00 	.word	0x40013c00

08003104 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d002      	beq.n	8003122 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
 8003120:	e001      	b.n	8003126 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003122:	2300      	movs	r3, #0
 8003124:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003126:	7bfb      	ldrb	r3, [r7, #15]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	460b      	mov	r3, r1
 800313e:	807b      	strh	r3, [r7, #2]
 8003140:	4613      	mov	r3, r2
 8003142:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003144:	787b      	ldrb	r3, [r7, #1]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800314a:	887a      	ldrh	r2, [r7, #2]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003150:	e003      	b.n	800315a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003152:	887b      	ldrh	r3, [r7, #2]
 8003154:	041a      	lsls	r2, r3, #16
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	619a      	str	r2, [r3, #24]
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
	...

08003168 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e267      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d075      	beq.n	8003272 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003186:	4b88      	ldr	r3, [pc, #544]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
 800318e:	2b04      	cmp	r3, #4
 8003190:	d00c      	beq.n	80031ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003192:	4b85      	ldr	r3, [pc, #532]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800319a:	2b08      	cmp	r3, #8
 800319c:	d112      	bne.n	80031c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800319e:	4b82      	ldr	r3, [pc, #520]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031aa:	d10b      	bne.n	80031c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ac:	4b7e      	ldr	r3, [pc, #504]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d05b      	beq.n	8003270 <HAL_RCC_OscConfig+0x108>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d157      	bne.n	8003270 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e242      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031cc:	d106      	bne.n	80031dc <HAL_RCC_OscConfig+0x74>
 80031ce:	4b76      	ldr	r3, [pc, #472]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a75      	ldr	r2, [pc, #468]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e01d      	b.n	8003218 <HAL_RCC_OscConfig+0xb0>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031e4:	d10c      	bne.n	8003200 <HAL_RCC_OscConfig+0x98>
 80031e6:	4b70      	ldr	r3, [pc, #448]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a6f      	ldr	r2, [pc, #444]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	4b6d      	ldr	r3, [pc, #436]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a6c      	ldr	r2, [pc, #432]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80031f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031fc:	6013      	str	r3, [r2, #0]
 80031fe:	e00b      	b.n	8003218 <HAL_RCC_OscConfig+0xb0>
 8003200:	4b69      	ldr	r3, [pc, #420]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a68      	ldr	r2, [pc, #416]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003206:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	4b66      	ldr	r3, [pc, #408]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a65      	ldr	r2, [pc, #404]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003212:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003216:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d013      	beq.n	8003248 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003220:	f7ff f828 	bl	8002274 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003226:	e008      	b.n	800323a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003228:	f7ff f824 	bl	8002274 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	2b64      	cmp	r3, #100	@ 0x64
 8003234:	d901      	bls.n	800323a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e207      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800323a:	4b5b      	ldr	r3, [pc, #364]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d0f0      	beq.n	8003228 <HAL_RCC_OscConfig+0xc0>
 8003246:	e014      	b.n	8003272 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003248:	f7ff f814 	bl	8002274 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003250:	f7ff f810 	bl	8002274 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b64      	cmp	r3, #100	@ 0x64
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e1f3      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003262:	4b51      	ldr	r3, [pc, #324]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f0      	bne.n	8003250 <HAL_RCC_OscConfig+0xe8>
 800326e:	e000      	b.n	8003272 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d063      	beq.n	8003346 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800327e:	4b4a      	ldr	r3, [pc, #296]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00b      	beq.n	80032a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328a:	4b47      	ldr	r3, [pc, #284]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003292:	2b08      	cmp	r3, #8
 8003294:	d11c      	bne.n	80032d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003296:	4b44      	ldr	r3, [pc, #272]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d116      	bne.n	80032d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a2:	4b41      	ldr	r3, [pc, #260]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d005      	beq.n	80032ba <HAL_RCC_OscConfig+0x152>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d001      	beq.n	80032ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e1c7      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ba:	4b3b      	ldr	r3, [pc, #236]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4937      	ldr	r1, [pc, #220]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ce:	e03a      	b.n	8003346 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d020      	beq.n	800331a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d8:	4b34      	ldr	r3, [pc, #208]	@ (80033ac <HAL_RCC_OscConfig+0x244>)
 80032da:	2201      	movs	r2, #1
 80032dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032de:	f7fe ffc9 	bl	8002274 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e6:	f7fe ffc5 	bl	8002274 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e1a8      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f8:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d0f0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003304:	4b28      	ldr	r3, [pc, #160]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	00db      	lsls	r3, r3, #3
 8003312:	4925      	ldr	r1, [pc, #148]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 8003314:	4313      	orrs	r3, r2
 8003316:	600b      	str	r3, [r1, #0]
 8003318:	e015      	b.n	8003346 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800331a:	4b24      	ldr	r3, [pc, #144]	@ (80033ac <HAL_RCC_OscConfig+0x244>)
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7fe ffa8 	bl	8002274 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003328:	f7fe ffa4 	bl	8002274 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e187      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333a:	4b1b      	ldr	r3, [pc, #108]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0308 	and.w	r3, r3, #8
 800334e:	2b00      	cmp	r3, #0
 8003350:	d036      	beq.n	80033c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d016      	beq.n	8003388 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800335a:	4b15      	ldr	r3, [pc, #84]	@ (80033b0 <HAL_RCC_OscConfig+0x248>)
 800335c:	2201      	movs	r2, #1
 800335e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003360:	f7fe ff88 	bl	8002274 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003368:	f7fe ff84 	bl	8002274 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e167      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800337a:	4b0b      	ldr	r3, [pc, #44]	@ (80033a8 <HAL_RCC_OscConfig+0x240>)
 800337c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0x200>
 8003386:	e01b      	b.n	80033c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003388:	4b09      	ldr	r3, [pc, #36]	@ (80033b0 <HAL_RCC_OscConfig+0x248>)
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800338e:	f7fe ff71 	bl	8002274 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003394:	e00e      	b.n	80033b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003396:	f7fe ff6d 	bl	8002274 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d907      	bls.n	80033b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e150      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
 80033a8:	40023800 	.word	0x40023800
 80033ac:	42470000 	.word	0x42470000
 80033b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b4:	4b88      	ldr	r3, [pc, #544]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80033b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1ea      	bne.n	8003396 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 8097 	beq.w	80034fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d2:	4b81      	ldr	r3, [pc, #516]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10f      	bne.n	80033fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	4b7d      	ldr	r3, [pc, #500]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e6:	4a7c      	ldr	r2, [pc, #496]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80033e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ee:	4b7a      	ldr	r3, [pc, #488]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f6:	60bb      	str	r3, [r7, #8]
 80033f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fe:	4b77      	ldr	r3, [pc, #476]	@ (80035dc <HAL_RCC_OscConfig+0x474>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d118      	bne.n	800343c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800340a:	4b74      	ldr	r3, [pc, #464]	@ (80035dc <HAL_RCC_OscConfig+0x474>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a73      	ldr	r2, [pc, #460]	@ (80035dc <HAL_RCC_OscConfig+0x474>)
 8003410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003416:	f7fe ff2d 	bl	8002274 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341e:	f7fe ff29 	bl	8002274 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e10c      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003430:	4b6a      	ldr	r3, [pc, #424]	@ (80035dc <HAL_RCC_OscConfig+0x474>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d106      	bne.n	8003452 <HAL_RCC_OscConfig+0x2ea>
 8003444:	4b64      	ldr	r3, [pc, #400]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003448:	4a63      	ldr	r2, [pc, #396]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003450:	e01c      	b.n	800348c <HAL_RCC_OscConfig+0x324>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b05      	cmp	r3, #5
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x30c>
 800345a:	4b5f      	ldr	r3, [pc, #380]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 800345c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800345e:	4a5e      	ldr	r2, [pc, #376]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003460:	f043 0304 	orr.w	r3, r3, #4
 8003464:	6713      	str	r3, [r2, #112]	@ 0x70
 8003466:	4b5c      	ldr	r3, [pc, #368]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346a:	4a5b      	ldr	r2, [pc, #364]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 800346c:	f043 0301 	orr.w	r3, r3, #1
 8003470:	6713      	str	r3, [r2, #112]	@ 0x70
 8003472:	e00b      	b.n	800348c <HAL_RCC_OscConfig+0x324>
 8003474:	4b58      	ldr	r3, [pc, #352]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	4a57      	ldr	r2, [pc, #348]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003480:	4b55      	ldr	r3, [pc, #340]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003484:	4a54      	ldr	r2, [pc, #336]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003486:	f023 0304 	bic.w	r3, r3, #4
 800348a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003494:	f7fe feee 	bl	8002274 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349c:	f7fe feea 	bl	8002274 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e0cb      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b2:	4b49      	ldr	r3, [pc, #292]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0ee      	beq.n	800349c <HAL_RCC_OscConfig+0x334>
 80034be:	e014      	b.n	80034ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c0:	f7fe fed8 	bl	8002274 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c6:	e00a      	b.n	80034de <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c8:	f7fe fed4 	bl	8002274 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e0b5      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034de:	4b3e      	ldr	r3, [pc, #248]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80034e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1ee      	bne.n	80034c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034ea:	7dfb      	ldrb	r3, [r7, #23]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d105      	bne.n	80034fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f0:	4b39      	ldr	r3, [pc, #228]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	4a38      	ldr	r2, [pc, #224]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80034f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 80a1 	beq.w	8003648 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003506:	4b34      	ldr	r3, [pc, #208]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f003 030c 	and.w	r3, r3, #12
 800350e:	2b08      	cmp	r3, #8
 8003510:	d05c      	beq.n	80035cc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	2b02      	cmp	r3, #2
 8003518:	d141      	bne.n	800359e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351a:	4b31      	ldr	r3, [pc, #196]	@ (80035e0 <HAL_RCC_OscConfig+0x478>)
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003520:	f7fe fea8 	bl	8002274 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003528:	f7fe fea4 	bl	8002274 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e087      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353a:	4b27      	ldr	r3, [pc, #156]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69da      	ldr	r2, [r3, #28]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355c:	085b      	lsrs	r3, r3, #1
 800355e:	3b01      	subs	r3, #1
 8003560:	041b      	lsls	r3, r3, #16
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	061b      	lsls	r3, r3, #24
 800356a:	491b      	ldr	r1, [pc, #108]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 800356c:	4313      	orrs	r3, r2
 800356e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003570:	4b1b      	ldr	r3, [pc, #108]	@ (80035e0 <HAL_RCC_OscConfig+0x478>)
 8003572:	2201      	movs	r2, #1
 8003574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003576:	f7fe fe7d 	bl	8002274 <HAL_GetTick>
 800357a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800357c:	e008      	b.n	8003590 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800357e:	f7fe fe79 	bl	8002274 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d901      	bls.n	8003590 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e05c      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003590:	4b11      	ldr	r3, [pc, #68]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0f0      	beq.n	800357e <HAL_RCC_OscConfig+0x416>
 800359c:	e054      	b.n	8003648 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359e:	4b10      	ldr	r3, [pc, #64]	@ (80035e0 <HAL_RCC_OscConfig+0x478>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a4:	f7fe fe66 	bl	8002274 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ac:	f7fe fe62 	bl	8002274 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e045      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035be:	4b06      	ldr	r3, [pc, #24]	@ (80035d8 <HAL_RCC_OscConfig+0x470>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f0      	bne.n	80035ac <HAL_RCC_OscConfig+0x444>
 80035ca:	e03d      	b.n	8003648 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d107      	bne.n	80035e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e038      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40007000 	.word	0x40007000
 80035e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003654 <HAL_RCC_OscConfig+0x4ec>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d028      	beq.n	8003644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d121      	bne.n	8003644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360a:	429a      	cmp	r2, r3
 800360c:	d11a      	bne.n	8003644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003614:	4013      	ands	r3, r2
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800361a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800361c:	4293      	cmp	r3, r2
 800361e:	d111      	bne.n	8003644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800362a:	085b      	lsrs	r3, r3, #1
 800362c:	3b01      	subs	r3, #1
 800362e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003630:	429a      	cmp	r2, r3
 8003632:	d107      	bne.n	8003644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003640:	429a      	cmp	r2, r3
 8003642:	d001      	beq.n	8003648 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e000      	b.n	800364a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40023800 	.word	0x40023800

08003658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e0cc      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800366c:	4b68      	ldr	r3, [pc, #416]	@ (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d90c      	bls.n	8003694 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800367a:	4b65      	ldr	r3, [pc, #404]	@ (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	b2d2      	uxtb	r2, r2
 8003680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003682:	4b63      	ldr	r3, [pc, #396]	@ (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e0b8      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d020      	beq.n	80036e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0304 	and.w	r3, r3, #4
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d005      	beq.n	80036b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036ac:	4b59      	ldr	r3, [pc, #356]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	4a58      	ldr	r2, [pc, #352]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0308 	and.w	r3, r3, #8
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d005      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036c4:	4b53      	ldr	r3, [pc, #332]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	4a52      	ldr	r2, [pc, #328]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d0:	4b50      	ldr	r3, [pc, #320]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	494d      	ldr	r1, [pc, #308]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d044      	beq.n	8003778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d107      	bne.n	8003706 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f6:	4b47      	ldr	r3, [pc, #284]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d119      	bne.n	8003736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e07f      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d003      	beq.n	8003716 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003712:	2b03      	cmp	r3, #3
 8003714:	d107      	bne.n	8003726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003716:	4b3f      	ldr	r3, [pc, #252]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d109      	bne.n	8003736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e06f      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003726:	4b3b      	ldr	r3, [pc, #236]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e067      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003736:	4b37      	ldr	r3, [pc, #220]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f023 0203 	bic.w	r2, r3, #3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4934      	ldr	r1, [pc, #208]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003744:	4313      	orrs	r3, r2
 8003746:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003748:	f7fe fd94 	bl	8002274 <HAL_GetTick>
 800374c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374e:	e00a      	b.n	8003766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003750:	f7fe fd90 	bl	8002274 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800375e:	4293      	cmp	r3, r2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e04f      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003766:	4b2b      	ldr	r3, [pc, #172]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 020c 	and.w	r2, r3, #12
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	429a      	cmp	r2, r3
 8003776:	d1eb      	bne.n	8003750 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003778:	4b25      	ldr	r3, [pc, #148]	@ (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d20c      	bcs.n	80037a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003786:	4b22      	ldr	r3, [pc, #136]	@ (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800378e:	4b20      	ldr	r3, [pc, #128]	@ (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	429a      	cmp	r2, r3
 800379a:	d001      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e032      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ac:	4b19      	ldr	r3, [pc, #100]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4916      	ldr	r1, [pc, #88]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0308 	and.w	r3, r3, #8
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d009      	beq.n	80037de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037ca:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	490e      	ldr	r1, [pc, #56]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037de:	f000 f821 	bl	8003824 <HAL_RCC_GetSysClockFreq>
 80037e2:	4602      	mov	r2, r0
 80037e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	091b      	lsrs	r3, r3, #4
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	490a      	ldr	r1, [pc, #40]	@ (8003818 <HAL_RCC_ClockConfig+0x1c0>)
 80037f0:	5ccb      	ldrb	r3, [r1, r3]
 80037f2:	fa22 f303 	lsr.w	r3, r2, r3
 80037f6:	4a09      	ldr	r2, [pc, #36]	@ (800381c <HAL_RCC_ClockConfig+0x1c4>)
 80037f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037fa:	4b09      	ldr	r3, [pc, #36]	@ (8003820 <HAL_RCC_ClockConfig+0x1c8>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe fcf4 	bl	80021ec <HAL_InitTick>

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40023c00 	.word	0x40023c00
 8003814:	40023800 	.word	0x40023800
 8003818:	08006f88 	.word	0x08006f88
 800381c:	20000000 	.word	0x20000000
 8003820:	20000004 	.word	0x20000004

08003824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003828:	b094      	sub	sp, #80	@ 0x50
 800382a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003834:	2300      	movs	r3, #0
 8003836:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800383c:	4b79      	ldr	r3, [pc, #484]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x200>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 030c 	and.w	r3, r3, #12
 8003844:	2b08      	cmp	r3, #8
 8003846:	d00d      	beq.n	8003864 <HAL_RCC_GetSysClockFreq+0x40>
 8003848:	2b08      	cmp	r3, #8
 800384a:	f200 80e1 	bhi.w	8003a10 <HAL_RCC_GetSysClockFreq+0x1ec>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <HAL_RCC_GetSysClockFreq+0x34>
 8003852:	2b04      	cmp	r3, #4
 8003854:	d003      	beq.n	800385e <HAL_RCC_GetSysClockFreq+0x3a>
 8003856:	e0db      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003858:	4b73      	ldr	r3, [pc, #460]	@ (8003a28 <HAL_RCC_GetSysClockFreq+0x204>)
 800385a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800385c:	e0db      	b.n	8003a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800385e:	4b73      	ldr	r3, [pc, #460]	@ (8003a2c <HAL_RCC_GetSysClockFreq+0x208>)
 8003860:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003862:	e0d8      	b.n	8003a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003864:	4b6f      	ldr	r3, [pc, #444]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800386c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800386e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d063      	beq.n	8003942 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800387a:	4b6a      	ldr	r3, [pc, #424]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x200>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	099b      	lsrs	r3, r3, #6
 8003880:	2200      	movs	r2, #0
 8003882:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003884:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800388c:	633b      	str	r3, [r7, #48]	@ 0x30
 800388e:	2300      	movs	r3, #0
 8003890:	637b      	str	r3, [r7, #52]	@ 0x34
 8003892:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003896:	4622      	mov	r2, r4
 8003898:	462b      	mov	r3, r5
 800389a:	f04f 0000 	mov.w	r0, #0
 800389e:	f04f 0100 	mov.w	r1, #0
 80038a2:	0159      	lsls	r1, r3, #5
 80038a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a8:	0150      	lsls	r0, r2, #5
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4621      	mov	r1, r4
 80038b0:	1a51      	subs	r1, r2, r1
 80038b2:	6139      	str	r1, [r7, #16]
 80038b4:	4629      	mov	r1, r5
 80038b6:	eb63 0301 	sbc.w	r3, r3, r1
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038c8:	4659      	mov	r1, fp
 80038ca:	018b      	lsls	r3, r1, #6
 80038cc:	4651      	mov	r1, sl
 80038ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038d2:	4651      	mov	r1, sl
 80038d4:	018a      	lsls	r2, r1, #6
 80038d6:	4651      	mov	r1, sl
 80038d8:	ebb2 0801 	subs.w	r8, r2, r1
 80038dc:	4659      	mov	r1, fp
 80038de:	eb63 0901 	sbc.w	r9, r3, r1
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038f6:	4690      	mov	r8, r2
 80038f8:	4699      	mov	r9, r3
 80038fa:	4623      	mov	r3, r4
 80038fc:	eb18 0303 	adds.w	r3, r8, r3
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	462b      	mov	r3, r5
 8003904:	eb49 0303 	adc.w	r3, r9, r3
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	f04f 0300 	mov.w	r3, #0
 8003912:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003916:	4629      	mov	r1, r5
 8003918:	024b      	lsls	r3, r1, #9
 800391a:	4621      	mov	r1, r4
 800391c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003920:	4621      	mov	r1, r4
 8003922:	024a      	lsls	r2, r1, #9
 8003924:	4610      	mov	r0, r2
 8003926:	4619      	mov	r1, r3
 8003928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800392a:	2200      	movs	r2, #0
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800392e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003930:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003934:	f7fc fcac 	bl	8000290 <__aeabi_uldivmod>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4613      	mov	r3, r2
 800393e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003940:	e058      	b.n	80039f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003942:	4b38      	ldr	r3, [pc, #224]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	099b      	lsrs	r3, r3, #6
 8003948:	2200      	movs	r2, #0
 800394a:	4618      	mov	r0, r3
 800394c:	4611      	mov	r1, r2
 800394e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003952:	623b      	str	r3, [r7, #32]
 8003954:	2300      	movs	r3, #0
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
 8003958:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800395c:	4642      	mov	r2, r8
 800395e:	464b      	mov	r3, r9
 8003960:	f04f 0000 	mov.w	r0, #0
 8003964:	f04f 0100 	mov.w	r1, #0
 8003968:	0159      	lsls	r1, r3, #5
 800396a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800396e:	0150      	lsls	r0, r2, #5
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4641      	mov	r1, r8
 8003976:	ebb2 0a01 	subs.w	sl, r2, r1
 800397a:	4649      	mov	r1, r9
 800397c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	f04f 0300 	mov.w	r3, #0
 8003988:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800398c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003990:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003994:	ebb2 040a 	subs.w	r4, r2, sl
 8003998:	eb63 050b 	sbc.w	r5, r3, fp
 800399c:	f04f 0200 	mov.w	r2, #0
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	00eb      	lsls	r3, r5, #3
 80039a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039aa:	00e2      	lsls	r2, r4, #3
 80039ac:	4614      	mov	r4, r2
 80039ae:	461d      	mov	r5, r3
 80039b0:	4643      	mov	r3, r8
 80039b2:	18e3      	adds	r3, r4, r3
 80039b4:	603b      	str	r3, [r7, #0]
 80039b6:	464b      	mov	r3, r9
 80039b8:	eb45 0303 	adc.w	r3, r5, r3
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	f04f 0300 	mov.w	r3, #0
 80039c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039ca:	4629      	mov	r1, r5
 80039cc:	028b      	lsls	r3, r1, #10
 80039ce:	4621      	mov	r1, r4
 80039d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039d4:	4621      	mov	r1, r4
 80039d6:	028a      	lsls	r2, r1, #10
 80039d8:	4610      	mov	r0, r2
 80039da:	4619      	mov	r1, r3
 80039dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039de:	2200      	movs	r2, #0
 80039e0:	61bb      	str	r3, [r7, #24]
 80039e2:	61fa      	str	r2, [r7, #28]
 80039e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039e8:	f7fc fc52 	bl	8000290 <__aeabi_uldivmod>
 80039ec:	4602      	mov	r2, r0
 80039ee:	460b      	mov	r3, r1
 80039f0:	4613      	mov	r3, r2
 80039f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0x200>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	0c1b      	lsrs	r3, r3, #16
 80039fa:	f003 0303 	and.w	r3, r3, #3
 80039fe:	3301      	adds	r3, #1
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003a04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a0e:	e002      	b.n	8003a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a10:	4b05      	ldr	r3, [pc, #20]	@ (8003a28 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3750      	adds	r7, #80	@ 0x50
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a22:	bf00      	nop
 8003a24:	40023800 	.word	0x40023800
 8003a28:	00f42400 	.word	0x00f42400
 8003a2c:	007a1200 	.word	0x007a1200

08003a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a34:	4b03      	ldr	r3, [pc, #12]	@ (8003a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a36:	681b      	ldr	r3, [r3, #0]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000000 	.word	0x20000000

08003a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a4c:	f7ff fff0 	bl	8003a30 <HAL_RCC_GetHCLKFreq>
 8003a50:	4602      	mov	r2, r0
 8003a52:	4b05      	ldr	r3, [pc, #20]	@ (8003a68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	0a9b      	lsrs	r3, r3, #10
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	4903      	ldr	r1, [pc, #12]	@ (8003a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a5e:	5ccb      	ldrb	r3, [r1, r3]
 8003a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	08006f98 	.word	0x08006f98

08003a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a74:	f7ff ffdc 	bl	8003a30 <HAL_RCC_GetHCLKFreq>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	4b05      	ldr	r3, [pc, #20]	@ (8003a90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	0b5b      	lsrs	r3, r3, #13
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	4903      	ldr	r1, [pc, #12]	@ (8003a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a86:	5ccb      	ldrb	r3, [r1, r3]
 8003a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40023800 	.word	0x40023800
 8003a94:	08006f98 	.word	0x08006f98

08003a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e041      	b.n	8003b2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d106      	bne.n	8003ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7fe f954 	bl	8001d6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3304      	adds	r3, #4
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4610      	mov	r0, r2
 8003ad8:	f000 ff0e 	bl	80048f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
	...

08003b38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d001      	beq.n	8003b50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e03c      	b.n	8003bca <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2202      	movs	r2, #2
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003bd8 <HAL_TIM_Base_Start+0xa0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d018      	beq.n	8003b94 <HAL_TIM_Base_Start+0x5c>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b6a:	d013      	beq.n	8003b94 <HAL_TIM_Base_Start+0x5c>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a1a      	ldr	r2, [pc, #104]	@ (8003bdc <HAL_TIM_Base_Start+0xa4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d00e      	beq.n	8003b94 <HAL_TIM_Base_Start+0x5c>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a19      	ldr	r2, [pc, #100]	@ (8003be0 <HAL_TIM_Base_Start+0xa8>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d009      	beq.n	8003b94 <HAL_TIM_Base_Start+0x5c>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a17      	ldr	r2, [pc, #92]	@ (8003be4 <HAL_TIM_Base_Start+0xac>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d004      	beq.n	8003b94 <HAL_TIM_Base_Start+0x5c>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a16      	ldr	r2, [pc, #88]	@ (8003be8 <HAL_TIM_Base_Start+0xb0>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d111      	bne.n	8003bb8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2b06      	cmp	r3, #6
 8003ba4:	d010      	beq.n	8003bc8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f042 0201 	orr.w	r2, r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb6:	e007      	b.n	8003bc8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0201 	orr.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3714      	adds	r7, #20
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40010000 	.word	0x40010000
 8003bdc:	40000400 	.word	0x40000400
 8003be0:	40000800 	.word	0x40000800
 8003be4:	40000c00 	.word	0x40000c00
 8003be8:	40014000 	.word	0x40014000

08003bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d001      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e044      	b.n	8003c8e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68da      	ldr	r2, [r3, #12]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 0201 	orr.w	r2, r2, #1
 8003c1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a1e      	ldr	r2, [pc, #120]	@ (8003c9c <HAL_TIM_Base_Start_IT+0xb0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d018      	beq.n	8003c58 <HAL_TIM_Base_Start_IT+0x6c>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c2e:	d013      	beq.n	8003c58 <HAL_TIM_Base_Start_IT+0x6c>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00e      	beq.n	8003c58 <HAL_TIM_Base_Start_IT+0x6c>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a19      	ldr	r2, [pc, #100]	@ (8003ca4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d009      	beq.n	8003c58 <HAL_TIM_Base_Start_IT+0x6c>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a17      	ldr	r2, [pc, #92]	@ (8003ca8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d004      	beq.n	8003c58 <HAL_TIM_Base_Start_IT+0x6c>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a16      	ldr	r2, [pc, #88]	@ (8003cac <HAL_TIM_Base_Start_IT+0xc0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d111      	bne.n	8003c7c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 0307 	and.w	r3, r3, #7
 8003c62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2b06      	cmp	r3, #6
 8003c68:	d010      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f042 0201 	orr.w	r2, r2, #1
 8003c78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c7a:	e007      	b.n	8003c8c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40010000 	.word	0x40010000
 8003ca0:	40000400 	.word	0x40000400
 8003ca4:	40000800 	.word	0x40000800
 8003ca8:	40000c00 	.word	0x40000c00
 8003cac:	40014000 	.word	0x40014000

08003cb0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0201 	bic.w	r2, r2, #1
 8003cc6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6a1a      	ldr	r2, [r3, #32]
 8003cce:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10f      	bne.n	8003cf8 <HAL_TIM_Base_Stop_IT+0x48>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6a1a      	ldr	r2, [r3, #32]
 8003cde:	f240 4344 	movw	r3, #1092	@ 0x444
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d107      	bne.n	8003cf8 <HAL_TIM_Base_Stop_IT+0x48>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0201 	bic.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr

08003d0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b082      	sub	sp, #8
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e041      	b.n	8003da4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d106      	bne.n	8003d3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f839 	bl	8003dac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	3304      	adds	r3, #4
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	f000 fdd3 	bl	80048f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d109      	bne.n	8003de4 <HAL_TIM_PWM_Start+0x24>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	bf14      	ite	ne
 8003ddc:	2301      	movne	r3, #1
 8003dde:	2300      	moveq	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	e022      	b.n	8003e2a <HAL_TIM_PWM_Start+0x6a>
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d109      	bne.n	8003dfe <HAL_TIM_PWM_Start+0x3e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	bf14      	ite	ne
 8003df6:	2301      	movne	r3, #1
 8003df8:	2300      	moveq	r3, #0
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	e015      	b.n	8003e2a <HAL_TIM_PWM_Start+0x6a>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d109      	bne.n	8003e18 <HAL_TIM_PWM_Start+0x58>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	bf14      	ite	ne
 8003e10:	2301      	movne	r3, #1
 8003e12:	2300      	moveq	r3, #0
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	e008      	b.n	8003e2a <HAL_TIM_PWM_Start+0x6a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	bf14      	ite	ne
 8003e24:	2301      	movne	r3, #1
 8003e26:	2300      	moveq	r3, #0
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e068      	b.n	8003f04 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d104      	bne.n	8003e42 <HAL_TIM_PWM_Start+0x82>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e40:	e013      	b.n	8003e6a <HAL_TIM_PWM_Start+0xaa>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b04      	cmp	r3, #4
 8003e46:	d104      	bne.n	8003e52 <HAL_TIM_PWM_Start+0x92>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e50:	e00b      	b.n	8003e6a <HAL_TIM_PWM_Start+0xaa>
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d104      	bne.n	8003e62 <HAL_TIM_PWM_Start+0xa2>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e60:	e003      	b.n	8003e6a <HAL_TIM_PWM_Start+0xaa>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2202      	movs	r2, #2
 8003e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	6839      	ldr	r1, [r7, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f001 f90a 	bl	800508c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a23      	ldr	r2, [pc, #140]	@ (8003f0c <HAL_TIM_PWM_Start+0x14c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d107      	bne.n	8003e92 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a1d      	ldr	r2, [pc, #116]	@ (8003f0c <HAL_TIM_PWM_Start+0x14c>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d018      	beq.n	8003ece <HAL_TIM_PWM_Start+0x10e>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea4:	d013      	beq.n	8003ece <HAL_TIM_PWM_Start+0x10e>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a19      	ldr	r2, [pc, #100]	@ (8003f10 <HAL_TIM_PWM_Start+0x150>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d00e      	beq.n	8003ece <HAL_TIM_PWM_Start+0x10e>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a17      	ldr	r2, [pc, #92]	@ (8003f14 <HAL_TIM_PWM_Start+0x154>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d009      	beq.n	8003ece <HAL_TIM_PWM_Start+0x10e>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a16      	ldr	r2, [pc, #88]	@ (8003f18 <HAL_TIM_PWM_Start+0x158>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d004      	beq.n	8003ece <HAL_TIM_PWM_Start+0x10e>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a14      	ldr	r2, [pc, #80]	@ (8003f1c <HAL_TIM_PWM_Start+0x15c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d111      	bne.n	8003ef2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2b06      	cmp	r3, #6
 8003ede:	d010      	beq.n	8003f02 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ef0:	e007      	b.n	8003f02 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0201 	orr.w	r2, r2, #1
 8003f00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40010000 	.word	0x40010000
 8003f10:	40000400 	.word	0x40000400
 8003f14:	40000800 	.word	0x40000800
 8003f18:	40000c00 	.word	0x40000c00
 8003f1c:	40014000 	.word	0x40014000

08003f20 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e041      	b.n	8003fb6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f839 	bl	8003fbe <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	3304      	adds	r3, #4
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4610      	mov	r0, r2
 8003f60:	f000 fcca 	bl	80048f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b083      	sub	sp, #12
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
	...

08003fd4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d104      	bne.n	8003ff2 <HAL_TIM_IC_Start_IT+0x1e>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	e013      	b.n	800401a <HAL_TIM_IC_Start_IT+0x46>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d104      	bne.n	8004002 <HAL_TIM_IC_Start_IT+0x2e>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	e00b      	b.n	800401a <HAL_TIM_IC_Start_IT+0x46>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b08      	cmp	r3, #8
 8004006:	d104      	bne.n	8004012 <HAL_TIM_IC_Start_IT+0x3e>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800400e:	b2db      	uxtb	r3, r3
 8004010:	e003      	b.n	800401a <HAL_TIM_IC_Start_IT+0x46>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d104      	bne.n	800402c <HAL_TIM_IC_Start_IT+0x58>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004028:	b2db      	uxtb	r3, r3
 800402a:	e013      	b.n	8004054 <HAL_TIM_IC_Start_IT+0x80>
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b04      	cmp	r3, #4
 8004030:	d104      	bne.n	800403c <HAL_TIM_IC_Start_IT+0x68>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004038:	b2db      	uxtb	r3, r3
 800403a:	e00b      	b.n	8004054 <HAL_TIM_IC_Start_IT+0x80>
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	2b08      	cmp	r3, #8
 8004040:	d104      	bne.n	800404c <HAL_TIM_IC_Start_IT+0x78>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004048:	b2db      	uxtb	r3, r3
 800404a:	e003      	b.n	8004054 <HAL_TIM_IC_Start_IT+0x80>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004052:	b2db      	uxtb	r3, r3
 8004054:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004056:	7bbb      	ldrb	r3, [r7, #14]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d102      	bne.n	8004062 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800405c:	7b7b      	ldrb	r3, [r7, #13]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d001      	beq.n	8004066 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e0c2      	b.n	80041ec <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d104      	bne.n	8004076 <HAL_TIM_IC_Start_IT+0xa2>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004074:	e013      	b.n	800409e <HAL_TIM_IC_Start_IT+0xca>
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b04      	cmp	r3, #4
 800407a:	d104      	bne.n	8004086 <HAL_TIM_IC_Start_IT+0xb2>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004084:	e00b      	b.n	800409e <HAL_TIM_IC_Start_IT+0xca>
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	2b08      	cmp	r3, #8
 800408a:	d104      	bne.n	8004096 <HAL_TIM_IC_Start_IT+0xc2>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2202      	movs	r2, #2
 8004090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004094:	e003      	b.n	800409e <HAL_TIM_IC_Start_IT+0xca>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d104      	bne.n	80040ae <HAL_TIM_IC_Start_IT+0xda>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040ac:	e013      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x102>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	2b04      	cmp	r3, #4
 80040b2:	d104      	bne.n	80040be <HAL_TIM_IC_Start_IT+0xea>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040bc:	e00b      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x102>
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d104      	bne.n	80040ce <HAL_TIM_IC_Start_IT+0xfa>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040cc:	e003      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x102>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2202      	movs	r2, #2
 80040d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b0c      	cmp	r3, #12
 80040da:	d841      	bhi.n	8004160 <HAL_TIM_IC_Start_IT+0x18c>
 80040dc:	a201      	add	r2, pc, #4	@ (adr r2, 80040e4 <HAL_TIM_IC_Start_IT+0x110>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	08004119 	.word	0x08004119
 80040e8:	08004161 	.word	0x08004161
 80040ec:	08004161 	.word	0x08004161
 80040f0:	08004161 	.word	0x08004161
 80040f4:	0800412b 	.word	0x0800412b
 80040f8:	08004161 	.word	0x08004161
 80040fc:	08004161 	.word	0x08004161
 8004100:	08004161 	.word	0x08004161
 8004104:	0800413d 	.word	0x0800413d
 8004108:	08004161 	.word	0x08004161
 800410c:	08004161 	.word	0x08004161
 8004110:	08004161 	.word	0x08004161
 8004114:	0800414f 	.word	0x0800414f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0202 	orr.w	r2, r2, #2
 8004126:	60da      	str	r2, [r3, #12]
      break;
 8004128:	e01d      	b.n	8004166 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68da      	ldr	r2, [r3, #12]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f042 0204 	orr.w	r2, r2, #4
 8004138:	60da      	str	r2, [r3, #12]
      break;
 800413a:	e014      	b.n	8004166 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68da      	ldr	r2, [r3, #12]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0208 	orr.w	r2, r2, #8
 800414a:	60da      	str	r2, [r3, #12]
      break;
 800414c:	e00b      	b.n	8004166 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68da      	ldr	r2, [r3, #12]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0210 	orr.w	r2, r2, #16
 800415c:	60da      	str	r2, [r3, #12]
      break;
 800415e:	e002      	b.n	8004166 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	73fb      	strb	r3, [r7, #15]
      break;
 8004164:	bf00      	nop
  }

  if (status == HAL_OK)
 8004166:	7bfb      	ldrb	r3, [r7, #15]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d13e      	bne.n	80041ea <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2201      	movs	r2, #1
 8004172:	6839      	ldr	r1, [r7, #0]
 8004174:	4618      	mov	r0, r3
 8004176:	f000 ff89 	bl	800508c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a1d      	ldr	r2, [pc, #116]	@ (80041f4 <HAL_TIM_IC_Start_IT+0x220>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d018      	beq.n	80041b6 <HAL_TIM_IC_Start_IT+0x1e2>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800418c:	d013      	beq.n	80041b6 <HAL_TIM_IC_Start_IT+0x1e2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a19      	ldr	r2, [pc, #100]	@ (80041f8 <HAL_TIM_IC_Start_IT+0x224>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00e      	beq.n	80041b6 <HAL_TIM_IC_Start_IT+0x1e2>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a17      	ldr	r2, [pc, #92]	@ (80041fc <HAL_TIM_IC_Start_IT+0x228>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d009      	beq.n	80041b6 <HAL_TIM_IC_Start_IT+0x1e2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a16      	ldr	r2, [pc, #88]	@ (8004200 <HAL_TIM_IC_Start_IT+0x22c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d004      	beq.n	80041b6 <HAL_TIM_IC_Start_IT+0x1e2>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a14      	ldr	r2, [pc, #80]	@ (8004204 <HAL_TIM_IC_Start_IT+0x230>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d111      	bne.n	80041da <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b06      	cmp	r3, #6
 80041c6:	d010      	beq.n	80041ea <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0201 	orr.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041d8:	e007      	b.n	80041ea <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f042 0201 	orr.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40010000 	.word	0x40010000
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40014000 	.word	0x40014000

08004208 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d020      	beq.n	800426c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01b      	beq.n	800426c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0202 	mvn.w	r2, #2
 800423c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	f003 0303 	and.w	r3, r3, #3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f7fd f9b4 	bl	80015c0 <HAL_TIM_IC_CaptureCallback>
 8004258:	e005      	b.n	8004266 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 fb2e 	bl	80048bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 fb35 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	d020      	beq.n	80042b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01b      	beq.n	80042b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f06f 0204 	mvn.w	r2, #4
 8004288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2202      	movs	r2, #2
 800428e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7fd f98e 	bl	80015c0 <HAL_TIM_IC_CaptureCallback>
 80042a4:	e005      	b.n	80042b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 fb08 	bl	80048bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 fb0f 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d020      	beq.n	8004304 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0308 	and.w	r3, r3, #8
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d01b      	beq.n	8004304 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f06f 0208 	mvn.w	r2, #8
 80042d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2204      	movs	r2, #4
 80042da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7fd f968 	bl	80015c0 <HAL_TIM_IC_CaptureCallback>
 80042f0:	e005      	b.n	80042fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 fae2 	bl	80048bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fae9 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	2b00      	cmp	r3, #0
 800430c:	d020      	beq.n	8004350 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f003 0310 	and.w	r3, r3, #16
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01b      	beq.n	8004350 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f06f 0210 	mvn.w	r2, #16
 8004320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2208      	movs	r2, #8
 8004326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004332:	2b00      	cmp	r3, #0
 8004334:	d003      	beq.n	800433e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fd f942 	bl	80015c0 <HAL_TIM_IC_CaptureCallback>
 800433c:	e005      	b.n	800434a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fabc 	bl	80048bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 fac3 	bl	80048d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00c      	beq.n	8004374 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f06f 0201 	mvn.w	r2, #1
 800436c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fd f8e6 	bl	8001540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00c      	beq.n	8004398 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004384:	2b00      	cmp	r3, #0
 8004386:	d007      	beq.n	8004398 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 ff18 	bl	80051c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00c      	beq.n	80043bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d007      	beq.n	80043bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 fa94 	bl	80048e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	f003 0320 	and.w	r3, r3, #32
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00c      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f003 0320 	and.w	r3, r3, #32
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d007      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f06f 0220 	mvn.w	r2, #32
 80043d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 feea 	bl	80051b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043e0:	bf00      	nop
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043f4:	2300      	movs	r3, #0
 80043f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d101      	bne.n	8004406 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004402:	2302      	movs	r3, #2
 8004404:	e088      	b.n	8004518 <HAL_TIM_IC_ConfigChannel+0x130>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d11b      	bne.n	800444c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004424:	f000 fc7a 	bl	8004d1c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699a      	ldr	r2, [r3, #24]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 020c 	bic.w	r2, r2, #12
 8004436:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6999      	ldr	r1, [r3, #24]
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	619a      	str	r2, [r3, #24]
 800444a:	e060      	b.n	800450e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b04      	cmp	r3, #4
 8004450:	d11c      	bne.n	800448c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004462:	f000 fcf2 	bl	8004e4a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699a      	ldr	r2, [r3, #24]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004474:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6999      	ldr	r1, [r3, #24]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	021a      	lsls	r2, r3, #8
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	619a      	str	r2, [r3, #24]
 800448a:	e040      	b.n	800450e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b08      	cmp	r3, #8
 8004490:	d11b      	bne.n	80044ca <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80044a2:	f000 fd3f 	bl	8004f24 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	69da      	ldr	r2, [r3, #28]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 020c 	bic.w	r2, r2, #12
 80044b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69d9      	ldr	r1, [r3, #28]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	61da      	str	r2, [r3, #28]
 80044c8:	e021      	b.n	800450e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b0c      	cmp	r3, #12
 80044ce:	d11c      	bne.n	800450a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80044e0:	f000 fd5c 	bl	8004f9c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	69da      	ldr	r2, [r3, #28]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80044f2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	69d9      	ldr	r1, [r3, #28]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	021a      	lsls	r2, r3, #8
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	61da      	str	r2, [r3, #28]
 8004508:	e001      	b.n	800450e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004516:	7dfb      	ldrb	r3, [r7, #23]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3718      	adds	r7, #24
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800452c:	2300      	movs	r3, #0
 800452e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800453a:	2302      	movs	r3, #2
 800453c:	e0ae      	b.n	800469c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b0c      	cmp	r3, #12
 800454a:	f200 809f 	bhi.w	800468c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800454e:	a201      	add	r2, pc, #4	@ (adr r2, 8004554 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004554:	08004589 	.word	0x08004589
 8004558:	0800468d 	.word	0x0800468d
 800455c:	0800468d 	.word	0x0800468d
 8004560:	0800468d 	.word	0x0800468d
 8004564:	080045c9 	.word	0x080045c9
 8004568:	0800468d 	.word	0x0800468d
 800456c:	0800468d 	.word	0x0800468d
 8004570:	0800468d 	.word	0x0800468d
 8004574:	0800460b 	.word	0x0800460b
 8004578:	0800468d 	.word	0x0800468d
 800457c:	0800468d 	.word	0x0800468d
 8004580:	0800468d 	.word	0x0800468d
 8004584:	0800464b 	.word	0x0800464b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68b9      	ldr	r1, [r7, #8]
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fa38 	bl	8004a04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699a      	ldr	r2, [r3, #24]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0208 	orr.w	r2, r2, #8
 80045a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	699a      	ldr	r2, [r3, #24]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0204 	bic.w	r2, r2, #4
 80045b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6999      	ldr	r1, [r3, #24]
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	691a      	ldr	r2, [r3, #16]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	619a      	str	r2, [r3, #24]
      break;
 80045c6:	e064      	b.n	8004692 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68b9      	ldr	r1, [r7, #8]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fa7e 	bl	8004ad0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	699a      	ldr	r2, [r3, #24]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6999      	ldr	r1, [r3, #24]
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	021a      	lsls	r2, r3, #8
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	619a      	str	r2, [r3, #24]
      break;
 8004608:	e043      	b.n	8004692 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68b9      	ldr	r1, [r7, #8]
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fac9 	bl	8004ba8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69da      	ldr	r2, [r3, #28]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f042 0208 	orr.w	r2, r2, #8
 8004624:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	69da      	ldr	r2, [r3, #28]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0204 	bic.w	r2, r2, #4
 8004634:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	69d9      	ldr	r1, [r3, #28]
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	691a      	ldr	r2, [r3, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	61da      	str	r2, [r3, #28]
      break;
 8004648:	e023      	b.n	8004692 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fb13 	bl	8004c7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69da      	ldr	r2, [r3, #28]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004664:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	69da      	ldr	r2, [r3, #28]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004674:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69d9      	ldr	r1, [r3, #28]
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	021a      	lsls	r2, r3, #8
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	61da      	str	r2, [r3, #28]
      break;
 800468a:	e002      	b.n	8004692 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	75fb      	strb	r3, [r7, #23]
      break;
 8004690:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800469a:	7dfb      	ldrb	r3, [r7, #23]
}
 800469c:	4618      	mov	r0, r3
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d101      	bne.n	80046c0 <HAL_TIM_ConfigClockSource+0x1c>
 80046bc:	2302      	movs	r3, #2
 80046be:	e0b4      	b.n	800482a <HAL_TIM_ConfigClockSource+0x186>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046f8:	d03e      	beq.n	8004778 <HAL_TIM_ConfigClockSource+0xd4>
 80046fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fe:	f200 8087 	bhi.w	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004706:	f000 8086 	beq.w	8004816 <HAL_TIM_ConfigClockSource+0x172>
 800470a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470e:	d87f      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b70      	cmp	r3, #112	@ 0x70
 8004712:	d01a      	beq.n	800474a <HAL_TIM_ConfigClockSource+0xa6>
 8004714:	2b70      	cmp	r3, #112	@ 0x70
 8004716:	d87b      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b60      	cmp	r3, #96	@ 0x60
 800471a:	d050      	beq.n	80047be <HAL_TIM_ConfigClockSource+0x11a>
 800471c:	2b60      	cmp	r3, #96	@ 0x60
 800471e:	d877      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004720:	2b50      	cmp	r3, #80	@ 0x50
 8004722:	d03c      	beq.n	800479e <HAL_TIM_ConfigClockSource+0xfa>
 8004724:	2b50      	cmp	r3, #80	@ 0x50
 8004726:	d873      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b40      	cmp	r3, #64	@ 0x40
 800472a:	d058      	beq.n	80047de <HAL_TIM_ConfigClockSource+0x13a>
 800472c:	2b40      	cmp	r3, #64	@ 0x40
 800472e:	d86f      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b30      	cmp	r3, #48	@ 0x30
 8004732:	d064      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 8004734:	2b30      	cmp	r3, #48	@ 0x30
 8004736:	d86b      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004738:	2b20      	cmp	r3, #32
 800473a:	d060      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 800473c:	2b20      	cmp	r3, #32
 800473e:	d867      	bhi.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
 8004740:	2b00      	cmp	r3, #0
 8004742:	d05c      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 8004744:	2b10      	cmp	r3, #16
 8004746:	d05a      	beq.n	80047fe <HAL_TIM_ConfigClockSource+0x15a>
 8004748:	e062      	b.n	8004810 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800475a:	f000 fc77 	bl	800504c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800476c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	609a      	str	r2, [r3, #8]
      break;
 8004776:	e04f      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004788:	f000 fc60 	bl	800504c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689a      	ldr	r2, [r3, #8]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800479a:	609a      	str	r2, [r3, #8]
      break;
 800479c:	e03c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047aa:	461a      	mov	r2, r3
 80047ac:	f000 fb1e 	bl	8004dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2150      	movs	r1, #80	@ 0x50
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fc2d 	bl	8005016 <TIM_ITRx_SetConfig>
      break;
 80047bc:	e02c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ca:	461a      	mov	r2, r3
 80047cc:	f000 fb7a 	bl	8004ec4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2160      	movs	r1, #96	@ 0x60
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 fc1d 	bl	8005016 <TIM_ITRx_SetConfig>
      break;
 80047dc:	e01c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ea:	461a      	mov	r2, r3
 80047ec:	f000 fafe 	bl	8004dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2140      	movs	r1, #64	@ 0x40
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fc0d 	bl	8005016 <TIM_ITRx_SetConfig>
      break;
 80047fc:	e00c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4619      	mov	r1, r3
 8004808:	4610      	mov	r0, r2
 800480a:	f000 fc04 	bl	8005016 <TIM_ITRx_SetConfig>
      break;
 800480e:	e003      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
      break;
 8004814:	e000      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004816:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004828:	7bfb      	ldrb	r3, [r7, #15]
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
	...

08004834 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b0c      	cmp	r3, #12
 8004846:	d831      	bhi.n	80048ac <HAL_TIM_ReadCapturedValue+0x78>
 8004848:	a201      	add	r2, pc, #4	@ (adr r2, 8004850 <HAL_TIM_ReadCapturedValue+0x1c>)
 800484a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484e:	bf00      	nop
 8004850:	08004885 	.word	0x08004885
 8004854:	080048ad 	.word	0x080048ad
 8004858:	080048ad 	.word	0x080048ad
 800485c:	080048ad 	.word	0x080048ad
 8004860:	0800488f 	.word	0x0800488f
 8004864:	080048ad 	.word	0x080048ad
 8004868:	080048ad 	.word	0x080048ad
 800486c:	080048ad 	.word	0x080048ad
 8004870:	08004899 	.word	0x08004899
 8004874:	080048ad 	.word	0x080048ad
 8004878:	080048ad 	.word	0x080048ad
 800487c:	080048ad 	.word	0x080048ad
 8004880:	080048a3 	.word	0x080048a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488a:	60fb      	str	r3, [r7, #12]

      break;
 800488c:	e00f      	b.n	80048ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004894:	60fb      	str	r3, [r7, #12]

      break;
 8004896:	e00a      	b.n	80048ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800489e:	60fb      	str	r3, [r7, #12]

      break;
 80048a0:	e005      	b.n	80048ae <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a8:	60fb      	str	r3, [r7, #12]

      break;
 80048aa:	e000      	b.n	80048ae <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80048ac:	bf00      	nop
  }

  return tmpreg;
 80048ae:	68fb      	ldr	r3, [r7, #12]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3714      	adds	r7, #20
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048c4:	bf00      	nop
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a37      	ldr	r2, [pc, #220]	@ (80049e8 <TIM_Base_SetConfig+0xf0>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00f      	beq.n	8004930 <TIM_Base_SetConfig+0x38>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004916:	d00b      	beq.n	8004930 <TIM_Base_SetConfig+0x38>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a34      	ldr	r2, [pc, #208]	@ (80049ec <TIM_Base_SetConfig+0xf4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d007      	beq.n	8004930 <TIM_Base_SetConfig+0x38>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a33      	ldr	r2, [pc, #204]	@ (80049f0 <TIM_Base_SetConfig+0xf8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d003      	beq.n	8004930 <TIM_Base_SetConfig+0x38>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a32      	ldr	r2, [pc, #200]	@ (80049f4 <TIM_Base_SetConfig+0xfc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d108      	bne.n	8004942 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004936:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	4313      	orrs	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a28      	ldr	r2, [pc, #160]	@ (80049e8 <TIM_Base_SetConfig+0xf0>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d01b      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004950:	d017      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a25      	ldr	r2, [pc, #148]	@ (80049ec <TIM_Base_SetConfig+0xf4>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d013      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a24      	ldr	r2, [pc, #144]	@ (80049f0 <TIM_Base_SetConfig+0xf8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d00f      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a23      	ldr	r2, [pc, #140]	@ (80049f4 <TIM_Base_SetConfig+0xfc>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d00b      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a22      	ldr	r2, [pc, #136]	@ (80049f8 <TIM_Base_SetConfig+0x100>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d007      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a21      	ldr	r2, [pc, #132]	@ (80049fc <TIM_Base_SetConfig+0x104>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d003      	beq.n	8004982 <TIM_Base_SetConfig+0x8a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a20      	ldr	r2, [pc, #128]	@ (8004a00 <TIM_Base_SetConfig+0x108>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d108      	bne.n	8004994 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004988:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	4313      	orrs	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	4313      	orrs	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a0c      	ldr	r2, [pc, #48]	@ (80049e8 <TIM_Base_SetConfig+0xf0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d103      	bne.n	80049c2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	691a      	ldr	r2, [r3, #16]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f043 0204 	orr.w	r2, r3, #4
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	601a      	str	r2, [r3, #0]
}
 80049da:	bf00      	nop
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	40010000 	.word	0x40010000
 80049ec:	40000400 	.word	0x40000400
 80049f0:	40000800 	.word	0x40000800
 80049f4:	40000c00 	.word	0x40000c00
 80049f8:	40014000 	.word	0x40014000
 80049fc:	40014400 	.word	0x40014400
 8004a00:	40014800 	.word	0x40014800

08004a04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b087      	sub	sp, #28
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	f023 0201 	bic.w	r2, r3, #1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0303 	bic.w	r3, r3, #3
 8004a3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f023 0302 	bic.w	r3, r3, #2
 8004a4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004acc <TIM_OC1_SetConfig+0xc8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d10c      	bne.n	8004a7a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f023 0308 	bic.w	r3, r3, #8
 8004a66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f023 0304 	bic.w	r3, r3, #4
 8004a78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a13      	ldr	r2, [pc, #76]	@ (8004acc <TIM_OC1_SetConfig+0xc8>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d111      	bne.n	8004aa6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	621a      	str	r2, [r3, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	40010000 	.word	0x40010000

08004ad0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	f023 0210 	bic.w	r2, r3, #16
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	021b      	lsls	r3, r3, #8
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f023 0320 	bic.w	r3, r3, #32
 8004b1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba4 <TIM_OC2_SetConfig+0xd4>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d10d      	bne.n	8004b4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	011b      	lsls	r3, r3, #4
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a15      	ldr	r2, [pc, #84]	@ (8004ba4 <TIM_OC2_SetConfig+0xd4>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d113      	bne.n	8004b7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	621a      	str	r2, [r3, #32]
}
 8004b96:	bf00      	nop
 8004b98:	371c      	adds	r7, #28
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	40010000 	.word	0x40010000

08004ba8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0303 	bic.w	r3, r3, #3
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	021b      	lsls	r3, r3, #8
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a1d      	ldr	r2, [pc, #116]	@ (8004c78 <TIM_OC3_SetConfig+0xd0>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d10d      	bne.n	8004c22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	021b      	lsls	r3, r3, #8
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a14      	ldr	r2, [pc, #80]	@ (8004c78 <TIM_OC3_SetConfig+0xd0>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d113      	bne.n	8004c52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	011b      	lsls	r3, r3, #4
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	621a      	str	r2, [r3, #32]
}
 8004c6c:	bf00      	nop
 8004c6e:	371c      	adds	r7, #28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	40010000 	.word	0x40010000

08004c7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b087      	sub	sp, #28
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	031b      	lsls	r3, r3, #12
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a10      	ldr	r2, [pc, #64]	@ (8004d18 <TIM_OC4_SetConfig+0x9c>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d109      	bne.n	8004cf0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ce2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	019b      	lsls	r3, r3, #6
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	621a      	str	r2, [r3, #32]
}
 8004d0a:	bf00      	nop
 8004d0c:	371c      	adds	r7, #28
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40010000 	.word	0x40010000

08004d1c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b087      	sub	sp, #28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
 8004d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	f023 0201 	bic.w	r2, r3, #1
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	4a24      	ldr	r2, [pc, #144]	@ (8004dd8 <TIM_TI1_SetConfig+0xbc>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d013      	beq.n	8004d72 <TIM_TI1_SetConfig+0x56>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d50:	d00f      	beq.n	8004d72 <TIM_TI1_SetConfig+0x56>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	4a21      	ldr	r2, [pc, #132]	@ (8004ddc <TIM_TI1_SetConfig+0xc0>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d00b      	beq.n	8004d72 <TIM_TI1_SetConfig+0x56>
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4a20      	ldr	r2, [pc, #128]	@ (8004de0 <TIM_TI1_SetConfig+0xc4>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d007      	beq.n	8004d72 <TIM_TI1_SetConfig+0x56>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	4a1f      	ldr	r2, [pc, #124]	@ (8004de4 <TIM_TI1_SetConfig+0xc8>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d003      	beq.n	8004d72 <TIM_TI1_SetConfig+0x56>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004de8 <TIM_TI1_SetConfig+0xcc>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d101      	bne.n	8004d76 <TIM_TI1_SetConfig+0x5a>
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <TIM_TI1_SetConfig+0x5c>
 8004d76:	2300      	movs	r3, #0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d008      	beq.n	8004d8e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f023 0303 	bic.w	r3, r3, #3
 8004d82:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]
 8004d8c:	e003      	b.n	8004d96 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f023 030a 	bic.w	r3, r3, #10
 8004db0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f003 030a 	and.w	r3, r3, #10
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	621a      	str	r2, [r3, #32]
}
 8004dca:	bf00      	nop
 8004dcc:	371c      	adds	r7, #28
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40010000 	.word	0x40010000
 8004ddc:	40000400 	.word	0x40000400
 8004de0:	40000800 	.word	0x40000800
 8004de4:	40000c00 	.word	0x40000c00
 8004de8:	40014000 	.word	0x40014000

08004dec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b087      	sub	sp, #28
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	f023 0201 	bic.w	r2, r3, #1
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	011b      	lsls	r3, r3, #4
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f023 030a 	bic.w	r3, r3, #10
 8004e28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	621a      	str	r2, [r3, #32]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b087      	sub	sp, #28
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	607a      	str	r2, [r7, #4]
 8004e56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	f023 0210 	bic.w	r2, r3, #16
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	021b      	lsls	r3, r3, #8
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	031b      	lsls	r3, r3, #12
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	621a      	str	r2, [r3, #32]
}
 8004eb8:	bf00      	nop
 8004eba:	371c      	adds	r7, #28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b087      	sub	sp, #28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	f023 0210 	bic.w	r2, r3, #16
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	031b      	lsls	r3, r3, #12
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f00:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	011b      	lsls	r3, r3, #4
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	621a      	str	r2, [r3, #32]
}
 8004f18:	bf00      	nop
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b087      	sub	sp, #28
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
 8004f30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	69db      	ldr	r3, [r3, #28]
 8004f48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	f023 0303 	bic.w	r3, r3, #3
 8004f50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f60:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004f74:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	021b      	lsls	r3, r3, #8
 8004f7a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	621a      	str	r2, [r3, #32]
}
 8004f90:	bf00      	nop
 8004f92:	371c      	adds	r7, #28
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
 8004fa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	021b      	lsls	r3, r3, #8
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fda:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	031b      	lsls	r3, r3, #12
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004fee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	031b      	lsls	r3, r3, #12
 8004ff4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	621a      	str	r2, [r3, #32]
}
 800500a:	bf00      	nop
 800500c:	371c      	adds	r7, #28
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005016:	b480      	push	{r7}
 8005018:	b085      	sub	sp, #20
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
 800501e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800502c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800502e:	683a      	ldr	r2, [r7, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4313      	orrs	r3, r2
 8005034:	f043 0307 	orr.w	r3, r3, #7
 8005038:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	609a      	str	r2, [r3, #8]
}
 8005040:	bf00      	nop
 8005042:	3714      	adds	r7, #20
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
 8005058:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005066:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	021a      	lsls	r2, r3, #8
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	431a      	orrs	r2, r3
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4313      	orrs	r3, r2
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	4313      	orrs	r3, r2
 8005078:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	609a      	str	r2, [r3, #8]
}
 8005080:	bf00      	nop
 8005082:	371c      	adds	r7, #28
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800508c:	b480      	push	{r7}
 800508e:	b087      	sub	sp, #28
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f003 031f 	and.w	r3, r3, #31
 800509e:	2201      	movs	r2, #1
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6a1a      	ldr	r2, [r3, #32]
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	43db      	mvns	r3, r3
 80050ae:	401a      	ands	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6a1a      	ldr	r2, [r3, #32]
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	f003 031f 	and.w	r3, r3, #31
 80050be:	6879      	ldr	r1, [r7, #4]
 80050c0:	fa01 f303 	lsl.w	r3, r1, r3
 80050c4:	431a      	orrs	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	621a      	str	r2, [r3, #32]
}
 80050ca:	bf00      	nop
 80050cc:	371c      	adds	r7, #28
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
	...

080050d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e050      	b.n	8005192 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005116:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a1c      	ldr	r2, [pc, #112]	@ (80051a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d018      	beq.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800513c:	d013      	beq.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a18      	ldr	r2, [pc, #96]	@ (80051a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d00e      	beq.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a16      	ldr	r2, [pc, #88]	@ (80051a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d009      	beq.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a15      	ldr	r2, [pc, #84]	@ (80051ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d004      	beq.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a13      	ldr	r2, [pc, #76]	@ (80051b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d10c      	bne.n	8005180 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800516c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	4313      	orrs	r3, r2
 8005176:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	40010000 	.word	0x40010000
 80051a4:	40000400 	.word	0x40000400
 80051a8:	40000800 	.word	0x40000800
 80051ac:	40000c00 	.word	0x40000c00
 80051b0:	40014000 	.word	0x40014000

080051b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e042      	b.n	8005274 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d106      	bne.n	8005208 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7fc fec0 	bl	8001f88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2224      	movs	r2, #36	@ 0x24
 800520c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800521e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 fdd3 	bl	8005dcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005234:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	695a      	ldr	r2, [r3, #20]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005244:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005254:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2220      	movs	r2, #32
 8005268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3708      	adds	r7, #8
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b08a      	sub	sp, #40	@ 0x28
 8005280:	af02      	add	r7, sp, #8
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	4613      	mov	r3, r2
 800528a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b20      	cmp	r3, #32
 800529a:	d175      	bne.n	8005388 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <HAL_UART_Transmit+0x2c>
 80052a2:	88fb      	ldrh	r3, [r7, #6]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e06e      	b.n	800538a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2221      	movs	r2, #33	@ 0x21
 80052b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ba:	f7fc ffdb 	bl	8002274 <HAL_GetTick>
 80052be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	88fa      	ldrh	r2, [r7, #6]
 80052c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	88fa      	ldrh	r2, [r7, #6]
 80052ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052d4:	d108      	bne.n	80052e8 <HAL_UART_Transmit+0x6c>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d104      	bne.n	80052e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052de:	2300      	movs	r3, #0
 80052e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	61bb      	str	r3, [r7, #24]
 80052e6:	e003      	b.n	80052f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052ec:	2300      	movs	r3, #0
 80052ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052f0:	e02e      	b.n	8005350 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	2200      	movs	r2, #0
 80052fa:	2180      	movs	r1, #128	@ 0x80
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 fb37 	bl	8005970 <UART_WaitOnFlagUntilTimeout>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d005      	beq.n	8005314 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e03a      	b.n	800538a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10b      	bne.n	8005332 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	881b      	ldrh	r3, [r3, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005328:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	3302      	adds	r3, #2
 800532e:	61bb      	str	r3, [r7, #24]
 8005330:	e007      	b.n	8005342 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	781a      	ldrb	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	3301      	adds	r3, #1
 8005340:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005354:	b29b      	uxth	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1cb      	bne.n	80052f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2200      	movs	r2, #0
 8005362:	2140      	movs	r1, #64	@ 0x40
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 fb03 	bl	8005970 <UART_WaitOnFlagUntilTimeout>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e006      	b.n	800538a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2220      	movs	r2, #32
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	e000      	b.n	800538a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005388:	2302      	movs	r3, #2
  }
}
 800538a:	4618      	mov	r0, r3
 800538c:	3720      	adds	r7, #32
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b084      	sub	sp, #16
 8005396:	af00      	add	r7, sp, #0
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	4613      	mov	r3, r2
 800539e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d112      	bne.n	80053d2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d002      	beq.n	80053b8 <HAL_UART_Receive_IT+0x26>
 80053b2:	88fb      	ldrh	r3, [r7, #6]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e00b      	b.n	80053d4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053c2:	88fb      	ldrh	r3, [r7, #6]
 80053c4:	461a      	mov	r2, r3
 80053c6:	68b9      	ldr	r1, [r7, #8]
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f000 fb2a 	bl	8005a22 <UART_Start_Receive_IT>
 80053ce:	4603      	mov	r3, r0
 80053d0:	e000      	b.n	80053d4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80053d2:	2302      	movs	r3, #2
  }
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b0ba      	sub	sp, #232	@ 0xe8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005402:	2300      	movs	r3, #0
 8005404:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005408:	2300      	movs	r3, #0
 800540a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800540e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005412:	f003 030f 	and.w	r3, r3, #15
 8005416:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800541a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10f      	bne.n	8005442 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d009      	beq.n	8005442 <HAL_UART_IRQHandler+0x66>
 800542e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fc07 	bl	8005c4e <UART_Receive_IT>
      return;
 8005440:	e273      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005442:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80de 	beq.w	8005608 <HAL_UART_IRQHandler+0x22c>
 800544c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d106      	bne.n	8005466 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005460:	2b00      	cmp	r3, #0
 8005462:	f000 80d1 	beq.w	8005608 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00b      	beq.n	800548a <HAL_UART_IRQHandler+0xae>
 8005472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005482:	f043 0201 	orr.w	r2, r3, #1
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800548a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00b      	beq.n	80054ae <HAL_UART_IRQHandler+0xd2>
 8005496:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d005      	beq.n	80054ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a6:	f043 0202 	orr.w	r2, r3, #2
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00b      	beq.n	80054d2 <HAL_UART_IRQHandler+0xf6>
 80054ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d005      	beq.n	80054d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ca:	f043 0204 	orr.w	r2, r3, #4
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d011      	beq.n	8005502 <HAL_UART_IRQHandler+0x126>
 80054de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054e2:	f003 0320 	and.w	r3, r3, #32
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d105      	bne.n	80054f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d005      	beq.n	8005502 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	f043 0208 	orr.w	r2, r3, #8
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 820a 	beq.w	8005920 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800550c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b00      	cmp	r3, #0
 8005516:	d008      	beq.n	800552a <HAL_UART_IRQHandler+0x14e>
 8005518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fb92 	bl	8005c4e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005534:	2b40      	cmp	r3, #64	@ 0x40
 8005536:	bf0c      	ite	eq
 8005538:	2301      	moveq	r3, #1
 800553a:	2300      	movne	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005546:	f003 0308 	and.w	r3, r3, #8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d103      	bne.n	8005556 <HAL_UART_IRQHandler+0x17a>
 800554e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005552:	2b00      	cmp	r3, #0
 8005554:	d04f      	beq.n	80055f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 fa9d 	bl	8005a96 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005566:	2b40      	cmp	r3, #64	@ 0x40
 8005568:	d141      	bne.n	80055ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3314      	adds	r3, #20
 8005570:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005578:	e853 3f00 	ldrex	r3, [r3]
 800557c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005580:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005584:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005588:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3314      	adds	r3, #20
 8005592:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005596:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800559a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1d9      	bne.n	800556a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d013      	beq.n	80055e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c2:	4a8a      	ldr	r2, [pc, #552]	@ (80057ec <HAL_UART_IRQHandler+0x410>)
 80055c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fd fbf3 	bl	8002db6 <HAL_DMA_Abort_IT>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d016      	beq.n	8005604 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055e0:	4610      	mov	r0, r2
 80055e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e4:	e00e      	b.n	8005604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f9ac 	bl	8005944 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ec:	e00a      	b.n	8005604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f9a8 	bl	8005944 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	e006      	b.n	8005604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9a4 	bl	8005944 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005602:	e18d      	b.n	8005920 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005604:	bf00      	nop
    return;
 8005606:	e18b      	b.n	8005920 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560c:	2b01      	cmp	r3, #1
 800560e:	f040 8167 	bne.w	80058e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005616:	f003 0310 	and.w	r3, r3, #16
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 8160 	beq.w	80058e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005624:	f003 0310 	and.w	r3, r3, #16
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 8159 	beq.w	80058e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800562e:	2300      	movs	r3, #0
 8005630:	60bb      	str	r3, [r7, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	60bb      	str	r3, [r7, #8]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	60bb      	str	r3, [r7, #8]
 8005642:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b40      	cmp	r3, #64	@ 0x40
 8005650:	f040 80ce 	bne.w	80057f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005660:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80a9 	beq.w	80057bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800566e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005672:	429a      	cmp	r2, r3
 8005674:	f080 80a2 	bcs.w	80057bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800567e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800568a:	f000 8088 	beq.w	800579e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	330c      	adds	r3, #12
 8005694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800569c:	e853 3f00 	ldrex	r3, [r3]
 80056a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	330c      	adds	r3, #12
 80056b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1d9      	bne.n	800568e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3314      	adds	r3, #20
 80056e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056ec:	f023 0301 	bic.w	r3, r3, #1
 80056f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3314      	adds	r3, #20
 80056fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005702:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005704:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005706:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005710:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e1      	bne.n	80056da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3314      	adds	r3, #20
 800571c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005728:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800572c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3314      	adds	r3, #20
 8005736:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800573a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800573c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005740:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005748:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e3      	bne.n	8005716 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2220      	movs	r2, #32
 8005752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	330c      	adds	r3, #12
 8005762:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005764:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005766:	e853 3f00 	ldrex	r3, [r3]
 800576a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800576c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800576e:	f023 0310 	bic.w	r3, r3, #16
 8005772:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005780:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005782:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005784:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005786:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005788:	e841 2300 	strex	r3, r2, [r1]
 800578c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800578e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e3      	bne.n	800575c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005798:	4618      	mov	r0, r3
 800579a:	f7fd fa9c 	bl	8002cd6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2202      	movs	r2, #2
 80057a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	4619      	mov	r1, r3
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f8cf 	bl	8005958 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057ba:	e0b3      	b.n	8005924 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057c4:	429a      	cmp	r2, r3
 80057c6:	f040 80ad 	bne.w	8005924 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ce:	69db      	ldr	r3, [r3, #28]
 80057d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d4:	f040 80a6 	bne.w	8005924 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2202      	movs	r2, #2
 80057dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057e2:	4619      	mov	r1, r3
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f8b7 	bl	8005958 <HAL_UARTEx_RxEventCallback>
      return;
 80057ea:	e09b      	b.n	8005924 <HAL_UART_IRQHandler+0x548>
 80057ec:	08005b5d 	.word	0x08005b5d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 808e 	beq.w	8005928 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800580c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 8089 	beq.w	8005928 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800582c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	330c      	adds	r3, #12
 8005836:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800583a:	647a      	str	r2, [r7, #68]	@ 0x44
 800583c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005840:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e3      	bne.n	8005816 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3314      	adds	r3, #20
 8005854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	623b      	str	r3, [r7, #32]
   return(result);
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	f023 0301 	bic.w	r3, r3, #1
 8005864:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3314      	adds	r3, #20
 800586e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005872:	633a      	str	r2, [r7, #48]	@ 0x30
 8005874:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005876:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800587a:	e841 2300 	strex	r3, r2, [r1]
 800587e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1e3      	bne.n	800584e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	330c      	adds	r3, #12
 800589a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f023 0310 	bic.w	r3, r3, #16
 80058aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	330c      	adds	r3, #12
 80058b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058b8:	61fa      	str	r2, [r7, #28]
 80058ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	69b9      	ldr	r1, [r7, #24]
 80058be:	69fa      	ldr	r2, [r7, #28]
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	617b      	str	r3, [r7, #20]
   return(result);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e3      	bne.n	8005894 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058d6:	4619      	mov	r1, r3
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f83d 	bl	8005958 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058de:	e023      	b.n	8005928 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d009      	beq.n	8005900 <HAL_UART_IRQHandler+0x524>
 80058ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f940 	bl	8005b7e <UART_Transmit_IT>
    return;
 80058fe:	e014      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00e      	beq.n	800592a <HAL_UART_IRQHandler+0x54e>
 800590c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005914:	2b00      	cmp	r3, #0
 8005916:	d008      	beq.n	800592a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 f980 	bl	8005c1e <UART_EndTransmit_IT>
    return;
 800591e:	e004      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
    return;
 8005920:	bf00      	nop
 8005922:	e002      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
      return;
 8005924:	bf00      	nop
 8005926:	e000      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
      return;
 8005928:	bf00      	nop
  }
}
 800592a:	37e8      	adds	r7, #232	@ 0xe8
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	460b      	mov	r3, r1
 8005962:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b086      	sub	sp, #24
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	4613      	mov	r3, r2
 800597e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005980:	e03b      	b.n	80059fa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005982:	6a3b      	ldr	r3, [r7, #32]
 8005984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005988:	d037      	beq.n	80059fa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800598a:	f7fc fc73 	bl	8002274 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	6a3a      	ldr	r2, [r7, #32]
 8005996:	429a      	cmp	r2, r3
 8005998:	d302      	bcc.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e03a      	b.n	8005a1a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d023      	beq.n	80059fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b80      	cmp	r3, #128	@ 0x80
 80059b6:	d020      	beq.n	80059fa <UART_WaitOnFlagUntilTimeout+0x8a>
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2b40      	cmp	r3, #64	@ 0x40
 80059bc:	d01d      	beq.n	80059fa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0308 	and.w	r3, r3, #8
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d116      	bne.n	80059fa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059cc:	2300      	movs	r3, #0
 80059ce:	617b      	str	r3, [r7, #20]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	617b      	str	r3, [r7, #20]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	617b      	str	r3, [r7, #20]
 80059e0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 f857 	bl	8005a96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2208      	movs	r2, #8
 80059ec:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e00f      	b.n	8005a1a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	4013      	ands	r3, r2
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	bf0c      	ite	eq
 8005a0a:	2301      	moveq	r3, #1
 8005a0c:	2300      	movne	r3, #0
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	461a      	mov	r2, r3
 8005a12:	79fb      	ldrb	r3, [r7, #7]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d0b4      	beq.n	8005982 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3718      	adds	r7, #24
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b085      	sub	sp, #20
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	60f8      	str	r0, [r7, #12]
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	88fa      	ldrh	r2, [r7, #6]
 8005a3a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	88fa      	ldrh	r2, [r7, #6]
 8005a40:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2222      	movs	r2, #34	@ 0x22
 8005a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d007      	beq.n	8005a68 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68da      	ldr	r2, [r3, #12]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a66:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695a      	ldr	r2, [r3, #20]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0220 	orr.w	r2, r2, #32
 8005a86:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3714      	adds	r7, #20
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr

08005a96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a96:	b480      	push	{r7}
 8005a98:	b095      	sub	sp, #84	@ 0x54
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	330c      	adds	r3, #12
 8005aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ab4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	330c      	adds	r3, #12
 8005abc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005abe:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ac4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ac6:	e841 2300 	strex	r3, r2, [r1]
 8005aca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d1e5      	bne.n	8005a9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3314      	adds	r3, #20
 8005ad8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	e853 3f00 	ldrex	r3, [r3]
 8005ae0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	f023 0301 	bic.w	r3, r3, #1
 8005ae8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3314      	adds	r3, #20
 8005af0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005af2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005af4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005afa:	e841 2300 	strex	r3, r2, [r1]
 8005afe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1e5      	bne.n	8005ad2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d119      	bne.n	8005b42 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	330c      	adds	r3, #12
 8005b14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f023 0310 	bic.w	r3, r3, #16
 8005b24:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b2e:	61ba      	str	r2, [r7, #24]
 8005b30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	6979      	ldr	r1, [r7, #20]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	e841 2300 	strex	r3, r2, [r1]
 8005b3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1e5      	bne.n	8005b0e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2220      	movs	r2, #32
 8005b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b50:	bf00      	nop
 8005b52:	3754      	adds	r7, #84	@ 0x54
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7ff fee7 	bl	8005944 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b76:	bf00      	nop
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b085      	sub	sp, #20
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b21      	cmp	r3, #33	@ 0x21
 8005b90:	d13e      	bne.n	8005c10 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b9a:	d114      	bne.n	8005bc6 <UART_Transmit_IT+0x48>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d110      	bne.n	8005bc6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	881b      	ldrh	r3, [r3, #0]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bb8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	1c9a      	adds	r2, r3, #2
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	621a      	str	r2, [r3, #32]
 8005bc4:	e008      	b.n	8005bd8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	1c59      	adds	r1, r3, #1
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6211      	str	r1, [r2, #32]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	4619      	mov	r1, r3
 8005be6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10f      	bne.n	8005c0c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bfa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c0a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	e000      	b.n	8005c12 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c10:	2302      	movs	r3, #2
  }
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b082      	sub	sp, #8
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c34:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7ff fe76 	bl	8005930 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b08c      	sub	sp, #48	@ 0x30
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b22      	cmp	r3, #34	@ 0x22
 8005c68:	f040 80aa 	bne.w	8005dc0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c74:	d115      	bne.n	8005ca2 <UART_Receive_IT+0x54>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d111      	bne.n	8005ca2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c82:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c9a:	1c9a      	adds	r2, r3, #2
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ca0:	e024      	b.n	8005cec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cb0:	d007      	beq.n	8005cc2 <UART_Receive_IT+0x74>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10a      	bne.n	8005cd0 <UART_Receive_IT+0x82>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d106      	bne.n	8005cd0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e008      	b.n	8005ce2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cdc:	b2da      	uxtb	r2, r3
 8005cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ce0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce6:	1c5a      	adds	r2, r3, #1
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d15d      	bne.n	8005dbc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68da      	ldr	r2, [r3, #12]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0220 	bic.w	r2, r2, #32
 8005d0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	695a      	ldr	r2, [r3, #20]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0201 	bic.w	r2, r2, #1
 8005d2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2220      	movs	r2, #32
 8005d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d135      	bne.n	8005db2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	330c      	adds	r3, #12
 8005d52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	e853 3f00 	ldrex	r3, [r3]
 8005d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f023 0310 	bic.w	r3, r3, #16
 8005d62:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	330c      	adds	r3, #12
 8005d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6c:	623a      	str	r2, [r7, #32]
 8005d6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d70:	69f9      	ldr	r1, [r7, #28]
 8005d72:	6a3a      	ldr	r2, [r7, #32]
 8005d74:	e841 2300 	strex	r3, r2, [r1]
 8005d78:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1e5      	bne.n	8005d4c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0310 	and.w	r3, r3, #16
 8005d8a:	2b10      	cmp	r3, #16
 8005d8c:	d10a      	bne.n	8005da4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60fb      	str	r3, [r7, #12]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	60fb      	str	r3, [r7, #12]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005da8:	4619      	mov	r1, r3
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7ff fdd4 	bl	8005958 <HAL_UARTEx_RxEventCallback>
 8005db0:	e002      	b.n	8005db8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fb fb64 	bl	8001480 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005db8:	2300      	movs	r3, #0
 8005dba:	e002      	b.n	8005dc2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	e000      	b.n	8005dc2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005dc0:	2302      	movs	r3, #2
  }
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3730      	adds	r7, #48	@ 0x30
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
	...

08005dcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dd0:	b0c0      	sub	sp, #256	@ 0x100
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de8:	68d9      	ldr	r1, [r3, #12]
 8005dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	ea40 0301 	orr.w	r3, r0, r1
 8005df4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	431a      	orrs	r2, r3
 8005e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e24:	f021 010c 	bic.w	r1, r1, #12
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e32:	430b      	orrs	r3, r1
 8005e34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e46:	6999      	ldr	r1, [r3, #24]
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	ea40 0301 	orr.w	r3, r0, r1
 8005e52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	4b8f      	ldr	r3, [pc, #572]	@ (8006098 <UART_SetConfig+0x2cc>)
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d005      	beq.n	8005e6c <UART_SetConfig+0xa0>
 8005e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4b8d      	ldr	r3, [pc, #564]	@ (800609c <UART_SetConfig+0x2d0>)
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d104      	bne.n	8005e76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e6c:	f7fd fe00 	bl	8003a70 <HAL_RCC_GetPCLK2Freq>
 8005e70:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e74:	e003      	b.n	8005e7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e76:	f7fd fde7 	bl	8003a48 <HAL_RCC_GetPCLK1Freq>
 8005e7a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e88:	f040 810c 	bne.w	80060a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e90:	2200      	movs	r2, #0
 8005e92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e96:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e9e:	4622      	mov	r2, r4
 8005ea0:	462b      	mov	r3, r5
 8005ea2:	1891      	adds	r1, r2, r2
 8005ea4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ea6:	415b      	adcs	r3, r3
 8005ea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005eaa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005eae:	4621      	mov	r1, r4
 8005eb0:	eb12 0801 	adds.w	r8, r2, r1
 8005eb4:	4629      	mov	r1, r5
 8005eb6:	eb43 0901 	adc.w	r9, r3, r1
 8005eba:	f04f 0200 	mov.w	r2, #0
 8005ebe:	f04f 0300 	mov.w	r3, #0
 8005ec2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ec6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005eca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ece:	4690      	mov	r8, r2
 8005ed0:	4699      	mov	r9, r3
 8005ed2:	4623      	mov	r3, r4
 8005ed4:	eb18 0303 	adds.w	r3, r8, r3
 8005ed8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005edc:	462b      	mov	r3, r5
 8005ede:	eb49 0303 	adc.w	r3, r9, r3
 8005ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ef2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ef6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005efa:	460b      	mov	r3, r1
 8005efc:	18db      	adds	r3, r3, r3
 8005efe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f00:	4613      	mov	r3, r2
 8005f02:	eb42 0303 	adc.w	r3, r2, r3
 8005f06:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f10:	f7fa f9be 	bl	8000290 <__aeabi_uldivmod>
 8005f14:	4602      	mov	r2, r0
 8005f16:	460b      	mov	r3, r1
 8005f18:	4b61      	ldr	r3, [pc, #388]	@ (80060a0 <UART_SetConfig+0x2d4>)
 8005f1a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	011c      	lsls	r4, r3, #4
 8005f22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f26:	2200      	movs	r2, #0
 8005f28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f2c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f34:	4642      	mov	r2, r8
 8005f36:	464b      	mov	r3, r9
 8005f38:	1891      	adds	r1, r2, r2
 8005f3a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f3c:	415b      	adcs	r3, r3
 8005f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f44:	4641      	mov	r1, r8
 8005f46:	eb12 0a01 	adds.w	sl, r2, r1
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	eb43 0b01 	adc.w	fp, r3, r1
 8005f50:	f04f 0200 	mov.w	r2, #0
 8005f54:	f04f 0300 	mov.w	r3, #0
 8005f58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f64:	4692      	mov	sl, r2
 8005f66:	469b      	mov	fp, r3
 8005f68:	4643      	mov	r3, r8
 8005f6a:	eb1a 0303 	adds.w	r3, sl, r3
 8005f6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f72:	464b      	mov	r3, r9
 8005f74:	eb4b 0303 	adc.w	r3, fp, r3
 8005f78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f88:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f90:	460b      	mov	r3, r1
 8005f92:	18db      	adds	r3, r3, r3
 8005f94:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f96:	4613      	mov	r3, r2
 8005f98:	eb42 0303 	adc.w	r3, r2, r3
 8005f9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005fa2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005fa6:	f7fa f973 	bl	8000290 <__aeabi_uldivmod>
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4611      	mov	r1, r2
 8005fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80060a0 <UART_SetConfig+0x2d4>)
 8005fb2:	fba3 2301 	umull	r2, r3, r3, r1
 8005fb6:	095b      	lsrs	r3, r3, #5
 8005fb8:	2264      	movs	r2, #100	@ 0x64
 8005fba:	fb02 f303 	mul.w	r3, r2, r3
 8005fbe:	1acb      	subs	r3, r1, r3
 8005fc0:	00db      	lsls	r3, r3, #3
 8005fc2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005fc6:	4b36      	ldr	r3, [pc, #216]	@ (80060a0 <UART_SetConfig+0x2d4>)
 8005fc8:	fba3 2302 	umull	r2, r3, r3, r2
 8005fcc:	095b      	lsrs	r3, r3, #5
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005fd4:	441c      	add	r4, r3
 8005fd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fe0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fe4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fe8:	4642      	mov	r2, r8
 8005fea:	464b      	mov	r3, r9
 8005fec:	1891      	adds	r1, r2, r2
 8005fee:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005ff0:	415b      	adcs	r3, r3
 8005ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ff4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	1851      	adds	r1, r2, r1
 8005ffc:	6339      	str	r1, [r7, #48]	@ 0x30
 8005ffe:	4649      	mov	r1, r9
 8006000:	414b      	adcs	r3, r1
 8006002:	637b      	str	r3, [r7, #52]	@ 0x34
 8006004:	f04f 0200 	mov.w	r2, #0
 8006008:	f04f 0300 	mov.w	r3, #0
 800600c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006010:	4659      	mov	r1, fp
 8006012:	00cb      	lsls	r3, r1, #3
 8006014:	4651      	mov	r1, sl
 8006016:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800601a:	4651      	mov	r1, sl
 800601c:	00ca      	lsls	r2, r1, #3
 800601e:	4610      	mov	r0, r2
 8006020:	4619      	mov	r1, r3
 8006022:	4603      	mov	r3, r0
 8006024:	4642      	mov	r2, r8
 8006026:	189b      	adds	r3, r3, r2
 8006028:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800602c:	464b      	mov	r3, r9
 800602e:	460a      	mov	r2, r1
 8006030:	eb42 0303 	adc.w	r3, r2, r3
 8006034:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006044:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006048:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800604c:	460b      	mov	r3, r1
 800604e:	18db      	adds	r3, r3, r3
 8006050:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006052:	4613      	mov	r3, r2
 8006054:	eb42 0303 	adc.w	r3, r2, r3
 8006058:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800605a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800605e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006062:	f7fa f915 	bl	8000290 <__aeabi_uldivmod>
 8006066:	4602      	mov	r2, r0
 8006068:	460b      	mov	r3, r1
 800606a:	4b0d      	ldr	r3, [pc, #52]	@ (80060a0 <UART_SetConfig+0x2d4>)
 800606c:	fba3 1302 	umull	r1, r3, r3, r2
 8006070:	095b      	lsrs	r3, r3, #5
 8006072:	2164      	movs	r1, #100	@ 0x64
 8006074:	fb01 f303 	mul.w	r3, r1, r3
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	00db      	lsls	r3, r3, #3
 800607c:	3332      	adds	r3, #50	@ 0x32
 800607e:	4a08      	ldr	r2, [pc, #32]	@ (80060a0 <UART_SetConfig+0x2d4>)
 8006080:	fba2 2303 	umull	r2, r3, r2, r3
 8006084:	095b      	lsrs	r3, r3, #5
 8006086:	f003 0207 	and.w	r2, r3, #7
 800608a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4422      	add	r2, r4
 8006092:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006094:	e106      	b.n	80062a4 <UART_SetConfig+0x4d8>
 8006096:	bf00      	nop
 8006098:	40011000 	.word	0x40011000
 800609c:	40011400 	.word	0x40011400
 80060a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060a8:	2200      	movs	r2, #0
 80060aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80060ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80060b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80060b6:	4642      	mov	r2, r8
 80060b8:	464b      	mov	r3, r9
 80060ba:	1891      	adds	r1, r2, r2
 80060bc:	6239      	str	r1, [r7, #32]
 80060be:	415b      	adcs	r3, r3
 80060c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060c6:	4641      	mov	r1, r8
 80060c8:	1854      	adds	r4, r2, r1
 80060ca:	4649      	mov	r1, r9
 80060cc:	eb43 0501 	adc.w	r5, r3, r1
 80060d0:	f04f 0200 	mov.w	r2, #0
 80060d4:	f04f 0300 	mov.w	r3, #0
 80060d8:	00eb      	lsls	r3, r5, #3
 80060da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060de:	00e2      	lsls	r2, r4, #3
 80060e0:	4614      	mov	r4, r2
 80060e2:	461d      	mov	r5, r3
 80060e4:	4643      	mov	r3, r8
 80060e6:	18e3      	adds	r3, r4, r3
 80060e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060ec:	464b      	mov	r3, r9
 80060ee:	eb45 0303 	adc.w	r3, r5, r3
 80060f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006102:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006106:	f04f 0200 	mov.w	r2, #0
 800610a:	f04f 0300 	mov.w	r3, #0
 800610e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006112:	4629      	mov	r1, r5
 8006114:	008b      	lsls	r3, r1, #2
 8006116:	4621      	mov	r1, r4
 8006118:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800611c:	4621      	mov	r1, r4
 800611e:	008a      	lsls	r2, r1, #2
 8006120:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006124:	f7fa f8b4 	bl	8000290 <__aeabi_uldivmod>
 8006128:	4602      	mov	r2, r0
 800612a:	460b      	mov	r3, r1
 800612c:	4b60      	ldr	r3, [pc, #384]	@ (80062b0 <UART_SetConfig+0x4e4>)
 800612e:	fba3 2302 	umull	r2, r3, r3, r2
 8006132:	095b      	lsrs	r3, r3, #5
 8006134:	011c      	lsls	r4, r3, #4
 8006136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800613a:	2200      	movs	r2, #0
 800613c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006140:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006144:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006148:	4642      	mov	r2, r8
 800614a:	464b      	mov	r3, r9
 800614c:	1891      	adds	r1, r2, r2
 800614e:	61b9      	str	r1, [r7, #24]
 8006150:	415b      	adcs	r3, r3
 8006152:	61fb      	str	r3, [r7, #28]
 8006154:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006158:	4641      	mov	r1, r8
 800615a:	1851      	adds	r1, r2, r1
 800615c:	6139      	str	r1, [r7, #16]
 800615e:	4649      	mov	r1, r9
 8006160:	414b      	adcs	r3, r1
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	f04f 0200 	mov.w	r2, #0
 8006168:	f04f 0300 	mov.w	r3, #0
 800616c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006170:	4659      	mov	r1, fp
 8006172:	00cb      	lsls	r3, r1, #3
 8006174:	4651      	mov	r1, sl
 8006176:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800617a:	4651      	mov	r1, sl
 800617c:	00ca      	lsls	r2, r1, #3
 800617e:	4610      	mov	r0, r2
 8006180:	4619      	mov	r1, r3
 8006182:	4603      	mov	r3, r0
 8006184:	4642      	mov	r2, r8
 8006186:	189b      	adds	r3, r3, r2
 8006188:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800618c:	464b      	mov	r3, r9
 800618e:	460a      	mov	r2, r1
 8006190:	eb42 0303 	adc.w	r3, r2, r3
 8006194:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80061a4:	f04f 0200 	mov.w	r2, #0
 80061a8:	f04f 0300 	mov.w	r3, #0
 80061ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80061b0:	4649      	mov	r1, r9
 80061b2:	008b      	lsls	r3, r1, #2
 80061b4:	4641      	mov	r1, r8
 80061b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ba:	4641      	mov	r1, r8
 80061bc:	008a      	lsls	r2, r1, #2
 80061be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80061c2:	f7fa f865 	bl	8000290 <__aeabi_uldivmod>
 80061c6:	4602      	mov	r2, r0
 80061c8:	460b      	mov	r3, r1
 80061ca:	4611      	mov	r1, r2
 80061cc:	4b38      	ldr	r3, [pc, #224]	@ (80062b0 <UART_SetConfig+0x4e4>)
 80061ce:	fba3 2301 	umull	r2, r3, r3, r1
 80061d2:	095b      	lsrs	r3, r3, #5
 80061d4:	2264      	movs	r2, #100	@ 0x64
 80061d6:	fb02 f303 	mul.w	r3, r2, r3
 80061da:	1acb      	subs	r3, r1, r3
 80061dc:	011b      	lsls	r3, r3, #4
 80061de:	3332      	adds	r3, #50	@ 0x32
 80061e0:	4a33      	ldr	r2, [pc, #204]	@ (80062b0 <UART_SetConfig+0x4e4>)
 80061e2:	fba2 2303 	umull	r2, r3, r2, r3
 80061e6:	095b      	lsrs	r3, r3, #5
 80061e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061ec:	441c      	add	r4, r3
 80061ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061f2:	2200      	movs	r2, #0
 80061f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80061f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80061f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061fc:	4642      	mov	r2, r8
 80061fe:	464b      	mov	r3, r9
 8006200:	1891      	adds	r1, r2, r2
 8006202:	60b9      	str	r1, [r7, #8]
 8006204:	415b      	adcs	r3, r3
 8006206:	60fb      	str	r3, [r7, #12]
 8006208:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800620c:	4641      	mov	r1, r8
 800620e:	1851      	adds	r1, r2, r1
 8006210:	6039      	str	r1, [r7, #0]
 8006212:	4649      	mov	r1, r9
 8006214:	414b      	adcs	r3, r1
 8006216:	607b      	str	r3, [r7, #4]
 8006218:	f04f 0200 	mov.w	r2, #0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006224:	4659      	mov	r1, fp
 8006226:	00cb      	lsls	r3, r1, #3
 8006228:	4651      	mov	r1, sl
 800622a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800622e:	4651      	mov	r1, sl
 8006230:	00ca      	lsls	r2, r1, #3
 8006232:	4610      	mov	r0, r2
 8006234:	4619      	mov	r1, r3
 8006236:	4603      	mov	r3, r0
 8006238:	4642      	mov	r2, r8
 800623a:	189b      	adds	r3, r3, r2
 800623c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800623e:	464b      	mov	r3, r9
 8006240:	460a      	mov	r2, r1
 8006242:	eb42 0303 	adc.w	r3, r2, r3
 8006246:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	663b      	str	r3, [r7, #96]	@ 0x60
 8006252:	667a      	str	r2, [r7, #100]	@ 0x64
 8006254:	f04f 0200 	mov.w	r2, #0
 8006258:	f04f 0300 	mov.w	r3, #0
 800625c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006260:	4649      	mov	r1, r9
 8006262:	008b      	lsls	r3, r1, #2
 8006264:	4641      	mov	r1, r8
 8006266:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800626a:	4641      	mov	r1, r8
 800626c:	008a      	lsls	r2, r1, #2
 800626e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006272:	f7fa f80d 	bl	8000290 <__aeabi_uldivmod>
 8006276:	4602      	mov	r2, r0
 8006278:	460b      	mov	r3, r1
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <UART_SetConfig+0x4e4>)
 800627c:	fba3 1302 	umull	r1, r3, r3, r2
 8006280:	095b      	lsrs	r3, r3, #5
 8006282:	2164      	movs	r1, #100	@ 0x64
 8006284:	fb01 f303 	mul.w	r3, r1, r3
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	3332      	adds	r3, #50	@ 0x32
 800628e:	4a08      	ldr	r2, [pc, #32]	@ (80062b0 <UART_SetConfig+0x4e4>)
 8006290:	fba2 2303 	umull	r2, r3, r2, r3
 8006294:	095b      	lsrs	r3, r3, #5
 8006296:	f003 020f 	and.w	r2, r3, #15
 800629a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4422      	add	r2, r4
 80062a2:	609a      	str	r2, [r3, #8]
}
 80062a4:	bf00      	nop
 80062a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80062aa:	46bd      	mov	sp, r7
 80062ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062b0:	51eb851f 	.word	0x51eb851f

080062b4 <atoi>:
 80062b4:	220a      	movs	r2, #10
 80062b6:	2100      	movs	r1, #0
 80062b8:	f000 b87a 	b.w	80063b0 <strtol>

080062bc <_strtol_l.isra.0>:
 80062bc:	2b24      	cmp	r3, #36	@ 0x24
 80062be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c2:	4686      	mov	lr, r0
 80062c4:	4690      	mov	r8, r2
 80062c6:	d801      	bhi.n	80062cc <_strtol_l.isra.0+0x10>
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d106      	bne.n	80062da <_strtol_l.isra.0+0x1e>
 80062cc:	f000 f8a4 	bl	8006418 <__errno>
 80062d0:	2316      	movs	r3, #22
 80062d2:	6003      	str	r3, [r0, #0]
 80062d4:	2000      	movs	r0, #0
 80062d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062da:	4834      	ldr	r0, [pc, #208]	@ (80063ac <_strtol_l.isra.0+0xf0>)
 80062dc:	460d      	mov	r5, r1
 80062de:	462a      	mov	r2, r5
 80062e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062e4:	5d06      	ldrb	r6, [r0, r4]
 80062e6:	f016 0608 	ands.w	r6, r6, #8
 80062ea:	d1f8      	bne.n	80062de <_strtol_l.isra.0+0x22>
 80062ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80062ee:	d110      	bne.n	8006312 <_strtol_l.isra.0+0x56>
 80062f0:	782c      	ldrb	r4, [r5, #0]
 80062f2:	2601      	movs	r6, #1
 80062f4:	1c95      	adds	r5, r2, #2
 80062f6:	f033 0210 	bics.w	r2, r3, #16
 80062fa:	d115      	bne.n	8006328 <_strtol_l.isra.0+0x6c>
 80062fc:	2c30      	cmp	r4, #48	@ 0x30
 80062fe:	d10d      	bne.n	800631c <_strtol_l.isra.0+0x60>
 8006300:	782a      	ldrb	r2, [r5, #0]
 8006302:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006306:	2a58      	cmp	r2, #88	@ 0x58
 8006308:	d108      	bne.n	800631c <_strtol_l.isra.0+0x60>
 800630a:	786c      	ldrb	r4, [r5, #1]
 800630c:	3502      	adds	r5, #2
 800630e:	2310      	movs	r3, #16
 8006310:	e00a      	b.n	8006328 <_strtol_l.isra.0+0x6c>
 8006312:	2c2b      	cmp	r4, #43	@ 0x2b
 8006314:	bf04      	itt	eq
 8006316:	782c      	ldrbeq	r4, [r5, #0]
 8006318:	1c95      	addeq	r5, r2, #2
 800631a:	e7ec      	b.n	80062f6 <_strtol_l.isra.0+0x3a>
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1f6      	bne.n	800630e <_strtol_l.isra.0+0x52>
 8006320:	2c30      	cmp	r4, #48	@ 0x30
 8006322:	bf14      	ite	ne
 8006324:	230a      	movne	r3, #10
 8006326:	2308      	moveq	r3, #8
 8006328:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800632c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006330:	2200      	movs	r2, #0
 8006332:	fbbc f9f3 	udiv	r9, ip, r3
 8006336:	4610      	mov	r0, r2
 8006338:	fb03 ca19 	mls	sl, r3, r9, ip
 800633c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006340:	2f09      	cmp	r7, #9
 8006342:	d80f      	bhi.n	8006364 <_strtol_l.isra.0+0xa8>
 8006344:	463c      	mov	r4, r7
 8006346:	42a3      	cmp	r3, r4
 8006348:	dd1b      	ble.n	8006382 <_strtol_l.isra.0+0xc6>
 800634a:	1c57      	adds	r7, r2, #1
 800634c:	d007      	beq.n	800635e <_strtol_l.isra.0+0xa2>
 800634e:	4581      	cmp	r9, r0
 8006350:	d314      	bcc.n	800637c <_strtol_l.isra.0+0xc0>
 8006352:	d101      	bne.n	8006358 <_strtol_l.isra.0+0x9c>
 8006354:	45a2      	cmp	sl, r4
 8006356:	db11      	blt.n	800637c <_strtol_l.isra.0+0xc0>
 8006358:	fb00 4003 	mla	r0, r0, r3, r4
 800635c:	2201      	movs	r2, #1
 800635e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006362:	e7eb      	b.n	800633c <_strtol_l.isra.0+0x80>
 8006364:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006368:	2f19      	cmp	r7, #25
 800636a:	d801      	bhi.n	8006370 <_strtol_l.isra.0+0xb4>
 800636c:	3c37      	subs	r4, #55	@ 0x37
 800636e:	e7ea      	b.n	8006346 <_strtol_l.isra.0+0x8a>
 8006370:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006374:	2f19      	cmp	r7, #25
 8006376:	d804      	bhi.n	8006382 <_strtol_l.isra.0+0xc6>
 8006378:	3c57      	subs	r4, #87	@ 0x57
 800637a:	e7e4      	b.n	8006346 <_strtol_l.isra.0+0x8a>
 800637c:	f04f 32ff 	mov.w	r2, #4294967295
 8006380:	e7ed      	b.n	800635e <_strtol_l.isra.0+0xa2>
 8006382:	1c53      	adds	r3, r2, #1
 8006384:	d108      	bne.n	8006398 <_strtol_l.isra.0+0xdc>
 8006386:	2322      	movs	r3, #34	@ 0x22
 8006388:	f8ce 3000 	str.w	r3, [lr]
 800638c:	4660      	mov	r0, ip
 800638e:	f1b8 0f00 	cmp.w	r8, #0
 8006392:	d0a0      	beq.n	80062d6 <_strtol_l.isra.0+0x1a>
 8006394:	1e69      	subs	r1, r5, #1
 8006396:	e006      	b.n	80063a6 <_strtol_l.isra.0+0xea>
 8006398:	b106      	cbz	r6, 800639c <_strtol_l.isra.0+0xe0>
 800639a:	4240      	negs	r0, r0
 800639c:	f1b8 0f00 	cmp.w	r8, #0
 80063a0:	d099      	beq.n	80062d6 <_strtol_l.isra.0+0x1a>
 80063a2:	2a00      	cmp	r2, #0
 80063a4:	d1f6      	bne.n	8006394 <_strtol_l.isra.0+0xd8>
 80063a6:	f8c8 1000 	str.w	r1, [r8]
 80063aa:	e794      	b.n	80062d6 <_strtol_l.isra.0+0x1a>
 80063ac:	08006fa1 	.word	0x08006fa1

080063b0 <strtol>:
 80063b0:	4613      	mov	r3, r2
 80063b2:	460a      	mov	r2, r1
 80063b4:	4601      	mov	r1, r0
 80063b6:	4802      	ldr	r0, [pc, #8]	@ (80063c0 <strtol+0x10>)
 80063b8:	6800      	ldr	r0, [r0, #0]
 80063ba:	f7ff bf7f 	b.w	80062bc <_strtol_l.isra.0>
 80063be:	bf00      	nop
 80063c0:	2000000c 	.word	0x2000000c

080063c4 <siprintf>:
 80063c4:	b40e      	push	{r1, r2, r3}
 80063c6:	b510      	push	{r4, lr}
 80063c8:	b09d      	sub	sp, #116	@ 0x74
 80063ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80063cc:	9002      	str	r0, [sp, #8]
 80063ce:	9006      	str	r0, [sp, #24]
 80063d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80063d4:	480a      	ldr	r0, [pc, #40]	@ (8006400 <siprintf+0x3c>)
 80063d6:	9107      	str	r1, [sp, #28]
 80063d8:	9104      	str	r1, [sp, #16]
 80063da:	490a      	ldr	r1, [pc, #40]	@ (8006404 <siprintf+0x40>)
 80063dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80063e0:	9105      	str	r1, [sp, #20]
 80063e2:	2400      	movs	r4, #0
 80063e4:	a902      	add	r1, sp, #8
 80063e6:	6800      	ldr	r0, [r0, #0]
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80063ec:	f000 f994 	bl	8006718 <_svfiprintf_r>
 80063f0:	9b02      	ldr	r3, [sp, #8]
 80063f2:	701c      	strb	r4, [r3, #0]
 80063f4:	b01d      	add	sp, #116	@ 0x74
 80063f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063fa:	b003      	add	sp, #12
 80063fc:	4770      	bx	lr
 80063fe:	bf00      	nop
 8006400:	2000000c 	.word	0x2000000c
 8006404:	ffff0208 	.word	0xffff0208

08006408 <memset>:
 8006408:	4402      	add	r2, r0
 800640a:	4603      	mov	r3, r0
 800640c:	4293      	cmp	r3, r2
 800640e:	d100      	bne.n	8006412 <memset+0xa>
 8006410:	4770      	bx	lr
 8006412:	f803 1b01 	strb.w	r1, [r3], #1
 8006416:	e7f9      	b.n	800640c <memset+0x4>

08006418 <__errno>:
 8006418:	4b01      	ldr	r3, [pc, #4]	@ (8006420 <__errno+0x8>)
 800641a:	6818      	ldr	r0, [r3, #0]
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	2000000c 	.word	0x2000000c

08006424 <__libc_init_array>:
 8006424:	b570      	push	{r4, r5, r6, lr}
 8006426:	4d0d      	ldr	r5, [pc, #52]	@ (800645c <__libc_init_array+0x38>)
 8006428:	4c0d      	ldr	r4, [pc, #52]	@ (8006460 <__libc_init_array+0x3c>)
 800642a:	1b64      	subs	r4, r4, r5
 800642c:	10a4      	asrs	r4, r4, #2
 800642e:	2600      	movs	r6, #0
 8006430:	42a6      	cmp	r6, r4
 8006432:	d109      	bne.n	8006448 <__libc_init_array+0x24>
 8006434:	4d0b      	ldr	r5, [pc, #44]	@ (8006464 <__libc_init_array+0x40>)
 8006436:	4c0c      	ldr	r4, [pc, #48]	@ (8006468 <__libc_init_array+0x44>)
 8006438:	f000 fc64 	bl	8006d04 <_init>
 800643c:	1b64      	subs	r4, r4, r5
 800643e:	10a4      	asrs	r4, r4, #2
 8006440:	2600      	movs	r6, #0
 8006442:	42a6      	cmp	r6, r4
 8006444:	d105      	bne.n	8006452 <__libc_init_array+0x2e>
 8006446:	bd70      	pop	{r4, r5, r6, pc}
 8006448:	f855 3b04 	ldr.w	r3, [r5], #4
 800644c:	4798      	blx	r3
 800644e:	3601      	adds	r6, #1
 8006450:	e7ee      	b.n	8006430 <__libc_init_array+0xc>
 8006452:	f855 3b04 	ldr.w	r3, [r5], #4
 8006456:	4798      	blx	r3
 8006458:	3601      	adds	r6, #1
 800645a:	e7f2      	b.n	8006442 <__libc_init_array+0x1e>
 800645c:	080070dc 	.word	0x080070dc
 8006460:	080070dc 	.word	0x080070dc
 8006464:	080070dc 	.word	0x080070dc
 8006468:	080070e0 	.word	0x080070e0

0800646c <__retarget_lock_acquire_recursive>:
 800646c:	4770      	bx	lr

0800646e <__retarget_lock_release_recursive>:
 800646e:	4770      	bx	lr

08006470 <_free_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	4605      	mov	r5, r0
 8006474:	2900      	cmp	r1, #0
 8006476:	d041      	beq.n	80064fc <_free_r+0x8c>
 8006478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800647c:	1f0c      	subs	r4, r1, #4
 800647e:	2b00      	cmp	r3, #0
 8006480:	bfb8      	it	lt
 8006482:	18e4      	addlt	r4, r4, r3
 8006484:	f000 f8e0 	bl	8006648 <__malloc_lock>
 8006488:	4a1d      	ldr	r2, [pc, #116]	@ (8006500 <_free_r+0x90>)
 800648a:	6813      	ldr	r3, [r2, #0]
 800648c:	b933      	cbnz	r3, 800649c <_free_r+0x2c>
 800648e:	6063      	str	r3, [r4, #4]
 8006490:	6014      	str	r4, [r2, #0]
 8006492:	4628      	mov	r0, r5
 8006494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006498:	f000 b8dc 	b.w	8006654 <__malloc_unlock>
 800649c:	42a3      	cmp	r3, r4
 800649e:	d908      	bls.n	80064b2 <_free_r+0x42>
 80064a0:	6820      	ldr	r0, [r4, #0]
 80064a2:	1821      	adds	r1, r4, r0
 80064a4:	428b      	cmp	r3, r1
 80064a6:	bf01      	itttt	eq
 80064a8:	6819      	ldreq	r1, [r3, #0]
 80064aa:	685b      	ldreq	r3, [r3, #4]
 80064ac:	1809      	addeq	r1, r1, r0
 80064ae:	6021      	streq	r1, [r4, #0]
 80064b0:	e7ed      	b.n	800648e <_free_r+0x1e>
 80064b2:	461a      	mov	r2, r3
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	b10b      	cbz	r3, 80064bc <_free_r+0x4c>
 80064b8:	42a3      	cmp	r3, r4
 80064ba:	d9fa      	bls.n	80064b2 <_free_r+0x42>
 80064bc:	6811      	ldr	r1, [r2, #0]
 80064be:	1850      	adds	r0, r2, r1
 80064c0:	42a0      	cmp	r0, r4
 80064c2:	d10b      	bne.n	80064dc <_free_r+0x6c>
 80064c4:	6820      	ldr	r0, [r4, #0]
 80064c6:	4401      	add	r1, r0
 80064c8:	1850      	adds	r0, r2, r1
 80064ca:	4283      	cmp	r3, r0
 80064cc:	6011      	str	r1, [r2, #0]
 80064ce:	d1e0      	bne.n	8006492 <_free_r+0x22>
 80064d0:	6818      	ldr	r0, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	6053      	str	r3, [r2, #4]
 80064d6:	4408      	add	r0, r1
 80064d8:	6010      	str	r0, [r2, #0]
 80064da:	e7da      	b.n	8006492 <_free_r+0x22>
 80064dc:	d902      	bls.n	80064e4 <_free_r+0x74>
 80064de:	230c      	movs	r3, #12
 80064e0:	602b      	str	r3, [r5, #0]
 80064e2:	e7d6      	b.n	8006492 <_free_r+0x22>
 80064e4:	6820      	ldr	r0, [r4, #0]
 80064e6:	1821      	adds	r1, r4, r0
 80064e8:	428b      	cmp	r3, r1
 80064ea:	bf04      	itt	eq
 80064ec:	6819      	ldreq	r1, [r3, #0]
 80064ee:	685b      	ldreq	r3, [r3, #4]
 80064f0:	6063      	str	r3, [r4, #4]
 80064f2:	bf04      	itt	eq
 80064f4:	1809      	addeq	r1, r1, r0
 80064f6:	6021      	streq	r1, [r4, #0]
 80064f8:	6054      	str	r4, [r2, #4]
 80064fa:	e7ca      	b.n	8006492 <_free_r+0x22>
 80064fc:	bd38      	pop	{r3, r4, r5, pc}
 80064fe:	bf00      	nop
 8006500:	20000494 	.word	0x20000494

08006504 <sbrk_aligned>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	4e0f      	ldr	r6, [pc, #60]	@ (8006544 <sbrk_aligned+0x40>)
 8006508:	460c      	mov	r4, r1
 800650a:	6831      	ldr	r1, [r6, #0]
 800650c:	4605      	mov	r5, r0
 800650e:	b911      	cbnz	r1, 8006516 <sbrk_aligned+0x12>
 8006510:	f000 fba4 	bl	8006c5c <_sbrk_r>
 8006514:	6030      	str	r0, [r6, #0]
 8006516:	4621      	mov	r1, r4
 8006518:	4628      	mov	r0, r5
 800651a:	f000 fb9f 	bl	8006c5c <_sbrk_r>
 800651e:	1c43      	adds	r3, r0, #1
 8006520:	d103      	bne.n	800652a <sbrk_aligned+0x26>
 8006522:	f04f 34ff 	mov.w	r4, #4294967295
 8006526:	4620      	mov	r0, r4
 8006528:	bd70      	pop	{r4, r5, r6, pc}
 800652a:	1cc4      	adds	r4, r0, #3
 800652c:	f024 0403 	bic.w	r4, r4, #3
 8006530:	42a0      	cmp	r0, r4
 8006532:	d0f8      	beq.n	8006526 <sbrk_aligned+0x22>
 8006534:	1a21      	subs	r1, r4, r0
 8006536:	4628      	mov	r0, r5
 8006538:	f000 fb90 	bl	8006c5c <_sbrk_r>
 800653c:	3001      	adds	r0, #1
 800653e:	d1f2      	bne.n	8006526 <sbrk_aligned+0x22>
 8006540:	e7ef      	b.n	8006522 <sbrk_aligned+0x1e>
 8006542:	bf00      	nop
 8006544:	20000490 	.word	0x20000490

08006548 <_malloc_r>:
 8006548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800654c:	1ccd      	adds	r5, r1, #3
 800654e:	f025 0503 	bic.w	r5, r5, #3
 8006552:	3508      	adds	r5, #8
 8006554:	2d0c      	cmp	r5, #12
 8006556:	bf38      	it	cc
 8006558:	250c      	movcc	r5, #12
 800655a:	2d00      	cmp	r5, #0
 800655c:	4606      	mov	r6, r0
 800655e:	db01      	blt.n	8006564 <_malloc_r+0x1c>
 8006560:	42a9      	cmp	r1, r5
 8006562:	d904      	bls.n	800656e <_malloc_r+0x26>
 8006564:	230c      	movs	r3, #12
 8006566:	6033      	str	r3, [r6, #0]
 8006568:	2000      	movs	r0, #0
 800656a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800656e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006644 <_malloc_r+0xfc>
 8006572:	f000 f869 	bl	8006648 <__malloc_lock>
 8006576:	f8d8 3000 	ldr.w	r3, [r8]
 800657a:	461c      	mov	r4, r3
 800657c:	bb44      	cbnz	r4, 80065d0 <_malloc_r+0x88>
 800657e:	4629      	mov	r1, r5
 8006580:	4630      	mov	r0, r6
 8006582:	f7ff ffbf 	bl	8006504 <sbrk_aligned>
 8006586:	1c43      	adds	r3, r0, #1
 8006588:	4604      	mov	r4, r0
 800658a:	d158      	bne.n	800663e <_malloc_r+0xf6>
 800658c:	f8d8 4000 	ldr.w	r4, [r8]
 8006590:	4627      	mov	r7, r4
 8006592:	2f00      	cmp	r7, #0
 8006594:	d143      	bne.n	800661e <_malloc_r+0xd6>
 8006596:	2c00      	cmp	r4, #0
 8006598:	d04b      	beq.n	8006632 <_malloc_r+0xea>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	4639      	mov	r1, r7
 800659e:	4630      	mov	r0, r6
 80065a0:	eb04 0903 	add.w	r9, r4, r3
 80065a4:	f000 fb5a 	bl	8006c5c <_sbrk_r>
 80065a8:	4581      	cmp	r9, r0
 80065aa:	d142      	bne.n	8006632 <_malloc_r+0xea>
 80065ac:	6821      	ldr	r1, [r4, #0]
 80065ae:	1a6d      	subs	r5, r5, r1
 80065b0:	4629      	mov	r1, r5
 80065b2:	4630      	mov	r0, r6
 80065b4:	f7ff ffa6 	bl	8006504 <sbrk_aligned>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d03a      	beq.n	8006632 <_malloc_r+0xea>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	442b      	add	r3, r5
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	f8d8 3000 	ldr.w	r3, [r8]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	bb62      	cbnz	r2, 8006624 <_malloc_r+0xdc>
 80065ca:	f8c8 7000 	str.w	r7, [r8]
 80065ce:	e00f      	b.n	80065f0 <_malloc_r+0xa8>
 80065d0:	6822      	ldr	r2, [r4, #0]
 80065d2:	1b52      	subs	r2, r2, r5
 80065d4:	d420      	bmi.n	8006618 <_malloc_r+0xd0>
 80065d6:	2a0b      	cmp	r2, #11
 80065d8:	d917      	bls.n	800660a <_malloc_r+0xc2>
 80065da:	1961      	adds	r1, r4, r5
 80065dc:	42a3      	cmp	r3, r4
 80065de:	6025      	str	r5, [r4, #0]
 80065e0:	bf18      	it	ne
 80065e2:	6059      	strne	r1, [r3, #4]
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	bf08      	it	eq
 80065e8:	f8c8 1000 	streq.w	r1, [r8]
 80065ec:	5162      	str	r2, [r4, r5]
 80065ee:	604b      	str	r3, [r1, #4]
 80065f0:	4630      	mov	r0, r6
 80065f2:	f000 f82f 	bl	8006654 <__malloc_unlock>
 80065f6:	f104 000b 	add.w	r0, r4, #11
 80065fa:	1d23      	adds	r3, r4, #4
 80065fc:	f020 0007 	bic.w	r0, r0, #7
 8006600:	1ac2      	subs	r2, r0, r3
 8006602:	bf1c      	itt	ne
 8006604:	1a1b      	subne	r3, r3, r0
 8006606:	50a3      	strne	r3, [r4, r2]
 8006608:	e7af      	b.n	800656a <_malloc_r+0x22>
 800660a:	6862      	ldr	r2, [r4, #4]
 800660c:	42a3      	cmp	r3, r4
 800660e:	bf0c      	ite	eq
 8006610:	f8c8 2000 	streq.w	r2, [r8]
 8006614:	605a      	strne	r2, [r3, #4]
 8006616:	e7eb      	b.n	80065f0 <_malloc_r+0xa8>
 8006618:	4623      	mov	r3, r4
 800661a:	6864      	ldr	r4, [r4, #4]
 800661c:	e7ae      	b.n	800657c <_malloc_r+0x34>
 800661e:	463c      	mov	r4, r7
 8006620:	687f      	ldr	r7, [r7, #4]
 8006622:	e7b6      	b.n	8006592 <_malloc_r+0x4a>
 8006624:	461a      	mov	r2, r3
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	42a3      	cmp	r3, r4
 800662a:	d1fb      	bne.n	8006624 <_malloc_r+0xdc>
 800662c:	2300      	movs	r3, #0
 800662e:	6053      	str	r3, [r2, #4]
 8006630:	e7de      	b.n	80065f0 <_malloc_r+0xa8>
 8006632:	230c      	movs	r3, #12
 8006634:	6033      	str	r3, [r6, #0]
 8006636:	4630      	mov	r0, r6
 8006638:	f000 f80c 	bl	8006654 <__malloc_unlock>
 800663c:	e794      	b.n	8006568 <_malloc_r+0x20>
 800663e:	6005      	str	r5, [r0, #0]
 8006640:	e7d6      	b.n	80065f0 <_malloc_r+0xa8>
 8006642:	bf00      	nop
 8006644:	20000494 	.word	0x20000494

08006648 <__malloc_lock>:
 8006648:	4801      	ldr	r0, [pc, #4]	@ (8006650 <__malloc_lock+0x8>)
 800664a:	f7ff bf0f 	b.w	800646c <__retarget_lock_acquire_recursive>
 800664e:	bf00      	nop
 8006650:	2000048c 	.word	0x2000048c

08006654 <__malloc_unlock>:
 8006654:	4801      	ldr	r0, [pc, #4]	@ (800665c <__malloc_unlock+0x8>)
 8006656:	f7ff bf0a 	b.w	800646e <__retarget_lock_release_recursive>
 800665a:	bf00      	nop
 800665c:	2000048c 	.word	0x2000048c

08006660 <__ssputs_r>:
 8006660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006664:	688e      	ldr	r6, [r1, #8]
 8006666:	461f      	mov	r7, r3
 8006668:	42be      	cmp	r6, r7
 800666a:	680b      	ldr	r3, [r1, #0]
 800666c:	4682      	mov	sl, r0
 800666e:	460c      	mov	r4, r1
 8006670:	4690      	mov	r8, r2
 8006672:	d82d      	bhi.n	80066d0 <__ssputs_r+0x70>
 8006674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006678:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800667c:	d026      	beq.n	80066cc <__ssputs_r+0x6c>
 800667e:	6965      	ldr	r5, [r4, #20]
 8006680:	6909      	ldr	r1, [r1, #16]
 8006682:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006686:	eba3 0901 	sub.w	r9, r3, r1
 800668a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800668e:	1c7b      	adds	r3, r7, #1
 8006690:	444b      	add	r3, r9
 8006692:	106d      	asrs	r5, r5, #1
 8006694:	429d      	cmp	r5, r3
 8006696:	bf38      	it	cc
 8006698:	461d      	movcc	r5, r3
 800669a:	0553      	lsls	r3, r2, #21
 800669c:	d527      	bpl.n	80066ee <__ssputs_r+0x8e>
 800669e:	4629      	mov	r1, r5
 80066a0:	f7ff ff52 	bl	8006548 <_malloc_r>
 80066a4:	4606      	mov	r6, r0
 80066a6:	b360      	cbz	r0, 8006702 <__ssputs_r+0xa2>
 80066a8:	6921      	ldr	r1, [r4, #16]
 80066aa:	464a      	mov	r2, r9
 80066ac:	f000 fae6 	bl	8006c7c <memcpy>
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ba:	81a3      	strh	r3, [r4, #12]
 80066bc:	6126      	str	r6, [r4, #16]
 80066be:	6165      	str	r5, [r4, #20]
 80066c0:	444e      	add	r6, r9
 80066c2:	eba5 0509 	sub.w	r5, r5, r9
 80066c6:	6026      	str	r6, [r4, #0]
 80066c8:	60a5      	str	r5, [r4, #8]
 80066ca:	463e      	mov	r6, r7
 80066cc:	42be      	cmp	r6, r7
 80066ce:	d900      	bls.n	80066d2 <__ssputs_r+0x72>
 80066d0:	463e      	mov	r6, r7
 80066d2:	6820      	ldr	r0, [r4, #0]
 80066d4:	4632      	mov	r2, r6
 80066d6:	4641      	mov	r1, r8
 80066d8:	f000 faa6 	bl	8006c28 <memmove>
 80066dc:	68a3      	ldr	r3, [r4, #8]
 80066de:	1b9b      	subs	r3, r3, r6
 80066e0:	60a3      	str	r3, [r4, #8]
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	4433      	add	r3, r6
 80066e6:	6023      	str	r3, [r4, #0]
 80066e8:	2000      	movs	r0, #0
 80066ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ee:	462a      	mov	r2, r5
 80066f0:	f000 fad2 	bl	8006c98 <_realloc_r>
 80066f4:	4606      	mov	r6, r0
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d1e0      	bne.n	80066bc <__ssputs_r+0x5c>
 80066fa:	6921      	ldr	r1, [r4, #16]
 80066fc:	4650      	mov	r0, sl
 80066fe:	f7ff feb7 	bl	8006470 <_free_r>
 8006702:	230c      	movs	r3, #12
 8006704:	f8ca 3000 	str.w	r3, [sl]
 8006708:	89a3      	ldrh	r3, [r4, #12]
 800670a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800670e:	81a3      	strh	r3, [r4, #12]
 8006710:	f04f 30ff 	mov.w	r0, #4294967295
 8006714:	e7e9      	b.n	80066ea <__ssputs_r+0x8a>
	...

08006718 <_svfiprintf_r>:
 8006718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671c:	4698      	mov	r8, r3
 800671e:	898b      	ldrh	r3, [r1, #12]
 8006720:	061b      	lsls	r3, r3, #24
 8006722:	b09d      	sub	sp, #116	@ 0x74
 8006724:	4607      	mov	r7, r0
 8006726:	460d      	mov	r5, r1
 8006728:	4614      	mov	r4, r2
 800672a:	d510      	bpl.n	800674e <_svfiprintf_r+0x36>
 800672c:	690b      	ldr	r3, [r1, #16]
 800672e:	b973      	cbnz	r3, 800674e <_svfiprintf_r+0x36>
 8006730:	2140      	movs	r1, #64	@ 0x40
 8006732:	f7ff ff09 	bl	8006548 <_malloc_r>
 8006736:	6028      	str	r0, [r5, #0]
 8006738:	6128      	str	r0, [r5, #16]
 800673a:	b930      	cbnz	r0, 800674a <_svfiprintf_r+0x32>
 800673c:	230c      	movs	r3, #12
 800673e:	603b      	str	r3, [r7, #0]
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	b01d      	add	sp, #116	@ 0x74
 8006746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674a:	2340      	movs	r3, #64	@ 0x40
 800674c:	616b      	str	r3, [r5, #20]
 800674e:	2300      	movs	r3, #0
 8006750:	9309      	str	r3, [sp, #36]	@ 0x24
 8006752:	2320      	movs	r3, #32
 8006754:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006758:	f8cd 800c 	str.w	r8, [sp, #12]
 800675c:	2330      	movs	r3, #48	@ 0x30
 800675e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80068fc <_svfiprintf_r+0x1e4>
 8006762:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006766:	f04f 0901 	mov.w	r9, #1
 800676a:	4623      	mov	r3, r4
 800676c:	469a      	mov	sl, r3
 800676e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006772:	b10a      	cbz	r2, 8006778 <_svfiprintf_r+0x60>
 8006774:	2a25      	cmp	r2, #37	@ 0x25
 8006776:	d1f9      	bne.n	800676c <_svfiprintf_r+0x54>
 8006778:	ebba 0b04 	subs.w	fp, sl, r4
 800677c:	d00b      	beq.n	8006796 <_svfiprintf_r+0x7e>
 800677e:	465b      	mov	r3, fp
 8006780:	4622      	mov	r2, r4
 8006782:	4629      	mov	r1, r5
 8006784:	4638      	mov	r0, r7
 8006786:	f7ff ff6b 	bl	8006660 <__ssputs_r>
 800678a:	3001      	adds	r0, #1
 800678c:	f000 80a7 	beq.w	80068de <_svfiprintf_r+0x1c6>
 8006790:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006792:	445a      	add	r2, fp
 8006794:	9209      	str	r2, [sp, #36]	@ 0x24
 8006796:	f89a 3000 	ldrb.w	r3, [sl]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 809f 	beq.w	80068de <_svfiprintf_r+0x1c6>
 80067a0:	2300      	movs	r3, #0
 80067a2:	f04f 32ff 	mov.w	r2, #4294967295
 80067a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067aa:	f10a 0a01 	add.w	sl, sl, #1
 80067ae:	9304      	str	r3, [sp, #16]
 80067b0:	9307      	str	r3, [sp, #28]
 80067b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80067b8:	4654      	mov	r4, sl
 80067ba:	2205      	movs	r2, #5
 80067bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c0:	484e      	ldr	r0, [pc, #312]	@ (80068fc <_svfiprintf_r+0x1e4>)
 80067c2:	f7f9 fd15 	bl	80001f0 <memchr>
 80067c6:	9a04      	ldr	r2, [sp, #16]
 80067c8:	b9d8      	cbnz	r0, 8006802 <_svfiprintf_r+0xea>
 80067ca:	06d0      	lsls	r0, r2, #27
 80067cc:	bf44      	itt	mi
 80067ce:	2320      	movmi	r3, #32
 80067d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067d4:	0711      	lsls	r1, r2, #28
 80067d6:	bf44      	itt	mi
 80067d8:	232b      	movmi	r3, #43	@ 0x2b
 80067da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067de:	f89a 3000 	ldrb.w	r3, [sl]
 80067e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80067e4:	d015      	beq.n	8006812 <_svfiprintf_r+0xfa>
 80067e6:	9a07      	ldr	r2, [sp, #28]
 80067e8:	4654      	mov	r4, sl
 80067ea:	2000      	movs	r0, #0
 80067ec:	f04f 0c0a 	mov.w	ip, #10
 80067f0:	4621      	mov	r1, r4
 80067f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067f6:	3b30      	subs	r3, #48	@ 0x30
 80067f8:	2b09      	cmp	r3, #9
 80067fa:	d94b      	bls.n	8006894 <_svfiprintf_r+0x17c>
 80067fc:	b1b0      	cbz	r0, 800682c <_svfiprintf_r+0x114>
 80067fe:	9207      	str	r2, [sp, #28]
 8006800:	e014      	b.n	800682c <_svfiprintf_r+0x114>
 8006802:	eba0 0308 	sub.w	r3, r0, r8
 8006806:	fa09 f303 	lsl.w	r3, r9, r3
 800680a:	4313      	orrs	r3, r2
 800680c:	9304      	str	r3, [sp, #16]
 800680e:	46a2      	mov	sl, r4
 8006810:	e7d2      	b.n	80067b8 <_svfiprintf_r+0xa0>
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	1d19      	adds	r1, r3, #4
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	9103      	str	r1, [sp, #12]
 800681a:	2b00      	cmp	r3, #0
 800681c:	bfbb      	ittet	lt
 800681e:	425b      	neglt	r3, r3
 8006820:	f042 0202 	orrlt.w	r2, r2, #2
 8006824:	9307      	strge	r3, [sp, #28]
 8006826:	9307      	strlt	r3, [sp, #28]
 8006828:	bfb8      	it	lt
 800682a:	9204      	strlt	r2, [sp, #16]
 800682c:	7823      	ldrb	r3, [r4, #0]
 800682e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006830:	d10a      	bne.n	8006848 <_svfiprintf_r+0x130>
 8006832:	7863      	ldrb	r3, [r4, #1]
 8006834:	2b2a      	cmp	r3, #42	@ 0x2a
 8006836:	d132      	bne.n	800689e <_svfiprintf_r+0x186>
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	1d1a      	adds	r2, r3, #4
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	9203      	str	r2, [sp, #12]
 8006840:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006844:	3402      	adds	r4, #2
 8006846:	9305      	str	r3, [sp, #20]
 8006848:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800690c <_svfiprintf_r+0x1f4>
 800684c:	7821      	ldrb	r1, [r4, #0]
 800684e:	2203      	movs	r2, #3
 8006850:	4650      	mov	r0, sl
 8006852:	f7f9 fccd 	bl	80001f0 <memchr>
 8006856:	b138      	cbz	r0, 8006868 <_svfiprintf_r+0x150>
 8006858:	9b04      	ldr	r3, [sp, #16]
 800685a:	eba0 000a 	sub.w	r0, r0, sl
 800685e:	2240      	movs	r2, #64	@ 0x40
 8006860:	4082      	lsls	r2, r0
 8006862:	4313      	orrs	r3, r2
 8006864:	3401      	adds	r4, #1
 8006866:	9304      	str	r3, [sp, #16]
 8006868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800686c:	4824      	ldr	r0, [pc, #144]	@ (8006900 <_svfiprintf_r+0x1e8>)
 800686e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006872:	2206      	movs	r2, #6
 8006874:	f7f9 fcbc 	bl	80001f0 <memchr>
 8006878:	2800      	cmp	r0, #0
 800687a:	d036      	beq.n	80068ea <_svfiprintf_r+0x1d2>
 800687c:	4b21      	ldr	r3, [pc, #132]	@ (8006904 <_svfiprintf_r+0x1ec>)
 800687e:	bb1b      	cbnz	r3, 80068c8 <_svfiprintf_r+0x1b0>
 8006880:	9b03      	ldr	r3, [sp, #12]
 8006882:	3307      	adds	r3, #7
 8006884:	f023 0307 	bic.w	r3, r3, #7
 8006888:	3308      	adds	r3, #8
 800688a:	9303      	str	r3, [sp, #12]
 800688c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800688e:	4433      	add	r3, r6
 8006890:	9309      	str	r3, [sp, #36]	@ 0x24
 8006892:	e76a      	b.n	800676a <_svfiprintf_r+0x52>
 8006894:	fb0c 3202 	mla	r2, ip, r2, r3
 8006898:	460c      	mov	r4, r1
 800689a:	2001      	movs	r0, #1
 800689c:	e7a8      	b.n	80067f0 <_svfiprintf_r+0xd8>
 800689e:	2300      	movs	r3, #0
 80068a0:	3401      	adds	r4, #1
 80068a2:	9305      	str	r3, [sp, #20]
 80068a4:	4619      	mov	r1, r3
 80068a6:	f04f 0c0a 	mov.w	ip, #10
 80068aa:	4620      	mov	r0, r4
 80068ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068b0:	3a30      	subs	r2, #48	@ 0x30
 80068b2:	2a09      	cmp	r2, #9
 80068b4:	d903      	bls.n	80068be <_svfiprintf_r+0x1a6>
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0c6      	beq.n	8006848 <_svfiprintf_r+0x130>
 80068ba:	9105      	str	r1, [sp, #20]
 80068bc:	e7c4      	b.n	8006848 <_svfiprintf_r+0x130>
 80068be:	fb0c 2101 	mla	r1, ip, r1, r2
 80068c2:	4604      	mov	r4, r0
 80068c4:	2301      	movs	r3, #1
 80068c6:	e7f0      	b.n	80068aa <_svfiprintf_r+0x192>
 80068c8:	ab03      	add	r3, sp, #12
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	462a      	mov	r2, r5
 80068ce:	4b0e      	ldr	r3, [pc, #56]	@ (8006908 <_svfiprintf_r+0x1f0>)
 80068d0:	a904      	add	r1, sp, #16
 80068d2:	4638      	mov	r0, r7
 80068d4:	f3af 8000 	nop.w
 80068d8:	1c42      	adds	r2, r0, #1
 80068da:	4606      	mov	r6, r0
 80068dc:	d1d6      	bne.n	800688c <_svfiprintf_r+0x174>
 80068de:	89ab      	ldrh	r3, [r5, #12]
 80068e0:	065b      	lsls	r3, r3, #25
 80068e2:	f53f af2d 	bmi.w	8006740 <_svfiprintf_r+0x28>
 80068e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068e8:	e72c      	b.n	8006744 <_svfiprintf_r+0x2c>
 80068ea:	ab03      	add	r3, sp, #12
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	462a      	mov	r2, r5
 80068f0:	4b05      	ldr	r3, [pc, #20]	@ (8006908 <_svfiprintf_r+0x1f0>)
 80068f2:	a904      	add	r1, sp, #16
 80068f4:	4638      	mov	r0, r7
 80068f6:	f000 f879 	bl	80069ec <_printf_i>
 80068fa:	e7ed      	b.n	80068d8 <_svfiprintf_r+0x1c0>
 80068fc:	080070a1 	.word	0x080070a1
 8006900:	080070ab 	.word	0x080070ab
 8006904:	00000000 	.word	0x00000000
 8006908:	08006661 	.word	0x08006661
 800690c:	080070a7 	.word	0x080070a7

08006910 <_printf_common>:
 8006910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006914:	4616      	mov	r6, r2
 8006916:	4698      	mov	r8, r3
 8006918:	688a      	ldr	r2, [r1, #8]
 800691a:	690b      	ldr	r3, [r1, #16]
 800691c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006920:	4293      	cmp	r3, r2
 8006922:	bfb8      	it	lt
 8006924:	4613      	movlt	r3, r2
 8006926:	6033      	str	r3, [r6, #0]
 8006928:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800692c:	4607      	mov	r7, r0
 800692e:	460c      	mov	r4, r1
 8006930:	b10a      	cbz	r2, 8006936 <_printf_common+0x26>
 8006932:	3301      	adds	r3, #1
 8006934:	6033      	str	r3, [r6, #0]
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	0699      	lsls	r1, r3, #26
 800693a:	bf42      	ittt	mi
 800693c:	6833      	ldrmi	r3, [r6, #0]
 800693e:	3302      	addmi	r3, #2
 8006940:	6033      	strmi	r3, [r6, #0]
 8006942:	6825      	ldr	r5, [r4, #0]
 8006944:	f015 0506 	ands.w	r5, r5, #6
 8006948:	d106      	bne.n	8006958 <_printf_common+0x48>
 800694a:	f104 0a19 	add.w	sl, r4, #25
 800694e:	68e3      	ldr	r3, [r4, #12]
 8006950:	6832      	ldr	r2, [r6, #0]
 8006952:	1a9b      	subs	r3, r3, r2
 8006954:	42ab      	cmp	r3, r5
 8006956:	dc26      	bgt.n	80069a6 <_printf_common+0x96>
 8006958:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800695c:	6822      	ldr	r2, [r4, #0]
 800695e:	3b00      	subs	r3, #0
 8006960:	bf18      	it	ne
 8006962:	2301      	movne	r3, #1
 8006964:	0692      	lsls	r2, r2, #26
 8006966:	d42b      	bmi.n	80069c0 <_printf_common+0xb0>
 8006968:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800696c:	4641      	mov	r1, r8
 800696e:	4638      	mov	r0, r7
 8006970:	47c8      	blx	r9
 8006972:	3001      	adds	r0, #1
 8006974:	d01e      	beq.n	80069b4 <_printf_common+0xa4>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	6922      	ldr	r2, [r4, #16]
 800697a:	f003 0306 	and.w	r3, r3, #6
 800697e:	2b04      	cmp	r3, #4
 8006980:	bf02      	ittt	eq
 8006982:	68e5      	ldreq	r5, [r4, #12]
 8006984:	6833      	ldreq	r3, [r6, #0]
 8006986:	1aed      	subeq	r5, r5, r3
 8006988:	68a3      	ldr	r3, [r4, #8]
 800698a:	bf0c      	ite	eq
 800698c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006990:	2500      	movne	r5, #0
 8006992:	4293      	cmp	r3, r2
 8006994:	bfc4      	itt	gt
 8006996:	1a9b      	subgt	r3, r3, r2
 8006998:	18ed      	addgt	r5, r5, r3
 800699a:	2600      	movs	r6, #0
 800699c:	341a      	adds	r4, #26
 800699e:	42b5      	cmp	r5, r6
 80069a0:	d11a      	bne.n	80069d8 <_printf_common+0xc8>
 80069a2:	2000      	movs	r0, #0
 80069a4:	e008      	b.n	80069b8 <_printf_common+0xa8>
 80069a6:	2301      	movs	r3, #1
 80069a8:	4652      	mov	r2, sl
 80069aa:	4641      	mov	r1, r8
 80069ac:	4638      	mov	r0, r7
 80069ae:	47c8      	blx	r9
 80069b0:	3001      	adds	r0, #1
 80069b2:	d103      	bne.n	80069bc <_printf_common+0xac>
 80069b4:	f04f 30ff 	mov.w	r0, #4294967295
 80069b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069bc:	3501      	adds	r5, #1
 80069be:	e7c6      	b.n	800694e <_printf_common+0x3e>
 80069c0:	18e1      	adds	r1, r4, r3
 80069c2:	1c5a      	adds	r2, r3, #1
 80069c4:	2030      	movs	r0, #48	@ 0x30
 80069c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069ca:	4422      	add	r2, r4
 80069cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069d4:	3302      	adds	r3, #2
 80069d6:	e7c7      	b.n	8006968 <_printf_common+0x58>
 80069d8:	2301      	movs	r3, #1
 80069da:	4622      	mov	r2, r4
 80069dc:	4641      	mov	r1, r8
 80069de:	4638      	mov	r0, r7
 80069e0:	47c8      	blx	r9
 80069e2:	3001      	adds	r0, #1
 80069e4:	d0e6      	beq.n	80069b4 <_printf_common+0xa4>
 80069e6:	3601      	adds	r6, #1
 80069e8:	e7d9      	b.n	800699e <_printf_common+0x8e>
	...

080069ec <_printf_i>:
 80069ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069f0:	7e0f      	ldrb	r7, [r1, #24]
 80069f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80069f4:	2f78      	cmp	r7, #120	@ 0x78
 80069f6:	4691      	mov	r9, r2
 80069f8:	4680      	mov	r8, r0
 80069fa:	460c      	mov	r4, r1
 80069fc:	469a      	mov	sl, r3
 80069fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a02:	d807      	bhi.n	8006a14 <_printf_i+0x28>
 8006a04:	2f62      	cmp	r7, #98	@ 0x62
 8006a06:	d80a      	bhi.n	8006a1e <_printf_i+0x32>
 8006a08:	2f00      	cmp	r7, #0
 8006a0a:	f000 80d1 	beq.w	8006bb0 <_printf_i+0x1c4>
 8006a0e:	2f58      	cmp	r7, #88	@ 0x58
 8006a10:	f000 80b8 	beq.w	8006b84 <_printf_i+0x198>
 8006a14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a1c:	e03a      	b.n	8006a94 <_printf_i+0xa8>
 8006a1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a22:	2b15      	cmp	r3, #21
 8006a24:	d8f6      	bhi.n	8006a14 <_printf_i+0x28>
 8006a26:	a101      	add	r1, pc, #4	@ (adr r1, 8006a2c <_printf_i+0x40>)
 8006a28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a2c:	08006a85 	.word	0x08006a85
 8006a30:	08006a99 	.word	0x08006a99
 8006a34:	08006a15 	.word	0x08006a15
 8006a38:	08006a15 	.word	0x08006a15
 8006a3c:	08006a15 	.word	0x08006a15
 8006a40:	08006a15 	.word	0x08006a15
 8006a44:	08006a99 	.word	0x08006a99
 8006a48:	08006a15 	.word	0x08006a15
 8006a4c:	08006a15 	.word	0x08006a15
 8006a50:	08006a15 	.word	0x08006a15
 8006a54:	08006a15 	.word	0x08006a15
 8006a58:	08006b97 	.word	0x08006b97
 8006a5c:	08006ac3 	.word	0x08006ac3
 8006a60:	08006b51 	.word	0x08006b51
 8006a64:	08006a15 	.word	0x08006a15
 8006a68:	08006a15 	.word	0x08006a15
 8006a6c:	08006bb9 	.word	0x08006bb9
 8006a70:	08006a15 	.word	0x08006a15
 8006a74:	08006ac3 	.word	0x08006ac3
 8006a78:	08006a15 	.word	0x08006a15
 8006a7c:	08006a15 	.word	0x08006a15
 8006a80:	08006b59 	.word	0x08006b59
 8006a84:	6833      	ldr	r3, [r6, #0]
 8006a86:	1d1a      	adds	r2, r3, #4
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	6032      	str	r2, [r6, #0]
 8006a8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a94:	2301      	movs	r3, #1
 8006a96:	e09c      	b.n	8006bd2 <_printf_i+0x1e6>
 8006a98:	6833      	ldr	r3, [r6, #0]
 8006a9a:	6820      	ldr	r0, [r4, #0]
 8006a9c:	1d19      	adds	r1, r3, #4
 8006a9e:	6031      	str	r1, [r6, #0]
 8006aa0:	0606      	lsls	r6, r0, #24
 8006aa2:	d501      	bpl.n	8006aa8 <_printf_i+0xbc>
 8006aa4:	681d      	ldr	r5, [r3, #0]
 8006aa6:	e003      	b.n	8006ab0 <_printf_i+0xc4>
 8006aa8:	0645      	lsls	r5, r0, #25
 8006aaa:	d5fb      	bpl.n	8006aa4 <_printf_i+0xb8>
 8006aac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ab0:	2d00      	cmp	r5, #0
 8006ab2:	da03      	bge.n	8006abc <_printf_i+0xd0>
 8006ab4:	232d      	movs	r3, #45	@ 0x2d
 8006ab6:	426d      	negs	r5, r5
 8006ab8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006abc:	4858      	ldr	r0, [pc, #352]	@ (8006c20 <_printf_i+0x234>)
 8006abe:	230a      	movs	r3, #10
 8006ac0:	e011      	b.n	8006ae6 <_printf_i+0xfa>
 8006ac2:	6821      	ldr	r1, [r4, #0]
 8006ac4:	6833      	ldr	r3, [r6, #0]
 8006ac6:	0608      	lsls	r0, r1, #24
 8006ac8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006acc:	d402      	bmi.n	8006ad4 <_printf_i+0xe8>
 8006ace:	0649      	lsls	r1, r1, #25
 8006ad0:	bf48      	it	mi
 8006ad2:	b2ad      	uxthmi	r5, r5
 8006ad4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ad6:	4852      	ldr	r0, [pc, #328]	@ (8006c20 <_printf_i+0x234>)
 8006ad8:	6033      	str	r3, [r6, #0]
 8006ada:	bf14      	ite	ne
 8006adc:	230a      	movne	r3, #10
 8006ade:	2308      	moveq	r3, #8
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ae6:	6866      	ldr	r6, [r4, #4]
 8006ae8:	60a6      	str	r6, [r4, #8]
 8006aea:	2e00      	cmp	r6, #0
 8006aec:	db05      	blt.n	8006afa <_printf_i+0x10e>
 8006aee:	6821      	ldr	r1, [r4, #0]
 8006af0:	432e      	orrs	r6, r5
 8006af2:	f021 0104 	bic.w	r1, r1, #4
 8006af6:	6021      	str	r1, [r4, #0]
 8006af8:	d04b      	beq.n	8006b92 <_printf_i+0x1a6>
 8006afa:	4616      	mov	r6, r2
 8006afc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b00:	fb03 5711 	mls	r7, r3, r1, r5
 8006b04:	5dc7      	ldrb	r7, [r0, r7]
 8006b06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b0a:	462f      	mov	r7, r5
 8006b0c:	42bb      	cmp	r3, r7
 8006b0e:	460d      	mov	r5, r1
 8006b10:	d9f4      	bls.n	8006afc <_printf_i+0x110>
 8006b12:	2b08      	cmp	r3, #8
 8006b14:	d10b      	bne.n	8006b2e <_printf_i+0x142>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	07df      	lsls	r7, r3, #31
 8006b1a:	d508      	bpl.n	8006b2e <_printf_i+0x142>
 8006b1c:	6923      	ldr	r3, [r4, #16]
 8006b1e:	6861      	ldr	r1, [r4, #4]
 8006b20:	4299      	cmp	r1, r3
 8006b22:	bfde      	ittt	le
 8006b24:	2330      	movle	r3, #48	@ 0x30
 8006b26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b2e:	1b92      	subs	r2, r2, r6
 8006b30:	6122      	str	r2, [r4, #16]
 8006b32:	f8cd a000 	str.w	sl, [sp]
 8006b36:	464b      	mov	r3, r9
 8006b38:	aa03      	add	r2, sp, #12
 8006b3a:	4621      	mov	r1, r4
 8006b3c:	4640      	mov	r0, r8
 8006b3e:	f7ff fee7 	bl	8006910 <_printf_common>
 8006b42:	3001      	adds	r0, #1
 8006b44:	d14a      	bne.n	8006bdc <_printf_i+0x1f0>
 8006b46:	f04f 30ff 	mov.w	r0, #4294967295
 8006b4a:	b004      	add	sp, #16
 8006b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b50:	6823      	ldr	r3, [r4, #0]
 8006b52:	f043 0320 	orr.w	r3, r3, #32
 8006b56:	6023      	str	r3, [r4, #0]
 8006b58:	4832      	ldr	r0, [pc, #200]	@ (8006c24 <_printf_i+0x238>)
 8006b5a:	2778      	movs	r7, #120	@ 0x78
 8006b5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b60:	6823      	ldr	r3, [r4, #0]
 8006b62:	6831      	ldr	r1, [r6, #0]
 8006b64:	061f      	lsls	r7, r3, #24
 8006b66:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b6a:	d402      	bmi.n	8006b72 <_printf_i+0x186>
 8006b6c:	065f      	lsls	r7, r3, #25
 8006b6e:	bf48      	it	mi
 8006b70:	b2ad      	uxthmi	r5, r5
 8006b72:	6031      	str	r1, [r6, #0]
 8006b74:	07d9      	lsls	r1, r3, #31
 8006b76:	bf44      	itt	mi
 8006b78:	f043 0320 	orrmi.w	r3, r3, #32
 8006b7c:	6023      	strmi	r3, [r4, #0]
 8006b7e:	b11d      	cbz	r5, 8006b88 <_printf_i+0x19c>
 8006b80:	2310      	movs	r3, #16
 8006b82:	e7ad      	b.n	8006ae0 <_printf_i+0xf4>
 8006b84:	4826      	ldr	r0, [pc, #152]	@ (8006c20 <_printf_i+0x234>)
 8006b86:	e7e9      	b.n	8006b5c <_printf_i+0x170>
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	f023 0320 	bic.w	r3, r3, #32
 8006b8e:	6023      	str	r3, [r4, #0]
 8006b90:	e7f6      	b.n	8006b80 <_printf_i+0x194>
 8006b92:	4616      	mov	r6, r2
 8006b94:	e7bd      	b.n	8006b12 <_printf_i+0x126>
 8006b96:	6833      	ldr	r3, [r6, #0]
 8006b98:	6825      	ldr	r5, [r4, #0]
 8006b9a:	6961      	ldr	r1, [r4, #20]
 8006b9c:	1d18      	adds	r0, r3, #4
 8006b9e:	6030      	str	r0, [r6, #0]
 8006ba0:	062e      	lsls	r6, r5, #24
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	d501      	bpl.n	8006baa <_printf_i+0x1be>
 8006ba6:	6019      	str	r1, [r3, #0]
 8006ba8:	e002      	b.n	8006bb0 <_printf_i+0x1c4>
 8006baa:	0668      	lsls	r0, r5, #25
 8006bac:	d5fb      	bpl.n	8006ba6 <_printf_i+0x1ba>
 8006bae:	8019      	strh	r1, [r3, #0]
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	6123      	str	r3, [r4, #16]
 8006bb4:	4616      	mov	r6, r2
 8006bb6:	e7bc      	b.n	8006b32 <_printf_i+0x146>
 8006bb8:	6833      	ldr	r3, [r6, #0]
 8006bba:	1d1a      	adds	r2, r3, #4
 8006bbc:	6032      	str	r2, [r6, #0]
 8006bbe:	681e      	ldr	r6, [r3, #0]
 8006bc0:	6862      	ldr	r2, [r4, #4]
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	4630      	mov	r0, r6
 8006bc6:	f7f9 fb13 	bl	80001f0 <memchr>
 8006bca:	b108      	cbz	r0, 8006bd0 <_printf_i+0x1e4>
 8006bcc:	1b80      	subs	r0, r0, r6
 8006bce:	6060      	str	r0, [r4, #4]
 8006bd0:	6863      	ldr	r3, [r4, #4]
 8006bd2:	6123      	str	r3, [r4, #16]
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bda:	e7aa      	b.n	8006b32 <_printf_i+0x146>
 8006bdc:	6923      	ldr	r3, [r4, #16]
 8006bde:	4632      	mov	r2, r6
 8006be0:	4649      	mov	r1, r9
 8006be2:	4640      	mov	r0, r8
 8006be4:	47d0      	blx	sl
 8006be6:	3001      	adds	r0, #1
 8006be8:	d0ad      	beq.n	8006b46 <_printf_i+0x15a>
 8006bea:	6823      	ldr	r3, [r4, #0]
 8006bec:	079b      	lsls	r3, r3, #30
 8006bee:	d413      	bmi.n	8006c18 <_printf_i+0x22c>
 8006bf0:	68e0      	ldr	r0, [r4, #12]
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	4298      	cmp	r0, r3
 8006bf6:	bfb8      	it	lt
 8006bf8:	4618      	movlt	r0, r3
 8006bfa:	e7a6      	b.n	8006b4a <_printf_i+0x15e>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	4632      	mov	r2, r6
 8006c00:	4649      	mov	r1, r9
 8006c02:	4640      	mov	r0, r8
 8006c04:	47d0      	blx	sl
 8006c06:	3001      	adds	r0, #1
 8006c08:	d09d      	beq.n	8006b46 <_printf_i+0x15a>
 8006c0a:	3501      	adds	r5, #1
 8006c0c:	68e3      	ldr	r3, [r4, #12]
 8006c0e:	9903      	ldr	r1, [sp, #12]
 8006c10:	1a5b      	subs	r3, r3, r1
 8006c12:	42ab      	cmp	r3, r5
 8006c14:	dcf2      	bgt.n	8006bfc <_printf_i+0x210>
 8006c16:	e7eb      	b.n	8006bf0 <_printf_i+0x204>
 8006c18:	2500      	movs	r5, #0
 8006c1a:	f104 0619 	add.w	r6, r4, #25
 8006c1e:	e7f5      	b.n	8006c0c <_printf_i+0x220>
 8006c20:	080070b2 	.word	0x080070b2
 8006c24:	080070c3 	.word	0x080070c3

08006c28 <memmove>:
 8006c28:	4288      	cmp	r0, r1
 8006c2a:	b510      	push	{r4, lr}
 8006c2c:	eb01 0402 	add.w	r4, r1, r2
 8006c30:	d902      	bls.n	8006c38 <memmove+0x10>
 8006c32:	4284      	cmp	r4, r0
 8006c34:	4623      	mov	r3, r4
 8006c36:	d807      	bhi.n	8006c48 <memmove+0x20>
 8006c38:	1e43      	subs	r3, r0, #1
 8006c3a:	42a1      	cmp	r1, r4
 8006c3c:	d008      	beq.n	8006c50 <memmove+0x28>
 8006c3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c46:	e7f8      	b.n	8006c3a <memmove+0x12>
 8006c48:	4402      	add	r2, r0
 8006c4a:	4601      	mov	r1, r0
 8006c4c:	428a      	cmp	r2, r1
 8006c4e:	d100      	bne.n	8006c52 <memmove+0x2a>
 8006c50:	bd10      	pop	{r4, pc}
 8006c52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c5a:	e7f7      	b.n	8006c4c <memmove+0x24>

08006c5c <_sbrk_r>:
 8006c5c:	b538      	push	{r3, r4, r5, lr}
 8006c5e:	4d06      	ldr	r5, [pc, #24]	@ (8006c78 <_sbrk_r+0x1c>)
 8006c60:	2300      	movs	r3, #0
 8006c62:	4604      	mov	r4, r0
 8006c64:	4608      	mov	r0, r1
 8006c66:	602b      	str	r3, [r5, #0]
 8006c68:	f7fb fa2c 	bl	80020c4 <_sbrk>
 8006c6c:	1c43      	adds	r3, r0, #1
 8006c6e:	d102      	bne.n	8006c76 <_sbrk_r+0x1a>
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	b103      	cbz	r3, 8006c76 <_sbrk_r+0x1a>
 8006c74:	6023      	str	r3, [r4, #0]
 8006c76:	bd38      	pop	{r3, r4, r5, pc}
 8006c78:	20000488 	.word	0x20000488

08006c7c <memcpy>:
 8006c7c:	440a      	add	r2, r1
 8006c7e:	4291      	cmp	r1, r2
 8006c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c84:	d100      	bne.n	8006c88 <memcpy+0xc>
 8006c86:	4770      	bx	lr
 8006c88:	b510      	push	{r4, lr}
 8006c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c92:	4291      	cmp	r1, r2
 8006c94:	d1f9      	bne.n	8006c8a <memcpy+0xe>
 8006c96:	bd10      	pop	{r4, pc}

08006c98 <_realloc_r>:
 8006c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c9c:	4607      	mov	r7, r0
 8006c9e:	4614      	mov	r4, r2
 8006ca0:	460d      	mov	r5, r1
 8006ca2:	b921      	cbnz	r1, 8006cae <_realloc_r+0x16>
 8006ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca8:	4611      	mov	r1, r2
 8006caa:	f7ff bc4d 	b.w	8006548 <_malloc_r>
 8006cae:	b92a      	cbnz	r2, 8006cbc <_realloc_r+0x24>
 8006cb0:	f7ff fbde 	bl	8006470 <_free_r>
 8006cb4:	4625      	mov	r5, r4
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cbc:	f000 f81a 	bl	8006cf4 <_malloc_usable_size_r>
 8006cc0:	4284      	cmp	r4, r0
 8006cc2:	4606      	mov	r6, r0
 8006cc4:	d802      	bhi.n	8006ccc <_realloc_r+0x34>
 8006cc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006cca:	d8f4      	bhi.n	8006cb6 <_realloc_r+0x1e>
 8006ccc:	4621      	mov	r1, r4
 8006cce:	4638      	mov	r0, r7
 8006cd0:	f7ff fc3a 	bl	8006548 <_malloc_r>
 8006cd4:	4680      	mov	r8, r0
 8006cd6:	b908      	cbnz	r0, 8006cdc <_realloc_r+0x44>
 8006cd8:	4645      	mov	r5, r8
 8006cda:	e7ec      	b.n	8006cb6 <_realloc_r+0x1e>
 8006cdc:	42b4      	cmp	r4, r6
 8006cde:	4622      	mov	r2, r4
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	bf28      	it	cs
 8006ce4:	4632      	movcs	r2, r6
 8006ce6:	f7ff ffc9 	bl	8006c7c <memcpy>
 8006cea:	4629      	mov	r1, r5
 8006cec:	4638      	mov	r0, r7
 8006cee:	f7ff fbbf 	bl	8006470 <_free_r>
 8006cf2:	e7f1      	b.n	8006cd8 <_realloc_r+0x40>

08006cf4 <_malloc_usable_size_r>:
 8006cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cf8:	1f18      	subs	r0, r3, #4
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	bfbc      	itt	lt
 8006cfe:	580b      	ldrlt	r3, [r1, r0]
 8006d00:	18c0      	addlt	r0, r0, r3
 8006d02:	4770      	bx	lr

08006d04 <_init>:
 8006d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d06:	bf00      	nop
 8006d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0a:	bc08      	pop	{r3}
 8006d0c:	469e      	mov	lr, r3
 8006d0e:	4770      	bx	lr

08006d10 <_fini>:
 8006d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d12:	bf00      	nop
 8006d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d16:	bc08      	pop	{r3}
 8006d18:	469e      	mov	lr, r3
 8006d1a:	4770      	bx	lr
