# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd" \
"../../../../RISC-V.srcs/sim_1/new/RISCV_ID_TB.vhd" \

# Do not sort compile order
nosort
