Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 10 13:07:52 2023
| Host         : DESKTOP-K0IDMNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/jal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.066        0.000                      0                 2236        0.197        0.000                      0                 2236        3.000        0.000                       0                  1114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk0_clk_wiz_0           81.125        0.000                      0                 1162        0.197        0.000                      0                 1162       49.500        0.000                       0                  1102  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         41.829        0.000                      0                  992       50.389        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         53.097        0.000                      0                 2115       25.620        0.000                      0                 2115  
clk0_clk_wiz_0    clk180_clk_wiz_0       34.686        0.000                      0                   56       49.913        0.000                      0                   56  
clk90_clk_wiz_0   clk180_clk_wiz_0        7.066        0.000                      0                   60       75.491        0.000                      0                   60  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.585        0.000                      0                   22       74.602        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.125ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.627ns  (logic 3.614ns (19.402%)  route 15.013ns (80.598%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          1.852    13.275    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.124    13.399 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          2.786    16.185    iCPU/regfile_inst/rd_data[5]
    SLICE_X39Y24         FDRE                                         r  iCPU/regfile_inst/x20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.475    96.982    iCPU/regfile_inst/clk0
    SLICE_X39Y24         FDRE                                         r  iCPU/regfile_inst/x20_reg[5]/C
                         clock pessimism              0.506    97.488    
                         clock uncertainty           -0.111    97.377    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)       -0.067    97.310    iCPU/regfile_inst/x20_reg[5]
  -------------------------------------------------------------------
                         required time                         97.310    
                         arrival time                         -16.185    
  -------------------------------------------------------------------
                         slack                                 81.125    

Slack (MET) :             81.232ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.429ns  (logic 3.738ns (20.283%)  route 14.691ns (79.717%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    13.466    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.590 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.937    14.527    iCPU/regfile_inst/pc_reg[16]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.124    14.651 f  iCPU/regfile_inst/HEX2[6]_i_1/O
                         net (fo=7, routed)           1.336    15.987    iGPIO/pc_reg[4]_1[0]
    SLICE_X34Y33         FDRE                                         f  iGPIO/HEX2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iGPIO/clk0
    SLICE_X34Y33         FDRE                                         r  iGPIO/HEX2_reg[0]/C
                         clock pessimism              0.506    97.499    
                         clock uncertainty           -0.111    97.388    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    97.219    iGPIO/HEX2_reg[0]
  -------------------------------------------------------------------
                         required time                         97.219    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 81.232    

Slack (MET) :             81.232ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.429ns  (logic 3.738ns (20.283%)  route 14.691ns (79.717%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    13.466    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.590 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.937    14.527    iCPU/regfile_inst/pc_reg[16]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.124    14.651 f  iCPU/regfile_inst/HEX2[6]_i_1/O
                         net (fo=7, routed)           1.336    15.987    iGPIO/pc_reg[4]_1[0]
    SLICE_X34Y33         FDRE                                         f  iGPIO/HEX2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iGPIO/clk0
    SLICE_X34Y33         FDRE                                         r  iGPIO/HEX2_reg[4]/C
                         clock pessimism              0.506    97.499    
                         clock uncertainty           -0.111    97.388    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    97.219    iGPIO/HEX2_reg[4]
  -------------------------------------------------------------------
                         required time                         97.219    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 81.232    

Slack (MET) :             81.232ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.429ns  (logic 3.738ns (20.283%)  route 14.691ns (79.717%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    13.466    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.590 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.937    14.527    iCPU/regfile_inst/pc_reg[16]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.124    14.651 f  iCPU/regfile_inst/HEX2[6]_i_1/O
                         net (fo=7, routed)           1.336    15.987    iGPIO/pc_reg[4]_1[0]
    SLICE_X34Y33         FDRE                                         f  iGPIO/HEX2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iGPIO/clk0
    SLICE_X34Y33         FDRE                                         r  iGPIO/HEX2_reg[6]/C
                         clock pessimism              0.506    97.499    
                         clock uncertainty           -0.111    97.388    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    97.219    iGPIO/HEX2_reg[6]
  -------------------------------------------------------------------
                         required time                         97.219    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 81.232    

Slack (MET) :             81.302ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.459ns  (logic 3.614ns (19.578%)  route 14.845ns (80.422%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          1.852    13.275    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.124    13.399 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          2.618    16.017    iCPU/regfile_inst/rd_data[5]
    SLICE_X41Y24         FDRE                                         r  iCPU/regfile_inst/x17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.475    96.982    iCPU/regfile_inst/clk0
    SLICE_X41Y24         FDRE                                         r  iCPU/regfile_inst/x17_reg[5]/C
                         clock pessimism              0.506    97.488    
                         clock uncertainty           -0.111    97.377    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)       -0.058    97.319    iCPU/regfile_inst/x17_reg[5]
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                         -16.017    
  -------------------------------------------------------------------
                         slack                                 81.302    

Slack (MET) :             81.308ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.442ns  (logic 3.614ns (19.597%)  route 14.828ns (80.403%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          0.932    12.355    iCPU/regfile_inst/cs_gpio
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124    12.479 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.521    16.000    iCPU/regfile_inst/rd_data[15]
    SLICE_X40Y34         FDRE                                         r  iCPU/regfile_inst/x17_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iCPU/regfile_inst/clk0
    SLICE_X40Y34         FDRE                                         r  iCPU/regfile_inst/x17_reg[15]/C
                         clock pessimism              0.506    97.499    
                         clock uncertainty           -0.111    97.388    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)       -0.081    97.307    iCPU/regfile_inst/x17_reg[15]
  -------------------------------------------------------------------
                         required time                         97.307    
                         arrival time                         -16.000    
  -------------------------------------------------------------------
                         slack                                 81.308    

Slack (MET) :             81.377ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.391ns  (logic 3.614ns (19.651%)  route 14.777ns (80.349%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.413    13.836    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.960 r  iCPU/regfile_inst/x1[16]_i_1/O
                         net (fo=31, routed)          1.988    15.949    iCPU/regfile_inst/rd_data[16]
    SLICE_X39Y32         FDRE                                         r  iCPU/regfile_inst/x20_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iCPU/regfile_inst/clk0
    SLICE_X39Y32         FDRE                                         r  iCPU/regfile_inst/x20_reg[16]/C
                         clock pessimism              0.506    97.497    
                         clock uncertainty           -0.111    97.386    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.061    97.325    iCPU/regfile_inst/x20_reg[16]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                 81.377    

Slack (MET) :             81.379ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 3.614ns (19.614%)  route 14.812ns (80.386%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          1.852    13.275    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.124    13.399 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          2.585    15.984    iCPU/regfile_inst/rd_data[5]
    SLICE_X44Y25         FDRE                                         r  iCPU/regfile_inst/x4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.474    96.981    iCPU/regfile_inst/clk0
    SLICE_X44Y25         FDRE                                         r  iCPU/regfile_inst/x4_reg[5]/C
                         clock pessimism              0.540    97.521    
                         clock uncertainty           -0.111    97.410    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)       -0.047    97.363    iCPU/regfile_inst/x4_reg[5]
  -------------------------------------------------------------------
                         required time                         97.363    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                 81.379    

Slack (MET) :             81.454ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.169ns  (logic 3.738ns (20.573%)  route 14.431ns (79.427%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    13.466    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    13.590 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.710    14.299    iCPU/regfile_inst/pc_reg[16]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.423 f  iCPU/regfile_inst/HEX0[6]_i_1/O
                         net (fo=7, routed)           1.304    15.727    iGPIO/pc_reg[4][0]
    SLICE_X33Y32         FDRE                                         f  iGPIO/HEX0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iGPIO/clk0
    SLICE_X33Y32         FDRE                                         r  iGPIO/HEX0_reg[0]/C
                         clock pessimism              0.506    97.497    
                         clock uncertainty           -0.111    97.386    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.205    97.181    iGPIO/HEX0_reg[0]
  -------------------------------------------------------------------
                         required time                         97.181    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                 81.454    

Slack (MET) :             81.457ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.275ns  (logic 3.614ns (19.776%)  route 14.661ns (80.224%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.011ns = ( 96.989 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    11.423 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.085    13.508    iCPU/regfile_inst/cs_gpio
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124    13.632 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.201    15.833    iCPU/regfile_inst/rd_data[0]
    SLICE_X41Y31         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.482    96.989    iCPU/regfile_inst/clk0
    SLICE_X41Y31         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/C
                         clock pessimism              0.506    97.495    
                         clock uncertainty           -0.111    97.384    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)       -0.095    97.289    iCPU/regfile_inst/x16_reg[0]
  -------------------------------------------------------------------
                         required time                         97.289    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 81.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.693%)  route 0.350ns (65.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.546    -0.891    iCPU/clk0
    SLICE_X53Y28         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.750 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.145    -0.604    iCPU/regfile_inst/Q[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.559 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          0.205    -0.355    iCPU/regfile_inst/rd_data[0]
    SLICE_X46Y28         FDRE                                         r  iCPU/regfile_inst/x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.815    -1.316    iCPU/regfile_inst/clk0
    SLICE_X46Y28         FDRE                                         r  iCPU/regfile_inst/x2_reg[0]/C
                         clock pessimism              0.690    -0.626    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.075    -0.551    iCPU/regfile_inst/x2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.556    -0.881    clk
    SLICE_X32Y32         FDCE                                         r  seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.717 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.134    -0.583    seg_com_OBUF[0]
    SLICE_X32Y32         FDPE                                         r  seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.820    -1.311    clk
    SLICE_X32Y32         FDPE                                         r  seg_com_reg[5]_lopt_replica/C
                         clock pessimism              0.430    -0.881    
    SLICE_X32Y32         FDPE (Hold_fdpe_C_D)         0.064    -0.817    seg_com_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.830%)  route 0.165ns (50.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.556    -0.881    clk
    SLICE_X32Y32         FDCE                                         r  seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.717 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.165    -0.552    seg_com_OBUF[0]
    SLICE_X33Y31         FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.819    -1.312    clk
    SLICE_X33Y31         FDPE                                         r  seg_com_reg[5]/C
                         clock pessimism              0.444    -0.868    
    SLICE_X33Y31         FDPE (Hold_fdpe_C_D)         0.071    -0.797    seg_com_reg[5]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.551%)  route 0.207ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.555    -0.882    clk
    SLICE_X33Y31         FDCE                                         r  seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.741 r  seg_com_reg[2]/Q
                         net (fo=10, routed)          0.207    -0.534    seg_com_OBUF[2]
    SLICE_X32Y32         FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.820    -1.311    clk
    SLICE_X32Y32         FDCE                                         r  seg_com_reg[1]_lopt_replica/C
                         clock pessimism              0.444    -0.867    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.076    -0.791    seg_com_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.561%)  route 0.166ns (56.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.555    -0.882    clk
    SLICE_X33Y31         FDPE                                         r  seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDPE (Prop_fdpe_C_Q)         0.128    -0.754 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          0.166    -0.588    seg_com_OBUF[5]
    SLICE_X33Y31         FDCE                                         r  seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.819    -1.312    clk
    SLICE_X33Y31         FDCE                                         r  seg_com_reg[4]/C
                         clock pessimism              0.430    -0.882    
    SLICE_X33Y31         FDCE (Hold_fdce_C_D)         0.019    -0.863    seg_com_reg[4]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.728%)  route 0.419ns (69.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.319ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.546    -0.891    iCPU/clk0
    SLICE_X53Y28         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.750 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.145    -0.604    iCPU/regfile_inst/Q[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.559 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          0.274    -0.285    iCPU/regfile_inst/rd_data[0]
    SLICE_X47Y26         FDRE                                         r  iCPU/regfile_inst/x9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.812    -1.319    iCPU/regfile_inst/clk0
    SLICE_X47Y26         FDRE                                         r  iCPU/regfile_inst/x9_reg[0]/C
                         clock pessimism              0.690    -0.629    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.066    -0.563    iCPU/regfile_inst/x9_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 seg_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.490%)  route 0.151ns (37.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.583    -0.854    clk
    SLICE_X31Y33         FDCE                                         r  seg_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.713 f  seg_cnt_reg[13]/Q
                         net (fo=26, routed)          0.151    -0.562    p_0_in
    SLICE_X31Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.517 r  seg_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.517    seg_cnt[8]_i_3_n_2
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.451 r  seg_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.451    seg_cnt_reg[8]_i_1_n_7
    SLICE_X31Y32         FDCE                                         r  seg_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.848    -1.283    clk
    SLICE_X31Y32         FDCE                                         r  seg_cnt_reg[10]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.105    -0.736    seg_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 seg_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.746%)  route 0.154ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.583    -0.854    clk
    SLICE_X31Y33         FDCE                                         r  seg_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.713 f  seg_cnt_reg[13]/Q
                         net (fo=26, routed)          0.154    -0.559    p_0_in
    SLICE_X31Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.514 r  seg_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.514    seg_cnt[8]_i_2_n_2
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.451 r  seg_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.451    seg_cnt_reg[8]_i_1_n_6
    SLICE_X31Y32         FDCE                                         r  seg_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.848    -1.283    clk
    SLICE_X31Y32         FDCE                                         r  seg_cnt_reg[11]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.105    -0.736    seg_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.732%)  route 0.223ns (61.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.555    -0.882    clk
    SLICE_X33Y31         FDCE                                         r  seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.741 r  seg_com_reg[4]/Q
                         net (fo=10, routed)          0.223    -0.518    seg_com_OBUF[4]
    SLICE_X33Y31         FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.819    -1.312    clk
    SLICE_X33Y31         FDCE                                         r  seg_com_reg[3]/C
                         clock pessimism              0.430    -0.882    
    SLICE_X33Y31         FDCE (Hold_fdce_C_D)         0.070    -0.812    seg_com_reg[3]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.546    -0.891    iCPU/clk0
    SLICE_X53Y28         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.750 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.204    -0.546    iCPU/pc0[0]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.045    -0.501 r  iCPU/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    iCPU/p_0_in[0]
    SLICE_X53Y28         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.811    -1.320    iCPU/clk0
    SLICE_X53Y28         FDCE                                         r  iCPU/pc_reg[0]/C
                         clock pessimism              0.429    -0.891    
    SLICE_X53Y28         FDCE (Hold_fdce_C_D)         0.091    -0.800    iCPU/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y39     iCPU/regfile_inst/x11_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y39     iCPU/regfile_inst/x11_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y39     iCPU/regfile_inst/x11_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y35     iCPU/regfile_inst/x18_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y35     iCPU/regfile_inst/x18_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y27     iCPU/regfile_inst/x4_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y22     iCPU/regfile_inst/x12_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y36     iCPU/regfile_inst/x19_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y36     iCPU/regfile_inst/x19_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y27     iCPU/regfile_inst/x4_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y27     iCPU/regfile_inst/x12_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X71Y27     iCPU/regfile_inst/x12_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y27     iCPU/regfile_inst/x22_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y39     iCPU/regfile_inst/x11_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y39     iCPU/regfile_inst/x11_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y36     iCPU/regfile_inst/x11_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y39     iCPU/regfile_inst/x11_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y39     iCPU/regfile_inst/x11_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y6      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y5      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y6      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y5      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.829ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.422ns  (logic 2.578ns (34.733%)  route 4.844ns (65.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.521    55.070    iCPU/regfile_inst/rd_data[15]
    SLICE_X40Y34         FDRE                                         r  iCPU/regfile_inst/x17_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iCPU/regfile_inst/clk0
    SLICE_X40Y34         FDRE                                         r  iCPU/regfile_inst/x17_reg[15]/C
                         clock pessimism              0.218    97.211    
                         clock uncertainty           -0.231    96.980    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)       -0.081    96.899    iCPU/regfile_inst/x17_reg[15]
  -------------------------------------------------------------------
                         required time                         96.899    
                         arrival time                         -55.070    
  -------------------------------------------------------------------
                         slack                                 41.829    

Slack (MET) :             42.027ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.223ns  (logic 2.578ns (35.694%)  route 4.645ns (64.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.321    54.870    iCPU/regfile_inst/rd_data[15]
    SLICE_X39Y32         FDRE                                         r  iCPU/regfile_inst/x20_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iCPU/regfile_inst/clk0
    SLICE_X39Y32         FDRE                                         r  iCPU/regfile_inst/x20_reg[15]/C
                         clock pessimism              0.218    97.209    
                         clock uncertainty           -0.231    96.978    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.081    96.897    iCPU/regfile_inst/x20_reg[15]
  -------------------------------------------------------------------
                         required time                         96.897    
                         arrival time                         -54.870    
  -------------------------------------------------------------------
                         slack                                 42.027    

Slack (MET) :             42.231ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.033ns  (logic 2.578ns (36.654%)  route 4.455ns (63.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 96.992 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.132    54.681    iCPU/regfile_inst/rd_data[15]
    SLICE_X39Y33         FDRE                                         r  iCPU/regfile_inst/x21_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.485    96.992    iCPU/regfile_inst/clk0
    SLICE_X39Y33         FDRE                                         r  iCPU/regfile_inst/x21_reg[15]/C
                         clock pessimism              0.218    97.210    
                         clock uncertainty           -0.231    96.979    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.067    96.912    iCPU/regfile_inst/x21_reg[15]
  -------------------------------------------------------------------
                         required time                         96.912    
                         arrival time                         -54.681    
  -------------------------------------------------------------------
                         slack                                 42.231    

Slack (MET) :             42.280ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.970ns  (logic 2.578ns (36.989%)  route 4.392ns (63.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.068    54.617    iCPU/regfile_inst/rd_data[15]
    SLICE_X40Y32         FDRE                                         r  iCPU/regfile_inst/x18_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iCPU/regfile_inst/clk0
    SLICE_X40Y32         FDRE                                         r  iCPU/regfile_inst/x18_reg[15]/C
                         clock pessimism              0.218    97.209    
                         clock uncertainty           -0.231    96.978    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)       -0.081    96.897    iCPU/regfile_inst/x18_reg[15]
  -------------------------------------------------------------------
                         required time                         96.897    
                         arrival time                         -54.617    
  -------------------------------------------------------------------
                         slack                                 42.280    

Slack (MET) :             42.339ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.912ns  (logic 2.578ns (37.298%)  route 4.334ns (62.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 96.992 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.010    54.559    iCPU/regfile_inst/rd_data[15]
    SLICE_X41Y33         FDRE                                         r  iCPU/regfile_inst/x23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.485    96.992    iCPU/regfile_inst/clk0
    SLICE_X41Y33         FDRE                                         r  iCPU/regfile_inst/x23_reg[15]/C
                         clock pessimism              0.218    97.210    
                         clock uncertainty           -0.231    96.979    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.081    96.898    iCPU/regfile_inst/x23_reg[15]
  -------------------------------------------------------------------
                         required time                         96.898    
                         arrival time                         -54.559    
  -------------------------------------------------------------------
                         slack                                 42.339    

Slack (MET) :             42.397ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.869ns  (logic 2.578ns (37.528%)  route 4.291ns (62.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.006ns = ( 96.994 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          2.968    54.517    iCPU/regfile_inst/rd_data[15]
    SLICE_X40Y35         FDRE                                         r  iCPU/regfile_inst/x16_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.487    96.994    iCPU/regfile_inst/clk0
    SLICE_X40Y35         FDRE                                         r  iCPU/regfile_inst/x16_reg[15]/C
                         clock pessimism              0.218    97.212    
                         clock uncertainty           -0.231    96.981    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)       -0.067    96.914    iCPU/regfile_inst/x16_reg[15]
  -------------------------------------------------------------------
                         required time                         96.914    
                         arrival time                         -54.517    
  -------------------------------------------------------------------
                         slack                                 42.397    

Slack (MET) :             42.407ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.854ns  (logic 2.578ns (37.612%)  route 4.276ns (62.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.013ns = ( 96.987 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 47.654 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.756    47.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    50.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           1.311    51.419    iCPU/regfile_inst/doutb[28]
    SLICE_X57Y34         LUT6 (Prop_lut6_I0_O)        0.124    51.543 r  iCPU/regfile_inst/x1[28]_i_1/O
                         net (fo=31, routed)          2.965    54.509    iCPU/regfile_inst/rd_data[28]
    SLICE_X45Y30         FDRE                                         r  iCPU/regfile_inst/x6_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.480    96.987    iCPU/regfile_inst/clk0
    SLICE_X45Y30         FDRE                                         r  iCPU/regfile_inst/x6_reg[28]/C
                         clock pessimism              0.218    97.205    
                         clock uncertainty           -0.231    96.974    
    SLICE_X45Y30         FDRE (Setup_fdre_C_D)       -0.058    96.916    iCPU/regfile_inst/x6_reg[28]
  -------------------------------------------------------------------
                         required time                         96.916    
                         arrival time                         -54.509    
  -------------------------------------------------------------------
                         slack                                 42.407    

Slack (MET) :             42.528ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.723ns  (logic 2.578ns (38.349%)  route 4.145ns (61.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.008ns = ( 96.992 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          2.821    54.370    iCPU/regfile_inst/rd_data[15]
    SLICE_X40Y33         FDRE                                         r  iCPU/regfile_inst/x19_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.485    96.992    iCPU/regfile_inst/clk0
    SLICE_X40Y33         FDRE                                         r  iCPU/regfile_inst/x19_reg[15]/C
                         clock pessimism              0.218    97.210    
                         clock uncertainty           -0.231    96.979    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)       -0.081    96.898    iCPU/regfile_inst/x19_reg[15]
  -------------------------------------------------------------------
                         required time                         96.898    
                         arrival time                         -54.370    
  -------------------------------------------------------------------
                         slack                                 42.528    

Slack (MET) :             42.569ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.679ns  (logic 2.578ns (38.596%)  route 4.101ns (61.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.010ns = ( 96.990 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          2.778    54.327    iCPU/regfile_inst/rd_data[15]
    SLICE_X44Y32         FDRE                                         r  iCPU/regfile_inst/x29_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.483    96.990    iCPU/regfile_inst/clk0
    SLICE_X44Y32         FDRE                                         r  iCPU/regfile_inst/x29_reg[15]/C
                         clock pessimism              0.218    97.208    
                         clock uncertainty           -0.231    96.977    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.081    96.896    iCPU/regfile_inst/x29_reg[15]
  -------------------------------------------------------------------
                         required time                         96.896    
                         arrival time                         -54.327    
  -------------------------------------------------------------------
                         slack                                 42.569    

Slack (MET) :             42.586ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        6.651ns  (logic 2.578ns (38.760%)  route 4.073ns (61.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 47.647 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    43.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    45.797    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    45.898 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.749    47.647    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.101 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.324    51.425    iCPU/regfile_inst/doutb[15]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    51.549 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          2.749    54.299    iCPU/regfile_inst/rd_data[15]
    SLICE_X47Y33         FDRE                                         r  iCPU/regfile_inst/x31_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iCPU/regfile_inst/clk0
    SLICE_X47Y33         FDRE                                         r  iCPU/regfile_inst/x31_reg[15]/C
                         clock pessimism              0.218    97.209    
                         clock uncertainty           -0.231    96.978    
    SLICE_X47Y33         FDRE (Setup_fdre_C_D)       -0.093    96.885    iCPU/regfile_inst/x31_reg[15]
  -------------------------------------------------------------------
                         required time                         96.885    
                         arrival time                         -54.299    
  -------------------------------------------------------------------
                         slack                                 42.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.389ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.967ns  (logic 0.630ns (65.141%)  route 0.337ns (34.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.227    49.986    iCPU/regfile_inst/doutb[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.045    50.031 r  iCPU/regfile_inst/x1[3]_i_1/O
                         net (fo=31, routed)          0.110    50.141    iCPU/regfile_inst/rd_data[3]
    SLICE_X59Y29         FDRE                                         r  iCPU/regfile_inst/x9_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -1.292    iCPU/regfile_inst/clk0
    SLICE_X59Y29         FDRE                                         r  iCPU/regfile_inst/x9_reg[3]/C
                         clock pessimism              0.744    -0.548    
                         clock uncertainty            0.231    -0.318    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.070    -0.248    iCPU/regfile_inst/x9_reg[3]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          50.141    
  -------------------------------------------------------------------
                         slack                                 50.389    

Slack (MET) :             50.396ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.970ns  (logic 0.630ns (64.933%)  route 0.340ns (35.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.212    49.971    iCPU/regfile_inst/doutb[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.045    50.016 r  iCPU/regfile_inst/x1[12]_i_1/O
                         net (fo=31, routed)          0.128    50.144    iCPU/regfile_inst/rd_data[12]
    SLICE_X55Y27         FDRE                                         r  iCPU/regfile_inst/x18_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.835    -1.296    iCPU/regfile_inst/clk0
    SLICE_X55Y27         FDRE                                         r  iCPU/regfile_inst/x18_reg[12]/C
                         clock pessimism              0.744    -0.552    
                         clock uncertainty            0.231    -0.322    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.070    -0.252    iCPU/regfile_inst/x18_reg[12]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          50.144    
  -------------------------------------------------------------------
                         slack                                 50.396    

Slack (MET) :             50.414ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.986ns  (logic 0.630ns (63.866%)  route 0.356ns (36.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.821ns = ( 49.179 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.615    49.179    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.585    49.764 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.356    50.120    iCPU/regfile_inst/doutb[25]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.045    50.165 r  iCPU/regfile_inst/x1[25]_i_1/O
                         net (fo=31, routed)          0.000    50.165    iCPU/regfile_inst/rd_data[25]
    SLICE_X53Y34         FDRE                                         r  iCPU/regfile_inst/x4_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.817    -1.314    iCPU/regfile_inst/clk0
    SLICE_X53Y34         FDRE                                         r  iCPU/regfile_inst/x4_reg[25]/C
                         clock pessimism              0.744    -0.570    
                         clock uncertainty            0.231    -0.340    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.091    -0.249    iCPU/regfile_inst/x4_reg[25]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          50.165    
  -------------------------------------------------------------------
                         slack                                 50.414    

Slack (MET) :             50.420ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.990ns  (logic 0.630ns (63.622%)  route 0.360ns (36.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.212    49.971    iCPU/regfile_inst/doutb[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.045    50.016 r  iCPU/regfile_inst/x1[12]_i_1/O
                         net (fo=31, routed)          0.148    50.164    iCPU/regfile_inst/rd_data[12]
    SLICE_X57Y26         FDRE                                         r  iCPU/regfile_inst/x21_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.835    -1.296    iCPU/regfile_inst/clk0
    SLICE_X57Y26         FDRE                                         r  iCPU/regfile_inst/x21_reg[12]/C
                         clock pessimism              0.744    -0.552    
                         clock uncertainty            0.231    -0.322    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.066    -0.256    iCPU/regfile_inst/x21_reg[12]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          50.164    
  -------------------------------------------------------------------
                         slack                                 50.420    

Slack (MET) :             50.425ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.999ns  (logic 0.630ns (63.087%)  route 0.369ns (36.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.227    49.986    iCPU/regfile_inst/doutb[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.045    50.031 r  iCPU/regfile_inst/x1[3]_i_1/O
                         net (fo=31, routed)          0.141    50.172    iCPU/regfile_inst/rd_data[3]
    SLICE_X59Y28         FDRE                                         r  iCPU/regfile_inst/x8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.838    -1.293    iCPU/regfile_inst/clk0
    SLICE_X59Y28         FDRE                                         r  iCPU/regfile_inst/x8_reg[3]/C
                         clock pessimism              0.744    -0.549    
                         clock uncertainty            0.231    -0.319    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.066    -0.253    iCPU/regfile_inst/x8_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          50.172    
  -------------------------------------------------------------------
                         slack                                 50.425    

Slack (MET) :             50.439ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.999ns  (logic 0.630ns (63.087%)  route 0.369ns (36.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.227    49.986    iCPU/regfile_inst/doutb[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.045    50.031 r  iCPU/regfile_inst/x1[3]_i_1/O
                         net (fo=31, routed)          0.141    50.172    iCPU/regfile_inst/rd_data[3]
    SLICE_X58Y28         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.838    -1.293    iCPU/regfile_inst/clk0
    SLICE_X58Y28         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
                         clock pessimism              0.744    -0.549    
                         clock uncertainty            0.231    -0.319    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.052    -0.267    iCPU/regfile_inst/x12_reg[3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          50.172    
  -------------------------------------------------------------------
                         slack                                 50.439    

Slack (MET) :             50.460ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x14_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.027ns  (logic 0.630ns (61.320%)  route 0.397ns (38.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.227    49.986    iCPU/regfile_inst/doutb[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.045    50.031 r  iCPU/regfile_inst/x1[3]_i_1/O
                         net (fo=31, routed)          0.170    50.201    iCPU/regfile_inst/rd_data[3]
    SLICE_X58Y29         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -1.292    iCPU/regfile_inst/clk0
    SLICE_X58Y29         FDRE                                         r  iCPU/regfile_inst/x14_reg[3]/C
                         clock pessimism              0.744    -0.548    
                         clock uncertainty            0.231    -0.318    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.059    -0.259    iCPU/regfile_inst/x14_reg[3]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.201    
  -------------------------------------------------------------------
                         slack                                 50.460    

Slack (MET) :             50.478ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.051ns  (logic 0.630ns (59.964%)  route 0.421ns (40.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.212    49.971    iCPU/regfile_inst/doutb[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.045    50.016 r  iCPU/regfile_inst/x1[12]_i_1/O
                         net (fo=31, routed)          0.208    50.224    iCPU/regfile_inst/rd_data[12]
    SLICE_X55Y26         FDRE                                         r  iCPU/regfile_inst/x17_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.833    -1.298    iCPU/regfile_inst/clk0
    SLICE_X55Y26         FDRE                                         r  iCPU/regfile_inst/x17_reg[12]/C
                         clock pessimism              0.744    -0.554    
                         clock uncertainty            0.231    -0.324    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.070    -0.254    iCPU/regfile_inst/x17_reg[12]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          50.224    
  -------------------------------------------------------------------
                         slack                                 50.478    

Slack (MET) :             50.479ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.051ns  (logic 0.630ns (59.915%)  route 0.421ns (40.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.227    49.986    iCPU/regfile_inst/doutb[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.045    50.031 r  iCPU/regfile_inst/x1[3]_i_1/O
                         net (fo=31, routed)          0.194    50.225    iCPU/regfile_inst/rd_data[3]
    SLICE_X59Y27         FDRE                                         r  iCPU/regfile_inst/x10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.837    -1.294    iCPU/regfile_inst/clk0
    SLICE_X59Y27         FDRE                                         r  iCPU/regfile_inst/x10_reg[3]/C
                         clock pessimism              0.744    -0.550    
                         clock uncertainty            0.231    -0.320    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.066    -0.254    iCPU/regfile_inst/x10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          50.225    
  -------------------------------------------------------------------
                         slack                                 50.479    

Slack (MET) :             50.507ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.063ns  (logic 0.630ns (59.292%)  route 0.433ns (40.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.826ns = ( 49.174 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    48.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    48.538    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    48.564 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.610    49.174    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.585    49.759 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.212    49.971    iCPU/regfile_inst/doutb[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.045    50.016 r  iCPU/regfile_inst/x1[12]_i_1/O
                         net (fo=31, routed)          0.220    50.236    iCPU/regfile_inst/rd_data[12]
    SLICE_X58Y25         FDRE                                         r  iCPU/regfile_inst/x27_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.834    -1.297    iCPU/regfile_inst/clk0
    SLICE_X58Y25         FDRE                                         r  iCPU/regfile_inst/x27_reg[12]/C
                         clock pessimism              0.744    -0.553    
                         clock uncertainty            0.231    -0.323    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.052    -0.271    iCPU/regfile_inst/x27_reg[12]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          50.236    
  -------------------------------------------------------------------
                         slack                                 50.507    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       53.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.097ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.148ns  (logic 5.550ns (26.244%)  route 15.598ns (73.756%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          1.852    40.895    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.124    41.019 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          2.786    43.805    iCPU/regfile_inst/rd_data[5]
    SLICE_X39Y24         FDRE                                         r  iCPU/regfile_inst/x20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.475    96.982    iCPU/regfile_inst/clk0
    SLICE_X39Y24         FDRE                                         r  iCPU/regfile_inst/x20_reg[5]/C
                         clock pessimism              0.218    97.200    
                         clock uncertainty           -0.231    96.969    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)       -0.067    96.902    iCPU/regfile_inst/x20_reg[5]
  -------------------------------------------------------------------
                         required time                         96.902    
                         arrival time                         -43.805    
  -------------------------------------------------------------------
                         slack                                 53.097    

Slack (MET) :             53.204ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.949ns  (logic 5.674ns (27.084%)  route 15.275ns (72.916%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    41.085    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    41.209 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.937    42.147    iCPU/regfile_inst/pc_reg[16]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.124    42.271 f  iCPU/regfile_inst/HEX2[6]_i_1/O
                         net (fo=7, routed)           1.336    43.607    iGPIO/pc_reg[4]_1[0]
    SLICE_X34Y33         FDRE                                         f  iGPIO/HEX2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iGPIO/clk0
    SLICE_X34Y33         FDRE                                         r  iGPIO/HEX2_reg[0]/C
                         clock pessimism              0.218    97.211    
                         clock uncertainty           -0.231    96.980    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    96.811    iGPIO/HEX2_reg[0]
  -------------------------------------------------------------------
                         required time                         96.811    
                         arrival time                         -43.607    
  -------------------------------------------------------------------
                         slack                                 53.204    

Slack (MET) :             53.204ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.949ns  (logic 5.674ns (27.084%)  route 15.275ns (72.916%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    41.085    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    41.209 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.937    42.147    iCPU/regfile_inst/pc_reg[16]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.124    42.271 f  iCPU/regfile_inst/HEX2[6]_i_1/O
                         net (fo=7, routed)           1.336    43.607    iGPIO/pc_reg[4]_1[0]
    SLICE_X34Y33         FDRE                                         f  iGPIO/HEX2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iGPIO/clk0
    SLICE_X34Y33         FDRE                                         r  iGPIO/HEX2_reg[4]/C
                         clock pessimism              0.218    97.211    
                         clock uncertainty           -0.231    96.980    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    96.811    iGPIO/HEX2_reg[4]
  -------------------------------------------------------------------
                         required time                         96.811    
                         arrival time                         -43.607    
  -------------------------------------------------------------------
                         slack                                 53.204    

Slack (MET) :             53.204ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.949ns  (logic 5.674ns (27.084%)  route 15.275ns (72.916%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    41.085    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    41.209 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.937    42.147    iCPU/regfile_inst/pc_reg[16]
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.124    42.271 f  iCPU/regfile_inst/HEX2[6]_i_1/O
                         net (fo=7, routed)           1.336    43.607    iGPIO/pc_reg[4]_1[0]
    SLICE_X34Y33         FDRE                                         f  iGPIO/HEX2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iGPIO/clk0
    SLICE_X34Y33         FDRE                                         r  iGPIO/HEX2_reg[6]/C
                         clock pessimism              0.218    97.211    
                         clock uncertainty           -0.231    96.980    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.169    96.811    iGPIO/HEX2_reg[6]
  -------------------------------------------------------------------
                         required time                         96.811    
                         arrival time                         -43.607    
  -------------------------------------------------------------------
                         slack                                 53.204    

Slack (MET) :             53.274ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.980ns  (logic 5.550ns (26.454%)  route 15.430ns (73.546%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          1.852    40.895    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.124    41.019 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          2.618    43.637    iCPU/regfile_inst/rd_data[5]
    SLICE_X41Y24         FDRE                                         r  iCPU/regfile_inst/x17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.475    96.982    iCPU/regfile_inst/clk0
    SLICE_X41Y24         FDRE                                         r  iCPU/regfile_inst/x17_reg[5]/C
                         clock pessimism              0.218    97.200    
                         clock uncertainty           -0.231    96.969    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)       -0.058    96.911    iCPU/regfile_inst/x17_reg[5]
  -------------------------------------------------------------------
                         required time                         96.911    
                         arrival time                         -43.637    
  -------------------------------------------------------------------
                         slack                                 53.274    

Slack (MET) :             53.279ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.962ns  (logic 5.550ns (26.477%)  route 15.412ns (73.523%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.007ns = ( 96.993 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          0.932    39.975    iCPU/regfile_inst/cs_gpio
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124    40.099 r  iCPU/regfile_inst/x1[15]_i_1/O
                         net (fo=31, routed)          3.521    43.619    iCPU/regfile_inst/rd_data[15]
    SLICE_X40Y34         FDRE                                         r  iCPU/regfile_inst/x17_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.486    96.993    iCPU/regfile_inst/clk0
    SLICE_X40Y34         FDRE                                         r  iCPU/regfile_inst/x17_reg[15]/C
                         clock pessimism              0.218    97.211    
                         clock uncertainty           -0.231    96.980    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)       -0.081    96.899    iCPU/regfile_inst/x17_reg[15]
  -------------------------------------------------------------------
                         required time                         96.899    
                         arrival time                         -43.619    
  -------------------------------------------------------------------
                         slack                                 53.279    

Slack (MET) :             53.317ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.946ns  (logic 5.550ns (26.496%)  route 15.396ns (73.504%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          1.852    40.895    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.124    41.019 r  iCPU/regfile_inst/x1[5]_i_1/O
                         net (fo=31, routed)          2.585    43.604    iCPU/regfile_inst/rd_data[5]
    SLICE_X44Y25         FDRE                                         r  iCPU/regfile_inst/x4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.474    96.981    iCPU/regfile_inst/clk0
    SLICE_X44Y25         FDRE                                         r  iCPU/regfile_inst/x4_reg[5]/C
                         clock pessimism              0.218    97.199    
                         clock uncertainty           -0.231    96.968    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)       -0.047    96.921    iCPU/regfile_inst/x4_reg[5]
  -------------------------------------------------------------------
                         required time                         96.921    
                         arrival time                         -43.604    
  -------------------------------------------------------------------
                         slack                                 53.317    

Slack (MET) :             53.349ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.911ns  (logic 5.550ns (26.541%)  route 15.361ns (73.459%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.413    41.456    iCPU/regfile_inst/cs_gpio
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.124    41.580 r  iCPU/regfile_inst/x1[16]_i_1/O
                         net (fo=31, routed)          1.988    43.568    iCPU/regfile_inst/rd_data[16]
    SLICE_X39Y32         FDRE                                         r  iCPU/regfile_inst/x20_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iCPU/regfile_inst/clk0
    SLICE_X39Y32         FDRE                                         r  iCPU/regfile_inst/x20_reg[16]/C
                         clock pessimism              0.218    97.209    
                         clock uncertainty           -0.231    96.978    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.061    96.917    iCPU/regfile_inst/x20_reg[16]
  -------------------------------------------------------------------
                         required time                         96.917    
                         arrival time                         -43.568    
  -------------------------------------------------------------------
                         slack                                 53.349    

Slack (MET) :             53.426ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.689ns  (logic 5.674ns (27.425%)  route 15.015ns (72.575%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.042    41.085    iDec/cs_gpio
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.124    41.209 r  iDec/LEDS[7]_i_2/O
                         net (fo=6, routed)           0.710    41.919    iCPU/regfile_inst/pc_reg[16]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.124    42.043 f  iCPU/regfile_inst/HEX0[6]_i_1/O
                         net (fo=7, routed)           1.304    43.347    iGPIO/pc_reg[4][0]
    SLICE_X33Y32         FDRE                                         f  iGPIO/HEX0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.484    96.991    iGPIO/clk0
    SLICE_X33Y32         FDRE                                         r  iGPIO/HEX0_reg[0]/C
                         clock pessimism              0.218    97.209    
                         clock uncertainty           -0.231    96.978    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.205    96.773    iGPIO/HEX0_reg[0]
  -------------------------------------------------------------------
                         required time                         96.773    
                         arrival time                         -43.347    
  -------------------------------------------------------------------
                         slack                                 53.426    

Slack (MET) :             53.429ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        20.795ns  (logic 5.550ns (26.689%)  route 15.245ns (73.311%))
  Logic Levels:           15  (LDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.011ns = ( 96.989 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDCE (SetClr_ldce_CLR_Q)     0.898    39.043 f  iDec/cs_gpio_reg/Q
                         net (fo=34, routed)          2.085    41.128    iCPU/regfile_inst/cs_gpio
    SLICE_X52Y28         LUT6 (Prop_lut6_I1_O)        0.124    41.252 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.201    43.452    iCPU/regfile_inst/rd_data[0]
    SLICE_X41Y31         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.482    96.989    iCPU/regfile_inst/clk0
    SLICE_X41Y31         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/C
                         clock pessimism              0.218    97.207    
                         clock uncertainty           -0.231    96.976    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)       -0.095    96.881    iCPU/regfile_inst/x16_reg[0]
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                         -43.452    
  -------------------------------------------------------------------
                         slack                                 53.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.620ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.081ns  (logic 0.630ns (58.274%)  route 0.451ns (41.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.263    25.023    iCPU/regfile_inst/douta[8]
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.045    25.068 r  iCPU/regfile_inst/x7[31]_i_1/O
                         net (fo=32, routed)          0.188    25.257    iCPU/regfile_inst/x7
    SLICE_X55Y25         FDRE                                         r  iCPU/regfile_inst/x7_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.832    -1.299    iCPU/regfile_inst/clk0
    SLICE_X55Y25         FDRE                                         r  iCPU/regfile_inst/x7_reg[10]/C
                         clock pessimism              0.744    -0.555    
                         clock uncertainty            0.231    -0.325    
    SLICE_X55Y25         FDRE (Hold_fdre_C_CE)       -0.039    -0.364    iCPU/regfile_inst/x7_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          25.257    
  -------------------------------------------------------------------
                         slack                                 25.620    

Slack (MET) :             25.653ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.115ns  (logic 0.630ns (56.482%)  route 0.485ns (43.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.265    25.025    iCPU/regfile_inst/douta[8]
    SLICE_X54Y25         LUT6 (Prop_lut6_I1_O)        0.045    25.070 r  iCPU/regfile_inst/x6[31]_i_1/O
                         net (fo=32, routed)          0.221    25.291    iCPU/regfile_inst/x6
    SLICE_X56Y25         FDRE                                         r  iCPU/regfile_inst/x6_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.834    -1.297    iCPU/regfile_inst/clk0
    SLICE_X56Y25         FDRE                                         r  iCPU/regfile_inst/x6_reg[10]/C
                         clock pessimism              0.744    -0.553    
                         clock uncertainty            0.231    -0.323    
    SLICE_X56Y25         FDRE (Hold_fdre_C_CE)       -0.039    -0.362    iCPU/regfile_inst/x6_reg[10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          25.291    
  -------------------------------------------------------------------
                         slack                                 25.653    

Slack (MET) :             25.707ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.170ns  (logic 0.630ns (53.843%)  route 0.540ns (46.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=34, routed)          0.376    25.136    iCPU/regfile_inst/douta[7]
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.045    25.181 r  iCPU/regfile_inst/x21[31]_i_1/O
                         net (fo=32, routed)          0.164    25.346    iCPU/regfile_inst/x21
    SLICE_X50Y28         FDRE                                         r  iCPU/regfile_inst/x21_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.811    -1.320    iCPU/regfile_inst/clk0
    SLICE_X50Y28         FDRE                                         r  iCPU/regfile_inst/x21_reg[18]/C
                         clock pessimism              0.744    -0.576    
                         clock uncertainty            0.231    -0.346    
    SLICE_X50Y28         FDRE (Hold_fdre_C_CE)       -0.016    -0.362    iCPU/regfile_inst/x21_reg[18]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          25.346    
  -------------------------------------------------------------------
                         slack                                 25.707    

Slack (MET) :             25.737ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.196ns  (logic 0.630ns (52.656%)  route 0.566ns (47.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.392    25.153    iCPU/regfile_inst/douta[8]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045    25.198 r  iCPU/regfile_inst/x18[31]_i_1/O
                         net (fo=32, routed)          0.175    25.372    iCPU/regfile_inst/x18
    SLICE_X50Y26         FDRE                                         r  iCPU/regfile_inst/x18_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.808    -1.323    iCPU/regfile_inst/clk0
    SLICE_X50Y26         FDRE                                         r  iCPU/regfile_inst/x18_reg[10]/C
                         clock pessimism              0.744    -0.579    
                         clock uncertainty            0.231    -0.349    
    SLICE_X50Y26         FDRE (Hold_fdre_C_CE)       -0.016    -0.365    iCPU/regfile_inst/x18_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          25.372    
  -------------------------------------------------------------------
                         slack                                 25.737    

Slack (MET) :             25.737ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.196ns  (logic 0.630ns (52.656%)  route 0.566ns (47.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.392    25.153    iCPU/regfile_inst/douta[8]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.045    25.198 r  iCPU/regfile_inst/x18[31]_i_1/O
                         net (fo=32, routed)          0.175    25.372    iCPU/regfile_inst/x18
    SLICE_X50Y26         FDRE                                         r  iCPU/regfile_inst/x18_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.808    -1.323    iCPU/regfile_inst/clk0
    SLICE_X50Y26         FDRE                                         r  iCPU/regfile_inst/x18_reg[8]/C
                         clock pessimism              0.744    -0.579    
                         clock uncertainty            0.231    -0.349    
    SLICE_X50Y26         FDRE (Hold_fdre_C_CE)       -0.016    -0.365    iCPU/regfile_inst/x18_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          25.372    
  -------------------------------------------------------------------
                         slack                                 25.737    

Slack (MET) :             25.748ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.630ns (52.047%)  route 0.580ns (47.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.351    25.111    iCPU/regfile_inst/douta[8]
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.045    25.156 r  iCPU/regfile_inst/x10[31]_i_1/O
                         net (fo=32, routed)          0.230    25.386    iCPU/regfile_inst/x10
    SLICE_X59Y24         FDRE                                         r  iCPU/regfile_inst/x10_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.834    -1.297    iCPU/regfile_inst/clk0
    SLICE_X59Y24         FDRE                                         r  iCPU/regfile_inst/x10_reg[12]/C
                         clock pessimism              0.744    -0.553    
                         clock uncertainty            0.231    -0.323    
    SLICE_X59Y24         FDRE (Hold_fdre_C_CE)       -0.039    -0.362    iCPU/regfile_inst/x10_reg[12]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          25.386    
  -------------------------------------------------------------------
                         slack                                 25.748    

Slack (MET) :             25.761ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.230ns  (logic 0.630ns (51.237%)  route 0.600ns (48.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.263    25.023    iCPU/regfile_inst/douta[8]
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.045    25.068 r  iCPU/regfile_inst/x7[31]_i_1/O
                         net (fo=32, routed)          0.337    25.405    iCPU/regfile_inst/x7
    SLICE_X63Y29         FDRE                                         r  iCPU/regfile_inst/x7_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -1.291    iCPU/regfile_inst/clk0
    SLICE_X63Y29         FDRE                                         r  iCPU/regfile_inst/x7_reg[11]/C
                         clock pessimism              0.744    -0.547    
                         clock uncertainty            0.231    -0.317    
    SLICE_X63Y29         FDRE (Hold_fdre_C_CE)       -0.039    -0.356    iCPU/regfile_inst/x7_reg[11]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          25.405    
  -------------------------------------------------------------------
                         slack                                 25.761    

Slack (MET) :             25.767ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.210ns  (logic 0.630ns (52.052%)  route 0.580ns (47.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=34, routed)          0.355    25.115    iCPU/regfile_inst/douta[10]
    SLICE_X51Y26         LUT6 (Prop_lut6_I2_O)        0.045    25.160 r  iCPU/regfile_inst/x13[31]_i_1/O
                         net (fo=32, routed)          0.226    25.386    iCPU/regfile_inst/x13
    SLICE_X49Y28         FDRE                                         r  iCPU/regfile_inst/x13_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.815    -1.316    iCPU/regfile_inst/clk0
    SLICE_X49Y28         FDRE                                         r  iCPU/regfile_inst/x13_reg[8]/C
                         clock pessimism              0.744    -0.572    
                         clock uncertainty            0.231    -0.342    
    SLICE_X49Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.381    iCPU/regfile_inst/x13_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          25.386    
  -------------------------------------------------------------------
                         slack                                 25.767    

Slack (MET) :             25.769ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.348ns  (logic 0.630ns (46.739%)  route 0.718ns (53.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.819ns = ( 24.181 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=43, routed)          0.428    25.194    iCPU/regfile_inst/douta[24]
    SLICE_X61Y28         LUT6 (Prop_lut6_I2_O)        0.045    25.239 r  iCPU/regfile_inst/iMEM_i_104/O
                         net (fo=9, routed)           0.290    25.529    iGPIO/D[3]
    SLICE_X73Y33         FDRE                                         r  iGPIO/LEDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.846    -1.285    iGPIO/clk0
    SLICE_X73Y33         FDRE                                         r  iGPIO/LEDS_reg[3]/C
                         clock pessimism              0.744    -0.541    
                         clock uncertainty            0.231    -0.311    
    SLICE_X73Y33         FDRE (Hold_fdre_C_D)         0.070    -0.241    iGPIO/LEDS_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          25.529    
  -------------------------------------------------------------------
                         slack                                 25.769    

Slack (MET) :             25.771ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.206ns  (logic 0.630ns (52.229%)  route 0.576ns (47.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -0.824ns = ( 24.176 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612    24.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.761 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=34, routed)          0.393    25.154    iCPU/regfile_inst/douta[8]
    SLICE_X53Y26         LUT6 (Prop_lut6_I4_O)        0.045    25.199 r  iCPU/regfile_inst/x19[31]_i_1/O
                         net (fo=32, routed)          0.183    25.382    iCPU/regfile_inst/x19
    SLICE_X51Y25         FDRE                                         r  iCPU/regfile_inst/x19_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.807    -1.324    iCPU/regfile_inst/clk0
    SLICE_X51Y25         FDRE                                         r  iCPU/regfile_inst/x19_reg[10]/C
                         clock pessimism              0.744    -0.580    
                         clock uncertainty            0.231    -0.350    
    SLICE_X51Y25         FDRE (Hold_fdre_C_CE)       -0.039    -0.389    iCPU/regfile_inst/x19_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          25.382    
  -------------------------------------------------------------------
                         slack                                 25.771    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.913ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.686ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.384ns  (logic 3.301ns (22.948%)  route 11.083ns (77.052%))
  Logic Levels:           14  (LDPE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDPE (SetClr_ldpe_PRE_Q)     0.709    11.234 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.708    11.942    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.628    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.628    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                 34.686    

Slack (MET) :             34.890ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.185ns  (logic 3.301ns (23.271%)  route 10.884ns (76.729%))
  Logic Levels:           14  (LDPE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 r  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 r  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 r  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092     7.030    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327     7.357 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595     7.952    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124     8.076 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053     9.129    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.253 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639     9.892    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    10.016 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    10.525    iDec/pc_reg[13]
    SLICE_X54Y35         LDPE (SetClr_ldpe_PRE_Q)     0.709    11.234 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.509    11.743    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.633    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.633    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                 34.890    

Slack (MET) :             36.448ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.513ns  (logic 2.427ns (19.396%)  route 10.086ns (80.604%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.639     6.066    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.326     6.392 f  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=2, routed)           0.423     6.815    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X71Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  iCPU/regfile_inst/iMEM_i_141/O
                         net (fo=1, routed)           0.573     7.512    iCPU/regfile_inst/iMEM_i_141_n_2
    SLICE_X71Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.636 f  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.634     8.270    iCPU/regfile_inst/iMEM_i_60_n_2
    SLICE_X71Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.394 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.664    10.058    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                 36.448    

Slack (MET) :             36.459ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 2.840ns (23.091%)  route 9.459ns (76.909%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.636     6.063    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I0_O)        0.326     6.389 f  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.425     6.813    iCPU/regfile_inst/iMEM_i_333_n_2
    SLICE_X72Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  iCPU/regfile_inst/iMEM_i_329/O
                         net (fo=1, routed)           0.000     6.937    iCPU/regfile_inst/iMEM_i_329_n_2
    SLICE_X72Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     7.149 f  iCPU/regfile_inst/iMEM_i_144/O
                         net (fo=1, routed)           0.455     7.605    iCPU/regfile_inst/iMEM_i_144_n_2
    SLICE_X68Y32         LUT6 (Prop_lut6_I4_O)        0.299     7.904 f  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           0.908     8.812    iCPU/regfile_inst/iMEM_i_64_n_2
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.150     8.962 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=11, routed)          0.882     9.844    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.768    46.303    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.303    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 36.459    

Slack (MET) :             36.662ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 2.840ns (23.469%)  route 9.261ns (76.531%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.636     6.063    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I0_O)        0.326     6.389 f  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.425     6.813    iCPU/regfile_inst/iMEM_i_333_n_2
    SLICE_X72Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  iCPU/regfile_inst/iMEM_i_329/O
                         net (fo=1, routed)           0.000     6.937    iCPU/regfile_inst/iMEM_i_329_n_2
    SLICE_X72Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     7.149 f  iCPU/regfile_inst/iMEM_i_144/O
                         net (fo=1, routed)           0.455     7.605    iCPU/regfile_inst/iMEM_i_144_n_2
    SLICE_X68Y32         LUT6 (Prop_lut6_I4_O)        0.299     7.904 f  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           0.908     8.812    iCPU/regfile_inst/iMEM_i_64_n_2
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.150     8.962 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=11, routed)          0.684     9.646    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.768    46.308    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.308    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 36.662    

Slack (MET) :             36.753ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 2.468ns (20.239%)  route 9.726ns (79.761%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.660    -2.442    iCPU/regfile_inst/clk0
    SLICE_X46Y36         FDRE                                         r  iCPU/regfile_inst/x12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.924 f  iCPU/regfile_inst/x12_reg[24]/Q
                         net (fo=2, routed)           1.272    -0.652    iCPU/regfile_inst/x12_reg_n_2_[24]
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    -0.528 f  iCPU/regfile_inst/iMEM_i_409/O
                         net (fo=1, routed)           0.000    -0.528    iCPU/regfile_inst/iMEM_i_409_n_2
    SLICE_X42Y39         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.314 f  iCPU/regfile_inst/iMEM_i_186/O
                         net (fo=1, routed)           0.709     0.395    iCPU/regfile_inst/iMEM_i_186_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.297     0.692 f  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904     1.596    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124     1.720 f  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619     2.339    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     2.463 r  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080     3.543    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.667 f  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647     4.315    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124     4.439 f  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426     4.865    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.989 f  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830     5.819    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120     5.939 r  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          0.519     6.457    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.327     6.784 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=1, routed)           0.464     7.249    iCPU/regfile_inst/iMEM_i_119_n_2
    SLICE_X72Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.373 f  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=2, routed)           0.992     8.365    iCPU/regfile_inst/iMEM_i_46_n_2
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.489 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=4, routed)           1.264     9.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 36.753    

Slack (MET) :             36.791ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.175ns  (logic 2.427ns (19.935%)  route 9.748ns (80.065%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.639     6.066    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.326     6.392 f  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=2, routed)           0.423     6.815    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X71Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  iCPU/regfile_inst/iMEM_i_141/O
                         net (fo=1, routed)           0.573     7.512    iCPU/regfile_inst/iMEM_i_141_n_2
    SLICE_X71Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.636 f  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.634     8.270    iCPU/regfile_inst/iMEM_i_60_n_2
    SLICE_X71Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.394 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.326     9.720    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.510    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.510    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 36.791    

Slack (MET) :             36.936ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 2.427ns (20.184%)  route 9.598ns (79.816%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.639     6.066    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.326     6.392 f  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=2, routed)           0.427     6.819    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X71Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.943 f  iCPU/regfile_inst/iMEM_i_143/O
                         net (fo=1, routed)           0.415     7.357    iCPU/regfile_inst/iMEM_i_143_n_2
    SLICE_X70Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.481 f  iCPU/regfile_inst/iMEM_i_62/O
                         net (fo=1, routed)           0.521     8.002    iCPU/regfile_inst/iMEM_i_62_n_2
    SLICE_X68Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.126 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=5, routed)           1.443     9.570    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 36.936    

Slack (MET) :             36.944ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 2.427ns (20.188%)  route 9.595ns (79.812%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.476     5.903    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X73Y32         LUT6 (Prop_lut6_I4_O)        0.326     6.229 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=2, routed)           0.664     6.892    iCPU/regfile_inst/iMEM_i_131_n_2
    SLICE_X70Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.016 f  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.622     7.638    iCPU/regfile_inst/iMEM_i_134_n_2
    SLICE_X70Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.762 f  iCPU/regfile_inst/iMEM_i_52/O
                         net (fo=1, routed)           0.472     8.234    iCPU/regfile_inst/iMEM_i_52_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=5, routed)           1.208     9.567    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.510    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.510    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 36.944    

Slack (MET) :             36.971ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.427ns (20.243%)  route 9.562ns (79.757%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.647    -2.455    iCPU/regfile_inst/clk0
    SLICE_X44Y23         FDRE                                         r  iCPU/regfile_inst/x5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.999 f  iCPU/regfile_inst/x5_reg[4]/Q
                         net (fo=2, routed)           1.200    -0.799    iCPU/regfile_inst/x5_reg_n_2_[4]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    -0.675 f  iCPU/regfile_inst/iMEM_i_567/O
                         net (fo=2, routed)           0.000    -0.675    iCPU/regfile_inst/iMEM_i_567_n_2
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.458 f  iCPU/regfile_inst/iMEM_i_265/O
                         net (fo=1, routed)           0.904     0.447    iCPU/regfile_inst/iMEM_i_265_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.299     0.746 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086     1.832    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124     1.956 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410     3.366    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154     3.520 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552     5.072    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355     5.427 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.636     6.063    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I0_O)        0.326     6.389 f  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.736     7.124    iCPU/regfile_inst/iMEM_i_333_n_2
    SLICE_X70Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.248 r  iCPU/regfile_inst/iMEM_i_147/O
                         net (fo=2, routed)           0.436     7.685    iCPU/regfile_inst/iMEM_i_147_n_2
    SLICE_X68Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  iCPU/regfile_inst/iMEM_i_66/O
                         net (fo=1, routed)           0.598     8.407    iCPU/regfile_inst/iMEM_i_66_n_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.124     8.531 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=10, routed)          1.004     9.534    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                 36.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.913ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x22_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.795ns  (logic 0.359ns (45.148%)  route 0.436ns (54.852%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.868ns = ( 99.132 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    99.132    iCPU/regfile_inst/clk0
    SLICE_X56Y26         FDRE                                         r  iCPU/regfile_inst/x22_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.141    99.273 r  iCPU/regfile_inst/x22_reg[12]/Q
                         net (fo=2, routed)           0.097    99.370    iCPU/regfile_inst/x22_reg_n_2_[12]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.045    99.415 r  iCPU/regfile_inst/iMEM_i_501/O
                         net (fo=1, routed)           0.000    99.415    iCPU/regfile_inst/iMEM_i_501_n_2
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.065    99.480 r  iCPU/regfile_inst/iMEM_i_232/O
                         net (fo=1, routed)           0.099    99.579    iCPU/regfile_inst/iMEM_i_232_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.108    99.687 r  iCPU/regfile_inst/iMEM_i_95/O
                         net (fo=2, routed)           0.240    99.927    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.927    
  -------------------------------------------------------------------
                         slack                                 49.913    

Slack (MET) :             49.929ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x11_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.356ns (43.823%)  route 0.456ns (56.177%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 99.131 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.568    99.131    iCPU/regfile_inst/clk0
    SLICE_X55Y23         FDRE                                         r  iCPU/regfile_inst/x11_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141    99.272 r  iCPU/regfile_inst/x11_reg[10]/Q
                         net (fo=2, routed)           0.103    99.375    iCPU/regfile_inst/x11_reg_n_2_[10]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.045    99.420 r  iCPU/regfile_inst/iMEM_i_520/O
                         net (fo=1, routed)           0.000    99.420    iCPU/regfile_inst/iMEM_i_520_n_2
    SLICE_X54Y23         MUXF7 (Prop_muxf7_I0_O)      0.062    99.482 r  iCPU/regfile_inst/iMEM_i_242/O
                         net (fo=1, routed)           0.141    99.624    iCPU/regfile_inst/iMEM_i_242_n_2
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.108    99.732 r  iCPU/regfile_inst/iMEM_i_97/O
                         net (fo=3, routed)           0.212    99.944    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.944    
  -------------------------------------------------------------------
                         slack                                 49.929    

Slack (MET) :             50.013ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x4_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.918ns  (logic 0.358ns (38.978%)  route 0.560ns (61.022%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 99.115 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.552    99.115    iCPU/regfile_inst/clk0
    SLICE_X53Y34         FDRE                                         r  iCPU/regfile_inst/x4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141    99.256 r  iCPU/regfile_inst/x4_reg[25]/Q
                         net (fo=2, routed)           0.141    99.397    iCPU/regfile_inst/x4_reg_n_2_[25]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.045    99.442 r  iCPU/regfile_inst/iMEM_i_399/O
                         net (fo=1, routed)           0.000    99.442    iCPU/regfile_inst/iMEM_i_399_n_2
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I1_O)      0.064    99.506 r  iCPU/regfile_inst/iMEM_i_181/O
                         net (fo=1, routed)           0.107    99.613    iCPU/regfile_inst/iMEM_i_181_n_2
    SLICE_X51Y35         LUT6 (Prop_lut6_I3_O)        0.108    99.721 r  iCPU/regfile_inst/iMEM_i_82/O
                         net (fo=2, routed)           0.313   100.034    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         100.034    
  -------------------------------------------------------------------
                         slack                                 50.013    

Slack (MET) :             50.029ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x20_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.939ns  (logic 0.358ns (38.108%)  route 0.581ns (61.892%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 99.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.547    99.110    iCPU/regfile_inst/clk0
    SLICE_X51Y29         FDRE                                         r  iCPU/regfile_inst/x20_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    99.251 r  iCPU/regfile_inst/x20_reg[18]/Q
                         net (fo=2, routed)           0.099    99.350    iCPU/regfile_inst/x20_reg_n_2_[18]
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.045    99.395 r  iCPU/regfile_inst/iMEM_i_453/O
                         net (fo=1, routed)           0.000    99.395    iCPU/regfile_inst/iMEM_i_453_n_2
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I1_O)      0.064    99.459 r  iCPU/regfile_inst/iMEM_i_208/O
                         net (fo=1, routed)           0.150    99.610    iCPU/regfile_inst/iMEM_i_208_n_2
    SLICE_X50Y30         LUT6 (Prop_lut6_I1_O)        0.108    99.718 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=2, routed)           0.332   100.050    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         100.050    
  -------------------------------------------------------------------
                         slack                                 50.029    

Slack (MET) :             50.034ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.911ns  (logic 0.359ns (39.391%)  route 0.552ns (60.609%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 99.137 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.574    99.137    iCPU/regfile_inst/clk0
    SLICE_X67Y29         FDRE                                         r  iCPU/regfile_inst/x29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.141    99.278 r  iCPU/regfile_inst/x29_reg[3]/Q
                         net (fo=2, routed)           0.138    99.416    iCPU/regfile_inst/x29_reg_n_2_[3]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.045    99.461 r  iCPU/regfile_inst/iMEM_i_571/O
                         net (fo=2, routed)           0.000    99.461    iCPU/regfile_inst/iMEM_i_571_n_2
    SLICE_X65Y28         MUXF7 (Prop_muxf7_I1_O)      0.065    99.526 r  iCPU/regfile_inst/iMEM_i_267/O
                         net (fo=1, routed)           0.148    99.674    iCPU/regfile_inst/iMEM_i_267_n_2
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.108    99.782 r  iCPU/regfile_inst/iMEM_i_104/O
                         net (fo=9, routed)           0.267   100.049    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         100.049    
  -------------------------------------------------------------------
                         slack                                 50.034    

Slack (MET) :             50.040ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.918ns  (logic 0.356ns (38.798%)  route 0.562ns (61.202%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 99.137 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.574    99.137    iCPU/regfile_inst/clk0
    SLICE_X61Y29         FDRE                                         r  iCPU/regfile_inst/x2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141    99.278 r  iCPU/regfile_inst/x2_reg[11]/Q
                         net (fo=2, routed)           0.136    99.415    iCPU/regfile_inst/x2_reg_n_2_[11]
    SLICE_X63Y28         LUT5 (Prop_lut5_I1_O)        0.045    99.460 r  iCPU/regfile_inst/iMEM_i_510/O
                         net (fo=1, routed)           0.000    99.460    iCPU/regfile_inst/iMEM_i_510_n_2
    SLICE_X63Y28         MUXF7 (Prop_muxf7_I0_O)      0.062    99.522 r  iCPU/regfile_inst/iMEM_i_237/O
                         net (fo=1, routed)           0.109    99.630    iCPU/regfile_inst/iMEM_i_237_n_2
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.108    99.738 r  iCPU/regfile_inst/iMEM_i_96/O
                         net (fo=3, routed)           0.316   100.055    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         100.055    
  -------------------------------------------------------------------
                         slack                                 50.040    

Slack (MET) :             50.046ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x5_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.922ns  (logic 0.359ns (38.954%)  route 0.563ns (61.046%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.582    99.145    iCPU/regfile_inst/clk0
    SLICE_X61Y41         FDRE                                         r  iCPU/regfile_inst/x5_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141    99.286 r  iCPU/regfile_inst/x5_reg[27]/Q
                         net (fo=2, routed)           0.178    99.464    iCPU/regfile_inst/x5_reg_n_2_[27]
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.045    99.509 r  iCPU/regfile_inst/iMEM_i_383/O
                         net (fo=1, routed)           0.000    99.509    iCPU/regfile_inst/iMEM_i_383_n_2
    SLICE_X61Y41         MUXF7 (Prop_muxf7_I1_O)      0.065    99.574 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=1, routed)           0.114    99.688    iCPU/regfile_inst/iMEM_i_173_n_2
    SLICE_X61Y39         LUT6 (Prop_lut6_I3_O)        0.108    99.796 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=2, routed)           0.271   100.067    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         100.067    
  -------------------------------------------------------------------
                         slack                                 50.046    

Slack (MET) :             50.052ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x22_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.957ns  (logic 0.358ns (37.421%)  route 0.599ns (62.579%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 99.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.547    99.110    iCPU/regfile_inst/clk0
    SLICE_X43Y25         FDRE                                         r  iCPU/regfile_inst/x22_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141    99.251 r  iCPU/regfile_inst/x22_reg[5]/Q
                         net (fo=2, routed)           0.067    99.318    iCPU/regfile_inst/x22_reg_n_2_[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.045    99.363 r  iCPU/regfile_inst/iMEM_i_557/O
                         net (fo=2, routed)           0.000    99.363    iCPU/regfile_inst/iMEM_i_557_n_2
    SLICE_X42Y25         MUXF7 (Prop_muxf7_I1_O)      0.064    99.427 r  iCPU/regfile_inst/iMEM_i_260/O
                         net (fo=1, routed)           0.118    99.545    iCPU/regfile_inst/iMEM_i_260_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.108    99.653 r  iCPU/regfile_inst/iMEM_i_102/O
                         net (fo=10, routed)          0.414   100.067    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         100.067    
  -------------------------------------------------------------------
                         slack                                 50.052    

Slack (MET) :             50.060ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.938ns  (logic 0.359ns (38.266%)  route 0.579ns (61.734%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 99.136 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.573    99.136    iCPU/regfile_inst/clk0
    SLICE_X65Y27         FDRE                                         r  iCPU/regfile_inst/x23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    99.277 r  iCPU/regfile_inst/x23_reg[2]/Q
                         net (fo=2, routed)           0.071    99.348    iCPU/regfile_inst/x23_reg_n_2_[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.045    99.393 r  iCPU/regfile_inst/iMEM_i_272/O
                         net (fo=2, routed)           0.000    99.393    iCPU/regfile_inst/iMEM_i_272_n_2
    SLICE_X64Y27         MUXF7 (Prop_muxf7_I1_O)      0.065    99.458 r  iCPU/regfile_inst/iMEM_i_105/O
                         net (fo=1, routed)           0.221    99.679    iCPU/regfile_inst/iMEM_i_105_n_2
    SLICE_X68Y26         LUT6 (Prop_lut6_I0_O)        0.108    99.787 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.288   100.074    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         100.074    
  -------------------------------------------------------------------
                         slack                                 50.060    

Slack (MET) :             50.066ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x25_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.968ns  (logic 0.356ns (36.785%)  route 0.612ns (63.215%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 99.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.556    99.119    iCPU/regfile_inst/clk0
    SLICE_X45Y34         FDRE                                         r  iCPU/regfile_inst/x25_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    99.260 r  iCPU/regfile_inst/x25_reg[23]/Q
                         net (fo=2, routed)           0.104    99.364    iCPU/regfile_inst/x25_reg_n_2_[23]
    SLICE_X47Y35         LUT6 (Prop_lut6_I3_O)        0.045    99.409 r  iCPU/regfile_inst/iMEM_i_412/O
                         net (fo=1, routed)           0.000    99.409    iCPU/regfile_inst/iMEM_i_412_n_2
    SLICE_X47Y35         MUXF7 (Prop_muxf7_I0_O)      0.062    99.471 r  iCPU/regfile_inst/iMEM_i_188/O
                         net (fo=1, routed)           0.162    99.632    iCPU/regfile_inst/iMEM_i_188_n_2
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.108    99.740 r  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=2, routed)           0.347   100.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         100.087    
  -------------------------------------------------------------------
                         slack                                 50.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.905ns  (logic 5.237ns (30.980%)  route 11.668ns (69.020%))
  Logic Levels:           14  (LDPE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDPE (SetClr_ldpe_PRE_Q)     0.709    38.854 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.708    39.562    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.628    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.628    
                         arrival time                         -39.562    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.705ns  (logic 5.237ns (31.349%)  route 11.468ns (68.651%))
  Logic Levels:           14  (LDPE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 r  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 r  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 r  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 r  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 f  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 r  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 r  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          1.092    34.650    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.327    34.977 f  iCPU/regfile_inst/x1[19]_i_3/O
                         net (fo=2, routed)           0.595    35.572    iCPU/regfile_inst/x1[19]_i_3_n_2
    SLICE_X70Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.696 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=3, routed)           1.053    36.749    iCPU/regfile_inst/x1[19]_i_2_n_2
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124    36.873 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.639    37.512    iCPU/regfile_inst/cs_mem_reg_i_12_n_2
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124    37.636 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.509    38.145    iDec/pc_reg[13]
    SLICE_X54Y35         LDPE (SetClr_ldpe_PRE_Q)     0.709    38.854 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.509    39.363    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.633    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.633    
                         arrival time                         -39.363    
  -------------------------------------------------------------------
                         slack                                  7.271    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        15.425ns  (logic 4.420ns (28.655%)  route 11.005ns (71.345%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.639    34.090    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.326    34.416 f  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=2, routed)           0.423    34.839    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X71Y31         LUT6 (Prop_lut6_I1_O)        0.124    34.963 f  iCPU/regfile_inst/iMEM_i_141/O
                         net (fo=1, routed)           0.573    35.536    iCPU/regfile_inst/iMEM_i_141_n_2
    SLICE_X71Y31         LUT5 (Prop_lut5_I3_O)        0.124    35.660 f  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.634    36.295    iCPU/regfile_inst/iMEM_i_60_n_2
    SLICE_X71Y30         LUT6 (Prop_lut6_I1_O)        0.124    36.419 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.664    38.082    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                         -38.082    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        15.211ns  (logic 4.833ns (31.773%)  route 10.378ns (68.227%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.636    34.087    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I0_O)        0.326    34.413 f  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.425    34.838    iCPU/regfile_inst/iMEM_i_333_n_2
    SLICE_X72Y31         LUT6 (Prop_lut6_I1_O)        0.124    34.962 f  iCPU/regfile_inst/iMEM_i_329/O
                         net (fo=1, routed)           0.000    34.962    iCPU/regfile_inst/iMEM_i_329_n_2
    SLICE_X72Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    35.174 f  iCPU/regfile_inst/iMEM_i_144/O
                         net (fo=1, routed)           0.455    35.629    iCPU/regfile_inst/iMEM_i_144_n_2
    SLICE_X68Y32         LUT6 (Prop_lut6_I4_O)        0.299    35.928 f  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           0.908    36.836    iCPU/regfile_inst/iMEM_i_64_n_2
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.150    36.986 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=11, routed)          0.882    37.869    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.768    46.303    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.303    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        15.013ns  (logic 4.833ns (32.192%)  route 10.180ns (67.808%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.636    34.087    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I0_O)        0.326    34.413 f  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.425    34.838    iCPU/regfile_inst/iMEM_i_333_n_2
    SLICE_X72Y31         LUT6 (Prop_lut6_I1_O)        0.124    34.962 f  iCPU/regfile_inst/iMEM_i_329/O
                         net (fo=1, routed)           0.000    34.962    iCPU/regfile_inst/iMEM_i_329_n_2
    SLICE_X72Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    35.174 f  iCPU/regfile_inst/iMEM_i_144/O
                         net (fo=1, routed)           0.455    35.629    iCPU/regfile_inst/iMEM_i_144_n_2
    SLICE_X68Y32         LUT6 (Prop_lut6_I4_O)        0.299    35.928 f  iCPU/regfile_inst/iMEM_i_64/O
                         net (fo=1, routed)           0.908    36.836    iCPU/regfile_inst/iMEM_i_64_n_2
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.150    36.986 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=11, routed)          0.684    37.670    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.768    46.308    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.308    
                         arrival time                         -37.670    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        15.087ns  (logic 4.420ns (29.297%)  route 10.667ns (70.703%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.639    34.090    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.326    34.416 f  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=2, routed)           0.423    34.839    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X71Y31         LUT6 (Prop_lut6_I1_O)        0.124    34.963 f  iCPU/regfile_inst/iMEM_i_141/O
                         net (fo=1, routed)           0.573    35.536    iCPU/regfile_inst/iMEM_i_141_n_2
    SLICE_X71Y31         LUT5 (Prop_lut5_I3_O)        0.124    35.660 f  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.634    36.295    iCPU/regfile_inst/iMEM_i_60_n_2
    SLICE_X71Y30         LUT6 (Prop_lut6_I1_O)        0.124    36.419 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=5, routed)           1.326    37.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.510    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.510    
                         arrival time                         -37.744    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.937ns  (logic 4.420ns (29.592%)  route 10.517ns (70.408%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.639    34.090    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.326    34.416 f  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=2, routed)           0.427    34.843    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X71Y31         LUT6 (Prop_lut6_I3_O)        0.124    34.967 f  iCPU/regfile_inst/iMEM_i_143/O
                         net (fo=1, routed)           0.415    35.382    iCPU/regfile_inst/iMEM_i_143_n_2
    SLICE_X70Y31         LUT5 (Prop_lut5_I3_O)        0.124    35.506 f  iCPU/regfile_inst/iMEM_i_62/O
                         net (fo=1, routed)           0.521    36.027    iCPU/regfile_inst/iMEM_i_62_n_2
    SLICE_X68Y30         LUT6 (Prop_lut6_I1_O)        0.124    36.151 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=5, routed)           1.443    37.594    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                         -37.594    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.934ns  (logic 4.420ns (29.597%)  route 10.514ns (70.403%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.476    33.927    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X73Y32         LUT6 (Prop_lut6_I4_O)        0.326    34.253 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=2, routed)           0.664    34.917    iCPU/regfile_inst/iMEM_i_131_n_2
    SLICE_X70Y32         LUT6 (Prop_lut6_I3_O)        0.124    35.041 f  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.622    35.663    iCPU/regfile_inst/iMEM_i_134_n_2
    SLICE_X70Y32         LUT5 (Prop_lut5_I3_O)        0.124    35.787 f  iCPU/regfile_inst/iMEM_i_52/O
                         net (fo=1, routed)           0.472    36.259    iCPU/regfile_inst/iMEM_i_52_n_2
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.124    36.383 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=5, routed)           1.208    37.591    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.583    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.307    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.510    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.510    
                         arrival time                         -37.591    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.901ns  (logic 4.420ns (29.662%)  route 10.481ns (70.338%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.302    27.413    iCPU/regfile_inst/douta[21]
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    27.537 f  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=2, routed)           0.000    27.537    iCPU/regfile_inst/iMEM_i_568_n_2
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    27.749 f  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.722    28.471    iCPU/regfile_inst/iMEM_i_266_n_2
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.299    28.770 f  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=10, routed)          1.086    29.856    iCPU/regfile_inst/write_data[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I2_O)        0.124    29.980 r  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=75, routed)          1.410    31.390    iCPU/regfile_inst/alu_inst/data1[4]
    SLICE_X73Y35         LUT3 (Prop_lut3_I2_O)        0.154    31.544 f  iCPU/regfile_inst/iMEM_i_591/O
                         net (fo=2, routed)           1.552    33.096    iCPU/regfile_inst/iMEM_i_591_n_2
    SLICE_X77Y34         LUT4 (Prop_lut4_I2_O)        0.355    33.451 f  iCPU/regfile_inst/iMEM_i_312/O
                         net (fo=4, routed)           0.636    34.087    iCPU/regfile_inst/iMEM_i_312_n_2
    SLICE_X74Y31         LUT6 (Prop_lut6_I0_O)        0.326    34.413 f  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=2, routed)           0.736    35.149    iCPU/regfile_inst/iMEM_i_333_n_2
    SLICE_X70Y30         LUT6 (Prop_lut6_I3_O)        0.124    35.273 r  iCPU/regfile_inst/iMEM_i_147/O
                         net (fo=2, routed)           0.436    35.709    iCPU/regfile_inst/iMEM_i_147_n_2
    SLICE_X68Y31         LUT5 (Prop_lut5_I4_O)        0.124    35.833 r  iCPU/regfile_inst/iMEM_i_66/O
                         net (fo=1, routed)           0.598    36.431    iCPU/regfile_inst/iMEM_i_66_n_2
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.124    36.555 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=10, routed)          1.004    37.559    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                         -37.559    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             9.133ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.715ns  (logic 4.404ns (29.929%)  route 10.311ns (70.071%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 47.084 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.343ns = ( 22.657 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.759    22.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.111 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.972    27.083    iCPU/regfile_inst/douta[21]
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    27.207 f  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.207    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    27.421 f  iCPU/regfile_inst/iMEM_i_183/O
                         net (fo=1, routed)           0.594    28.015    iCPU/regfile_inst/iMEM_i_183_n_2
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.297    28.312 f  iCPU/regfile_inst/iMEM_i_83/O
                         net (fo=2, routed)           0.904    29.216    iCPU/regfile_inst/write_data[24]
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    29.340 f  iCPU/regfile_inst/tempB_reg[24]_i_6/O
                         net (fo=2, routed)           0.619    29.959    iCPU/regfile_inst/tempB_reg[24]_i_6_n_2
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124    30.083 r  iCPU/regfile_inst/p_2_out_carry__5_i_20/O
                         net (fo=8, routed)           1.080    31.163    iCPU/regfile_inst/alu_inst/data1[24]
    SLICE_X70Y33         LUT4 (Prop_lut4_I2_O)        0.124    31.287 f  iCPU/regfile_inst/iMEM_i_589/O
                         net (fo=1, routed)           0.647    31.934    iCPU/regfile_inst/iMEM_i_589_n_2
    SLICE_X70Y35         LUT5 (Prop_lut5_I4_O)        0.124    32.058 f  iCPU/regfile_inst/iMEM_i_307/O
                         net (fo=1, routed)           0.426    32.485    iCPU/regfile_inst/iMEM_i_307_n_2
    SLICE_X68Y35         LUT6 (Prop_lut6_I4_O)        0.124    32.609 f  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=45, routed)          0.830    33.438    iCPU/regfile_inst/iMEM_i_130_n_2
    SLICE_X74Y30         LUT3 (Prop_lut3_I0_O)        0.120    33.558 r  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=20, routed)          0.519    34.077    iCPU/regfile_inst/iMEM_i_123_n_2
    SLICE_X73Y32         LUT5 (Prop_lut5_I1_O)        0.327    34.404 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=1, routed)           0.464    34.868    iCPU/regfile_inst/iMEM_i_119_n_2
    SLICE_X72Y32         LUT6 (Prop_lut6_I2_O)        0.124    34.992 f  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=2, routed)           0.992    35.984    iCPU/regfile_inst/iMEM_i_46_n_2
    SLICE_X60Y32         LUT2 (Prop_lut2_I1_O)        0.124    36.108 r  iCPU/regfile_inst/iMEM_i_2/O
                         net (fo=4, routed)           1.264    37.372    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.084    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.302    
                         clock uncertainty           -0.231    47.071    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.505    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.505    
                         arrival time                         -37.372    
  -------------------------------------------------------------------
                         slack                                  9.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.491ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.325ns  (logic 0.630ns (47.541%)  route 0.695ns (52.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=43, routed)          0.428   125.194    iCPU/regfile_inst/douta[24]
    SLICE_X61Y28         LUT6 (Prop_lut6_I2_O)        0.045   125.239 r  iCPU/regfile_inst/iMEM_i_104/O
                         net (fo=9, routed)           0.267   125.506    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.506    
  -------------------------------------------------------------------
                         slack                                 75.491    

Slack (MET) :             75.585ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.419ns  (logic 0.630ns (44.396%)  route 0.789ns (55.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=48, routed)          0.549   125.314    iCPU/regfile_inst/douta[23]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.045   125.359 r  iCPU/regfile_inst/iMEM_i_95/O
                         net (fo=2, routed)           0.240   125.600    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.600    
  -------------------------------------------------------------------
                         slack                                 75.585    

Slack (MET) :             75.618ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.452ns  (logic 0.630ns (43.378%)  route 0.822ns (56.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=48, routed)          0.509   125.275    iCPU/regfile_inst/douta[23]
    SLICE_X51Y33         LUT6 (Prop_lut6_I4_O)        0.045   125.320 r  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=2, routed)           0.313   125.633    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.633    
  -------------------------------------------------------------------
                         slack                                 75.618    

Slack (MET) :             75.649ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.489ns  (logic 0.630ns (42.299%)  route 0.859ns (57.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=43, routed)          0.588   125.354    iCPU/regfile_inst/douta[24]
    SLICE_X61Y39         LUT6 (Prop_lut6_I2_O)        0.045   125.399 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=2, routed)           0.271   125.670    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         125.670    
  -------------------------------------------------------------------
                         slack                                 75.649    

Slack (MET) :             75.652ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.492ns  (logic 0.630ns (42.214%)  route 0.862ns (57.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=43, routed)          0.531   125.296    iCPU/regfile_inst/douta[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.045   125.341 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=2, routed)           0.332   125.673    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         125.673    
  -------------------------------------------------------------------
                         slack                                 75.652    

Slack (MET) :             75.679ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.311ns  (logic 0.630ns (48.042%)  route 0.681ns (51.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 124.176 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612   124.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585   124.761 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=18, routed)          0.316   125.077    iCPU/alu_inst/douta[2]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.045   125.122 r  iCPU/alu_inst/iMEM_i_1/O
                         net (fo=53, routed)          0.365   125.487    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.808    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.808    
                         arrival time                         125.487    
  -------------------------------------------------------------------
                         slack                                 75.679    

Slack (MET) :             75.679ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.311ns  (logic 0.630ns (48.042%)  route 0.681ns (51.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 124.176 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.612   124.176    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585   124.761 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=18, routed)          0.316   125.077    iCPU/alu_inst/douta[2]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.045   125.122 r  iCPU/alu_inst/iMEM_i_1/O
                         net (fo=53, routed)          0.365   125.487    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.808    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.808    
                         arrival time                         125.487    
  -------------------------------------------------------------------
                         slack                                 75.679    

Slack (MET) :             75.738ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.572ns  (logic 0.630ns (40.082%)  route 0.942ns (59.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=43, routed)          0.625   125.391    iCPU/regfile_inst/douta[24]
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.045   125.436 r  iCPU/regfile_inst/iMEM_i_96/O
                         net (fo=3, routed)           0.316   125.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.752    
  -------------------------------------------------------------------
                         slack                                 75.738    

Slack (MET) :             75.738ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.572ns  (logic 0.630ns (40.064%)  route 0.942ns (59.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 48.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=43, routed)          0.655   125.421    iCPU/regfile_inst/douta[24]
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.045   125.466 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.288   125.753    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.488    
                         clock uncertainty            0.231    49.719    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.753    
  -------------------------------------------------------------------
                         slack                                 75.738    

Slack (MET) :             75.765ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.605ns  (logic 0.630ns (39.261%)  route 0.975ns (60.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 124.181 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.766 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=48, routed)          0.628   125.394    iCPU/regfile_inst/douta[23]
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.045   125.439 r  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=2, routed)           0.347   125.785    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.881    48.750    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.494    
                         clock uncertainty            0.231    49.725    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.021    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.021    
                         arrival time                         125.785    
  -------------------------------------------------------------------
                         slack                                 75.765    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.585ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.478ns (22.345%)  route 1.661ns (77.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.715    -2.387    iCPU/clk0
    SLICE_X58Y31         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.478    -1.909 r  iCPU/pc_reg[3]/Q
                         net (fo=9, routed)           1.661    -0.248    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.737    21.337    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.337    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                 21.585    

Slack (MET) :             21.855ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.419ns (22.452%)  route 1.447ns (77.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.714    -2.388    iCPU/clk0
    SLICE_X57Y30         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.419    -1.969 r  iCPU/pc_reg[2]/Q
                         net (fo=10, routed)          1.447    -0.522    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.741    21.333    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                 21.855    

Slack (MET) :             21.928ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.478ns (26.538%)  route 1.323ns (73.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 22.092 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.715    -2.387    iCPU/clk0
    SLICE_X58Y31         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.478    -1.909 r  iCPU/pc_reg[3]/Q
                         net (fo=9, routed)           1.323    -0.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.586    22.092    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.310    
                         clock uncertainty           -0.231    22.079    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.737    21.342    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.342    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                 21.928    

Slack (MET) :             21.937ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.518ns (26.519%)  route 1.435ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.720    -2.382    iCPU/clk0
    SLICE_X54Y36         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.518    -1.864 r  iCPU/pc_reg[10]/Q
                         net (fo=8, routed)           1.435    -0.429    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.508    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                 21.937    

Slack (MET) :             22.036ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.456ns (24.500%)  route 1.405ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.713    -2.389    iCPU/clk0
    SLICE_X57Y29         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.456    -1.933 r  iCPU/pc_reg[11]/Q
                         net (fo=8, routed)           1.405    -0.528    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.508    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                 22.036    

Slack (MET) :             22.145ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.478ns (30.374%)  route 1.096ns (69.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.715    -2.387    iCPU/clk0
    SLICE_X58Y31         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.478    -1.909 r  iCPU/pc_reg[8]/Q
                         net (fo=8, routed)           1.096    -0.813    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.743    21.331    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                 22.145    

Slack (MET) :             22.198ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.419ns (27.418%)  route 1.109ns (72.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 22.092 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.714    -2.388    iCPU/clk0
    SLICE_X57Y30         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.419    -1.969 r  iCPU/pc_reg[2]/Q
                         net (fo=10, routed)          1.109    -0.860    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.586    22.092    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.310    
                         clock uncertainty           -0.231    22.079    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.741    21.338    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.338    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                 22.198    

Slack (MET) :             22.202ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.419ns (26.307%)  route 1.174ns (73.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.644    -2.458    iCPU/clk0
    SLICE_X53Y32         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.419    -2.039 r  iCPU/pc_reg[5]/Q
                         net (fo=8, routed)           1.174    -0.865    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.738    21.336    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                 22.202    

Slack (MET) :             22.280ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.518ns (32.067%)  route 1.097ns (67.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 22.092 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.720    -2.382    iCPU/clk0
    SLICE_X54Y36         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.518    -1.864 r  iCPU/pc_reg[10]/Q
                         net (fo=8, routed)           1.097    -0.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.586    22.092    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.310    
                         clock uncertainty           -0.231    22.079    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.513    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                 22.280    

Slack (MET) :             22.336ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.419ns (30.269%)  route 0.965ns (69.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 22.087 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.718    -2.384    iCPU/clk0
    SLICE_X57Y33         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419    -1.965 r  iCPU/pc_reg[7]/Q
                         net (fo=8, routed)           0.965    -1.000    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.087    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.074    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.738    21.336    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                 22.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.602ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.965%)  route 0.230ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 99.140 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.577    99.140    iCPU/clk0
    SLICE_X57Y34         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    99.281 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.230    99.512    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.910    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.910    
                         arrival time                          99.512    
  -------------------------------------------------------------------
                         slack                                 74.602    

Slack (MET) :             74.624ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.410%)  route 0.214ns (62.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 99.137 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.574    99.137    iCPU/clk0
    SLICE_X57Y31         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.128    99.265 r  iCPU/pc_reg[9]/Q
                         net (fo=8, routed)           0.214    99.479    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    24.856    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.856    
                         arrival time                          99.479    
  -------------------------------------------------------------------
                         slack                                 74.624    

Slack (MET) :             74.630ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.798%)  route 0.238ns (59.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 23.747 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 99.133 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.570    99.133    iCPU/clk0
    SLICE_X54Y27         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    99.297 r  iCPU/pc_reg[6]/Q
                         net (fo=8, routed)           0.238    99.535    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.747    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.491    
                         clock uncertainty            0.231    24.722    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.905    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.905    
                         arrival time                          99.535    
  -------------------------------------------------------------------
                         slack                                 74.630    

Slack (MET) :             74.656ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.080%)  route 0.271ns (67.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 99.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.550    99.113    iCPU/clk0
    SLICE_X53Y32         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.128    99.241 r  iCPU/pc_reg[4]/Q
                         net (fo=8, routed)           0.271    99.512    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    24.856    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.856    
                         arrival time                          99.512    
  -------------------------------------------------------------------
                         slack                                 74.656    

Slack (MET) :             74.661ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.801%)  route 0.251ns (66.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.576    99.139    iCPU/clk0
    SLICE_X57Y33         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.128    99.267 r  iCPU/pc_reg[7]/Q
                         net (fo=8, routed)           0.251    99.518    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    24.857    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.857    
                         arrival time                          99.518    
  -------------------------------------------------------------------
                         slack                                 74.661    

Slack (MET) :             74.707ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.765%)  route 0.278ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 99.137 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.574    99.137    iCPU/clk0
    SLICE_X58Y31         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.148    99.285 r  iCPU/pc_reg[8]/Q
                         net (fo=8, routed)           0.278    99.563    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    24.856    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.856    
                         arrival time                          99.563    
  -------------------------------------------------------------------
                         slack                                 74.707    

Slack (MET) :             74.713ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.535%)  route 0.336ns (70.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 23.747 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 99.140 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.577    99.140    iCPU/clk0
    SLICE_X57Y34         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    99.281 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.336    99.618    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.747    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.491    
                         clock uncertainty            0.231    24.722    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.905    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.905    
                         arrival time                          99.618    
  -------------------------------------------------------------------
                         slack                                 74.713    

Slack (MET) :             74.731ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.284%)  route 0.344ns (67.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 99.133 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.570    99.133    iCPU/clk0
    SLICE_X54Y27         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    99.297 r  iCPU/pc_reg[6]/Q
                         net (fo=8, routed)           0.344    99.641    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.910    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.910    
                         arrival time                          99.641    
  -------------------------------------------------------------------
                         slack                                 74.731    

Slack (MET) :             74.735ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.562%)  route 0.320ns (71.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 23.747 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 99.137 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.574    99.137    iCPU/clk0
    SLICE_X57Y31         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.128    99.265 r  iCPU/pc_reg[9]/Q
                         net (fo=8, routed)           0.320    99.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.747    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.491    
                         clock uncertainty            0.231    24.722    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    24.851    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.851    
                         arrival time                          99.585    
  -------------------------------------------------------------------
                         slack                                 74.735    

Slack (MET) :             74.762ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.505ns  (logic 0.128ns (25.338%)  route 0.377ns (74.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 23.752 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 99.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.550    99.113    iCPU/clk0
    SLICE_X53Y32         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.128    99.241 r  iCPU/pc_reg[5]/Q
                         net (fo=8, routed)           0.377    99.618    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.883    23.752    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.496    
                         clock uncertainty            0.231    24.727    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    24.857    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.857    
                         arrival time                          99.618    
  -------------------------------------------------------------------
                         slack                                 74.762    





