|pipelined_computer
LED8 <= <GND>
LED7 <= pipelined_computer_main:computer.io_out
reset => pipelined_computer_main:computer.resetn
CLOCK_10 => clock_and_memclock:Clocks.refclk
SW9 => in_port:in1.sw4
SW8 => in_port:in1.sw3
SW7 => in_port:in1.sw2
SW6 => in_port:in1.sw1
SW5 => in_port:in1.sw0
SW4 => in_port:in2.sw4
SW3 => in_port:in2.sw3
SW2 => in_port:in2.sw2
SW1 => in_port:in2.sw1
SW0 => in_port:in2.sw0
HEX0[0] <= out_port:out3.out0[0]
HEX0[1] <= out_port:out3.out0[1]
HEX0[2] <= out_port:out3.out0[2]
HEX0[3] <= out_port:out3.out0[3]
HEX0[4] <= out_port:out3.out0[4]
HEX0[5] <= out_port:out3.out0[5]
HEX0[6] <= out_port:out3.out0[6]
HEX1[0] <= out_port:out3.out1[0]
HEX1[1] <= out_port:out3.out1[1]
HEX1[2] <= out_port:out3.out1[2]
HEX1[3] <= out_port:out3.out1[3]
HEX1[4] <= out_port:out3.out1[4]
HEX1[5] <= out_port:out3.out1[5]
HEX1[6] <= out_port:out3.out1[6]
HEX2[0] <= out_port:out2.out0[0]
HEX2[1] <= out_port:out2.out0[1]
HEX2[2] <= out_port:out2.out0[2]
HEX2[3] <= out_port:out2.out0[3]
HEX2[4] <= out_port:out2.out0[4]
HEX2[5] <= out_port:out2.out0[5]
HEX2[6] <= out_port:out2.out0[6]
HEX3[0] <= out_port:out2.out1[0]
HEX3[1] <= out_port:out2.out1[1]
HEX3[2] <= out_port:out2.out1[2]
HEX3[3] <= out_port:out2.out1[3]
HEX3[4] <= out_port:out2.out1[4]
HEX3[5] <= out_port:out2.out1[5]
HEX3[6] <= out_port:out2.out1[6]
HEX4[0] <= out_port:out1.out0[0]
HEX4[1] <= out_port:out1.out0[1]
HEX4[2] <= out_port:out1.out0[2]
HEX4[3] <= out_port:out1.out0[3]
HEX4[4] <= out_port:out1.out0[4]
HEX4[5] <= out_port:out1.out0[5]
HEX4[6] <= out_port:out1.out0[6]
HEX5[0] <= out_port:out1.out1[0]
HEX5[1] <= out_port:out1.out1[1]
HEX5[2] <= out_port:out1.out1[2]
HEX5[3] <= out_port:out1.out1[3]
HEX5[4] <= out_port:out1.out1[4]
HEX5[5] <= out_port:out1.out1[5]
HEX5[6] <= out_port:out1.out1[6]


|pipelined_computer|pipelined_computer_main:computer
resetn => resetn.IN6
clock => clock.IN7
mem_clock => mem_clock.IN2
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
inst[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
ealu[0] <= ealu[0].DB_MAX_OUTPUT_PORT_TYPE
ealu[1] <= ealu[1].DB_MAX_OUTPUT_PORT_TYPE
ealu[2] <= ealu[2].DB_MAX_OUTPUT_PORT_TYPE
ealu[3] <= ealu[3].DB_MAX_OUTPUT_PORT_TYPE
ealu[4] <= ealu[4].DB_MAX_OUTPUT_PORT_TYPE
ealu[5] <= ealu[5].DB_MAX_OUTPUT_PORT_TYPE
ealu[6] <= ealu[6].DB_MAX_OUTPUT_PORT_TYPE
ealu[7] <= ealu[7].DB_MAX_OUTPUT_PORT_TYPE
ealu[8] <= ealu[8].DB_MAX_OUTPUT_PORT_TYPE
ealu[9] <= ealu[9].DB_MAX_OUTPUT_PORT_TYPE
ealu[10] <= ealu[10].DB_MAX_OUTPUT_PORT_TYPE
ealu[11] <= ealu[11].DB_MAX_OUTPUT_PORT_TYPE
ealu[12] <= ealu[12].DB_MAX_OUTPUT_PORT_TYPE
ealu[13] <= ealu[13].DB_MAX_OUTPUT_PORT_TYPE
ealu[14] <= ealu[14].DB_MAX_OUTPUT_PORT_TYPE
ealu[15] <= ealu[15].DB_MAX_OUTPUT_PORT_TYPE
ealu[16] <= ealu[16].DB_MAX_OUTPUT_PORT_TYPE
ealu[17] <= ealu[17].DB_MAX_OUTPUT_PORT_TYPE
ealu[18] <= ealu[18].DB_MAX_OUTPUT_PORT_TYPE
ealu[19] <= ealu[19].DB_MAX_OUTPUT_PORT_TYPE
ealu[20] <= ealu[20].DB_MAX_OUTPUT_PORT_TYPE
ealu[21] <= ealu[21].DB_MAX_OUTPUT_PORT_TYPE
ealu[22] <= ealu[22].DB_MAX_OUTPUT_PORT_TYPE
ealu[23] <= ealu[23].DB_MAX_OUTPUT_PORT_TYPE
ealu[24] <= ealu[24].DB_MAX_OUTPUT_PORT_TYPE
ealu[25] <= ealu[25].DB_MAX_OUTPUT_PORT_TYPE
ealu[26] <= ealu[26].DB_MAX_OUTPUT_PORT_TYPE
ealu[27] <= ealu[27].DB_MAX_OUTPUT_PORT_TYPE
ealu[28] <= ealu[28].DB_MAX_OUTPUT_PORT_TYPE
ealu[29] <= ealu[29].DB_MAX_OUTPUT_PORT_TYPE
ealu[30] <= ealu[30].DB_MAX_OUTPUT_PORT_TYPE
ealu[31] <= ealu[31].DB_MAX_OUTPUT_PORT_TYPE
malu[0] <= malu[0].DB_MAX_OUTPUT_PORT_TYPE
malu[1] <= malu[1].DB_MAX_OUTPUT_PORT_TYPE
malu[2] <= malu[2].DB_MAX_OUTPUT_PORT_TYPE
malu[3] <= malu[3].DB_MAX_OUTPUT_PORT_TYPE
malu[4] <= malu[4].DB_MAX_OUTPUT_PORT_TYPE
malu[5] <= malu[5].DB_MAX_OUTPUT_PORT_TYPE
malu[6] <= malu[6].DB_MAX_OUTPUT_PORT_TYPE
malu[7] <= malu[7].DB_MAX_OUTPUT_PORT_TYPE
malu[8] <= malu[8].DB_MAX_OUTPUT_PORT_TYPE
malu[9] <= malu[9].DB_MAX_OUTPUT_PORT_TYPE
malu[10] <= malu[10].DB_MAX_OUTPUT_PORT_TYPE
malu[11] <= malu[11].DB_MAX_OUTPUT_PORT_TYPE
malu[12] <= malu[12].DB_MAX_OUTPUT_PORT_TYPE
malu[13] <= malu[13].DB_MAX_OUTPUT_PORT_TYPE
malu[14] <= malu[14].DB_MAX_OUTPUT_PORT_TYPE
malu[15] <= malu[15].DB_MAX_OUTPUT_PORT_TYPE
malu[16] <= malu[16].DB_MAX_OUTPUT_PORT_TYPE
malu[17] <= malu[17].DB_MAX_OUTPUT_PORT_TYPE
malu[18] <= malu[18].DB_MAX_OUTPUT_PORT_TYPE
malu[19] <= malu[19].DB_MAX_OUTPUT_PORT_TYPE
malu[20] <= malu[20].DB_MAX_OUTPUT_PORT_TYPE
malu[21] <= malu[21].DB_MAX_OUTPUT_PORT_TYPE
malu[22] <= malu[22].DB_MAX_OUTPUT_PORT_TYPE
malu[23] <= malu[23].DB_MAX_OUTPUT_PORT_TYPE
malu[24] <= malu[24].DB_MAX_OUTPUT_PORT_TYPE
malu[25] <= malu[25].DB_MAX_OUTPUT_PORT_TYPE
malu[26] <= malu[26].DB_MAX_OUTPUT_PORT_TYPE
malu[27] <= malu[27].DB_MAX_OUTPUT_PORT_TYPE
malu[28] <= malu[28].DB_MAX_OUTPUT_PORT_TYPE
malu[29] <= malu[29].DB_MAX_OUTPUT_PORT_TYPE
malu[30] <= malu[30].DB_MAX_OUTPUT_PORT_TYPE
malu[31] <= malu[31].DB_MAX_OUTPUT_PORT_TYPE
walu[0] <= walu[0].DB_MAX_OUTPUT_PORT_TYPE
walu[1] <= walu[1].DB_MAX_OUTPUT_PORT_TYPE
walu[2] <= walu[2].DB_MAX_OUTPUT_PORT_TYPE
walu[3] <= walu[3].DB_MAX_OUTPUT_PORT_TYPE
walu[4] <= walu[4].DB_MAX_OUTPUT_PORT_TYPE
walu[5] <= walu[5].DB_MAX_OUTPUT_PORT_TYPE
walu[6] <= walu[6].DB_MAX_OUTPUT_PORT_TYPE
walu[7] <= walu[7].DB_MAX_OUTPUT_PORT_TYPE
walu[8] <= walu[8].DB_MAX_OUTPUT_PORT_TYPE
walu[9] <= walu[9].DB_MAX_OUTPUT_PORT_TYPE
walu[10] <= walu[10].DB_MAX_OUTPUT_PORT_TYPE
walu[11] <= walu[11].DB_MAX_OUTPUT_PORT_TYPE
walu[12] <= walu[12].DB_MAX_OUTPUT_PORT_TYPE
walu[13] <= walu[13].DB_MAX_OUTPUT_PORT_TYPE
walu[14] <= walu[14].DB_MAX_OUTPUT_PORT_TYPE
walu[15] <= walu[15].DB_MAX_OUTPUT_PORT_TYPE
walu[16] <= walu[16].DB_MAX_OUTPUT_PORT_TYPE
walu[17] <= walu[17].DB_MAX_OUTPUT_PORT_TYPE
walu[18] <= walu[18].DB_MAX_OUTPUT_PORT_TYPE
walu[19] <= walu[19].DB_MAX_OUTPUT_PORT_TYPE
walu[20] <= walu[20].DB_MAX_OUTPUT_PORT_TYPE
walu[21] <= walu[21].DB_MAX_OUTPUT_PORT_TYPE
walu[22] <= walu[22].DB_MAX_OUTPUT_PORT_TYPE
walu[23] <= walu[23].DB_MAX_OUTPUT_PORT_TYPE
walu[24] <= walu[24].DB_MAX_OUTPUT_PORT_TYPE
walu[25] <= walu[25].DB_MAX_OUTPUT_PORT_TYPE
walu[26] <= walu[26].DB_MAX_OUTPUT_PORT_TYPE
walu[27] <= walu[27].DB_MAX_OUTPUT_PORT_TYPE
walu[28] <= walu[28].DB_MAX_OUTPUT_PORT_TYPE
walu[29] <= walu[29].DB_MAX_OUTPUT_PORT_TYPE
walu[30] <= walu[30].DB_MAX_OUTPUT_PORT_TYPE
walu[31] <= walu[31].DB_MAX_OUTPUT_PORT_TYPE
out_port0[0] <= pipemem:mem_stage.port6
out_port0[1] <= pipemem:mem_stage.port6
out_port0[2] <= pipemem:mem_stage.port6
out_port0[3] <= pipemem:mem_stage.port6
out_port0[4] <= pipemem:mem_stage.port6
out_port0[5] <= pipemem:mem_stage.port6
out_port0[6] <= pipemem:mem_stage.port6
out_port0[7] <= pipemem:mem_stage.port6
out_port0[8] <= pipemem:mem_stage.port6
out_port0[9] <= pipemem:mem_stage.port6
out_port0[10] <= pipemem:mem_stage.port6
out_port0[11] <= pipemem:mem_stage.port6
out_port0[12] <= pipemem:mem_stage.port6
out_port0[13] <= pipemem:mem_stage.port6
out_port0[14] <= pipemem:mem_stage.port6
out_port0[15] <= pipemem:mem_stage.port6
out_port0[16] <= pipemem:mem_stage.port6
out_port0[17] <= pipemem:mem_stage.port6
out_port0[18] <= pipemem:mem_stage.port6
out_port0[19] <= pipemem:mem_stage.port6
out_port0[20] <= pipemem:mem_stage.port6
out_port0[21] <= pipemem:mem_stage.port6
out_port0[22] <= pipemem:mem_stage.port6
out_port0[23] <= pipemem:mem_stage.port6
out_port0[24] <= pipemem:mem_stage.port6
out_port0[25] <= pipemem:mem_stage.port6
out_port0[26] <= pipemem:mem_stage.port6
out_port0[27] <= pipemem:mem_stage.port6
out_port0[28] <= pipemem:mem_stage.port6
out_port0[29] <= pipemem:mem_stage.port6
out_port0[30] <= pipemem:mem_stage.port6
out_port0[31] <= pipemem:mem_stage.port6
out_port1[0] <= pipemem:mem_stage.port7
out_port1[1] <= pipemem:mem_stage.port7
out_port1[2] <= pipemem:mem_stage.port7
out_port1[3] <= pipemem:mem_stage.port7
out_port1[4] <= pipemem:mem_stage.port7
out_port1[5] <= pipemem:mem_stage.port7
out_port1[6] <= pipemem:mem_stage.port7
out_port1[7] <= pipemem:mem_stage.port7
out_port1[8] <= pipemem:mem_stage.port7
out_port1[9] <= pipemem:mem_stage.port7
out_port1[10] <= pipemem:mem_stage.port7
out_port1[11] <= pipemem:mem_stage.port7
out_port1[12] <= pipemem:mem_stage.port7
out_port1[13] <= pipemem:mem_stage.port7
out_port1[14] <= pipemem:mem_stage.port7
out_port1[15] <= pipemem:mem_stage.port7
out_port1[16] <= pipemem:mem_stage.port7
out_port1[17] <= pipemem:mem_stage.port7
out_port1[18] <= pipemem:mem_stage.port7
out_port1[19] <= pipemem:mem_stage.port7
out_port1[20] <= pipemem:mem_stage.port7
out_port1[21] <= pipemem:mem_stage.port7
out_port1[22] <= pipemem:mem_stage.port7
out_port1[23] <= pipemem:mem_stage.port7
out_port1[24] <= pipemem:mem_stage.port7
out_port1[25] <= pipemem:mem_stage.port7
out_port1[26] <= pipemem:mem_stage.port7
out_port1[27] <= pipemem:mem_stage.port7
out_port1[28] <= pipemem:mem_stage.port7
out_port1[29] <= pipemem:mem_stage.port7
out_port1[30] <= pipemem:mem_stage.port7
out_port1[31] <= pipemem:mem_stage.port7
out_port2[0] <= pipemem:mem_stage.port8
out_port2[1] <= pipemem:mem_stage.port8
out_port2[2] <= pipemem:mem_stage.port8
out_port2[3] <= pipemem:mem_stage.port8
out_port2[4] <= pipemem:mem_stage.port8
out_port2[5] <= pipemem:mem_stage.port8
out_port2[6] <= pipemem:mem_stage.port8
out_port2[7] <= pipemem:mem_stage.port8
out_port2[8] <= pipemem:mem_stage.port8
out_port2[9] <= pipemem:mem_stage.port8
out_port2[10] <= pipemem:mem_stage.port8
out_port2[11] <= pipemem:mem_stage.port8
out_port2[12] <= pipemem:mem_stage.port8
out_port2[13] <= pipemem:mem_stage.port8
out_port2[14] <= pipemem:mem_stage.port8
out_port2[15] <= pipemem:mem_stage.port8
out_port2[16] <= pipemem:mem_stage.port8
out_port2[17] <= pipemem:mem_stage.port8
out_port2[18] <= pipemem:mem_stage.port8
out_port2[19] <= pipemem:mem_stage.port8
out_port2[20] <= pipemem:mem_stage.port8
out_port2[21] <= pipemem:mem_stage.port8
out_port2[22] <= pipemem:mem_stage.port8
out_port2[23] <= pipemem:mem_stage.port8
out_port2[24] <= pipemem:mem_stage.port8
out_port2[25] <= pipemem:mem_stage.port8
out_port2[26] <= pipemem:mem_stage.port8
out_port2[27] <= pipemem:mem_stage.port8
out_port2[28] <= pipemem:mem_stage.port8
out_port2[29] <= pipemem:mem_stage.port8
out_port2[30] <= pipemem:mem_stage.port8
out_port2[31] <= pipemem:mem_stage.port8
in_port0[0] => in_port0[0].IN1
in_port0[1] => in_port0[1].IN1
in_port0[2] => in_port0[2].IN1
in_port0[3] => in_port0[3].IN1
in_port0[4] => in_port0[4].IN1
in_port0[5] => in_port0[5].IN1
in_port0[6] => in_port0[6].IN1
in_port0[7] => in_port0[7].IN1
in_port0[8] => in_port0[8].IN1
in_port0[9] => in_port0[9].IN1
in_port0[10] => in_port0[10].IN1
in_port0[11] => in_port0[11].IN1
in_port0[12] => in_port0[12].IN1
in_port0[13] => in_port0[13].IN1
in_port0[14] => in_port0[14].IN1
in_port0[15] => in_port0[15].IN1
in_port0[16] => in_port0[16].IN1
in_port0[17] => in_port0[17].IN1
in_port0[18] => in_port0[18].IN1
in_port0[19] => in_port0[19].IN1
in_port0[20] => in_port0[20].IN1
in_port0[21] => in_port0[21].IN1
in_port0[22] => in_port0[22].IN1
in_port0[23] => in_port0[23].IN1
in_port0[24] => in_port0[24].IN1
in_port0[25] => in_port0[25].IN1
in_port0[26] => in_port0[26].IN1
in_port0[27] => in_port0[27].IN1
in_port0[28] => in_port0[28].IN1
in_port0[29] => in_port0[29].IN1
in_port0[30] => in_port0[30].IN1
in_port0[31] => in_port0[31].IN1
in_port1[0] => in_port1[0].IN1
in_port1[1] => in_port1[1].IN1
in_port1[2] => in_port1[2].IN1
in_port1[3] => in_port1[3].IN1
in_port1[4] => in_port1[4].IN1
in_port1[5] => in_port1[5].IN1
in_port1[6] => in_port1[6].IN1
in_port1[7] => in_port1[7].IN1
in_port1[8] => in_port1[8].IN1
in_port1[9] => in_port1[9].IN1
in_port1[10] => in_port1[10].IN1
in_port1[11] => in_port1[11].IN1
in_port1[12] => in_port1[12].IN1
in_port1[13] => in_port1[13].IN1
in_port1[14] => in_port1[14].IN1
in_port1[15] => in_port1[15].IN1
in_port1[16] => in_port1[16].IN1
in_port1[17] => in_port1[17].IN1
in_port1[18] => in_port1[18].IN1
in_port1[19] => in_port1[19].IN1
in_port1[20] => in_port1[20].IN1
in_port1[21] => in_port1[21].IN1
in_port1[22] => in_port1[22].IN1
in_port1[23] => in_port1[23].IN1
in_port1[24] => in_port1[24].IN1
in_port1[25] => in_port1[25].IN1
in_port1[26] => in_port1[26].IN1
in_port1[27] => in_port1[27].IN1
in_port1[28] => in_port1[28].IN1
in_port1[29] => in_port1[29].IN1
in_port1[30] => in_port1[30].IN1
in_port1[31] => in_port1[31].IN1
mem_dataout[0] <= pipemem:mem_stage.port11
mem_dataout[1] <= pipemem:mem_stage.port11
mem_dataout[2] <= pipemem:mem_stage.port11
mem_dataout[3] <= pipemem:mem_stage.port11
mem_dataout[4] <= pipemem:mem_stage.port11
mem_dataout[5] <= pipemem:mem_stage.port11
mem_dataout[6] <= pipemem:mem_stage.port11
mem_dataout[7] <= pipemem:mem_stage.port11
mem_dataout[8] <= pipemem:mem_stage.port11
mem_dataout[9] <= pipemem:mem_stage.port11
mem_dataout[10] <= pipemem:mem_stage.port11
mem_dataout[11] <= pipemem:mem_stage.port11
mem_dataout[12] <= pipemem:mem_stage.port11
mem_dataout[13] <= pipemem:mem_stage.port11
mem_dataout[14] <= pipemem:mem_stage.port11
mem_dataout[15] <= pipemem:mem_stage.port11
mem_dataout[16] <= pipemem:mem_stage.port11
mem_dataout[17] <= pipemem:mem_stage.port11
mem_dataout[18] <= pipemem:mem_stage.port11
mem_dataout[19] <= pipemem:mem_stage.port11
mem_dataout[20] <= pipemem:mem_stage.port11
mem_dataout[21] <= pipemem:mem_stage.port11
mem_dataout[22] <= pipemem:mem_stage.port11
mem_dataout[23] <= pipemem:mem_stage.port11
mem_dataout[24] <= pipemem:mem_stage.port11
mem_dataout[25] <= pipemem:mem_stage.port11
mem_dataout[26] <= pipemem:mem_stage.port11
mem_dataout[27] <= pipemem:mem_stage.port11
mem_dataout[28] <= pipemem:mem_stage.port11
mem_dataout[29] <= pipemem:mem_stage.port11
mem_dataout[30] <= pipemem:mem_stage.port11
mem_dataout[31] <= pipemem:mem_stage.port11
io_read_data[0] <= pipemem:mem_stage.port12
io_read_data[1] <= pipemem:mem_stage.port12
io_read_data[2] <= pipemem:mem_stage.port12
io_read_data[3] <= pipemem:mem_stage.port12
io_read_data[4] <= pipemem:mem_stage.port12
io_read_data[5] <= pipemem:mem_stage.port12
io_read_data[6] <= pipemem:mem_stage.port12
io_read_data[7] <= pipemem:mem_stage.port12
io_read_data[8] <= pipemem:mem_stage.port12
io_read_data[9] <= pipemem:mem_stage.port12
io_read_data[10] <= pipemem:mem_stage.port12
io_read_data[11] <= pipemem:mem_stage.port12
io_read_data[12] <= pipemem:mem_stage.port12
io_read_data[13] <= pipemem:mem_stage.port12
io_read_data[14] <= pipemem:mem_stage.port12
io_read_data[15] <= pipemem:mem_stage.port12
io_read_data[16] <= pipemem:mem_stage.port12
io_read_data[17] <= pipemem:mem_stage.port12
io_read_data[18] <= pipemem:mem_stage.port12
io_read_data[19] <= pipemem:mem_stage.port12
io_read_data[20] <= pipemem:mem_stage.port12
io_read_data[21] <= pipemem:mem_stage.port12
io_read_data[22] <= pipemem:mem_stage.port12
io_read_data[23] <= pipemem:mem_stage.port12
io_read_data[24] <= pipemem:mem_stage.port12
io_read_data[25] <= pipemem:mem_stage.port12
io_read_data[26] <= pipemem:mem_stage.port12
io_read_data[27] <= pipemem:mem_stage.port12
io_read_data[28] <= pipemem:mem_stage.port12
io_read_data[29] <= pipemem:mem_stage.port12
io_read_data[30] <= pipemem:mem_stage.port12
io_read_data[31] <= pipemem:mem_stage.port12
wpcir <= wpcir.DB_MAX_OUTPUT_PORT_TYPE
dwreg <= dwreg.DB_MAX_OUTPUT_PORT_TYPE
ewreg <= ewreg.DB_MAX_OUTPUT_PORT_TYPE
mwreg <= mwreg.DB_MAX_OUTPUT_PORT_TYPE
mwmem <= mwmem.DB_MAX_OUTPUT_PORT_TYPE
io_out <= pipemem:mem_stage.port13


|pipelined_computer|pipelined_computer_main:computer|pipepc:prog_cnt
npc[0] => npc[0].IN1
npc[1] => npc[1].IN1
npc[2] => npc[2].IN1
npc[3] => npc[3].IN1
npc[4] => npc[4].IN1
npc[5] => npc[5].IN1
npc[6] => npc[6].IN1
npc[7] => npc[7].IN1
npc[8] => npc[8].IN1
npc[9] => npc[9].IN1
npc[10] => npc[10].IN1
npc[11] => npc[11].IN1
npc[12] => npc[12].IN1
npc[13] => npc[13].IN1
npc[14] => npc[14].IN1
npc[15] => npc[15].IN1
npc[16] => npc[16].IN1
npc[17] => npc[17].IN1
npc[18] => npc[18].IN1
npc[19] => npc[19].IN1
npc[20] => npc[20].IN1
npc[21] => npc[21].IN1
npc[22] => npc[22].IN1
npc[23] => npc[23].IN1
npc[24] => npc[24].IN1
npc[25] => npc[25].IN1
npc[26] => npc[26].IN1
npc[27] => npc[27].IN1
npc[28] => npc[28].IN1
npc[29] => npc[29].IN1
npc[30] => npc[30].IN1
npc[31] => npc[31].IN1
wpcir => wpcir.IN1
clock => clock.IN1
resetn => resetn.IN1
pc[0] <= dffe32:pc_counter.port4
pc[1] <= dffe32:pc_counter.port4
pc[2] <= dffe32:pc_counter.port4
pc[3] <= dffe32:pc_counter.port4
pc[4] <= dffe32:pc_counter.port4
pc[5] <= dffe32:pc_counter.port4
pc[6] <= dffe32:pc_counter.port4
pc[7] <= dffe32:pc_counter.port4
pc[8] <= dffe32:pc_counter.port4
pc[9] <= dffe32:pc_counter.port4
pc[10] <= dffe32:pc_counter.port4
pc[11] <= dffe32:pc_counter.port4
pc[12] <= dffe32:pc_counter.port4
pc[13] <= dffe32:pc_counter.port4
pc[14] <= dffe32:pc_counter.port4
pc[15] <= dffe32:pc_counter.port4
pc[16] <= dffe32:pc_counter.port4
pc[17] <= dffe32:pc_counter.port4
pc[18] <= dffe32:pc_counter.port4
pc[19] <= dffe32:pc_counter.port4
pc[20] <= dffe32:pc_counter.port4
pc[21] <= dffe32:pc_counter.port4
pc[22] <= dffe32:pc_counter.port4
pc[23] <= dffe32:pc_counter.port4
pc[24] <= dffe32:pc_counter.port4
pc[25] <= dffe32:pc_counter.port4
pc[26] <= dffe32:pc_counter.port4
pc[27] <= dffe32:pc_counter.port4
pc[28] <= dffe32:pc_counter.port4
pc[29] <= dffe32:pc_counter.port4
pc[30] <= dffe32:pc_counter.port4
pc[31] <= dffe32:pc_counter.port4


|pipelined_computer|pipelined_computer_main:computer|pipepc:prog_cnt|dffe32:pc_counter
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage
pcsource[0] => pcsource[0].IN1
pcsource[1] => pcsource[1].IN1
pc[0] => pc[0].IN2
pc[1] => pc[1].IN2
pc[2] => pc[2].IN2
pc[3] => pc[3].IN2
pc[4] => pc[4].IN2
pc[5] => pc[5].IN2
pc[6] => pc[6].IN2
pc[7] => pc[7].IN2
pc[8] => pc[8].IN2
pc[9] => pc[9].IN2
pc[10] => pc[10].IN2
pc[11] => pc[11].IN2
pc[12] => pc[12].IN2
pc[13] => pc[13].IN2
pc[14] => pc[14].IN2
pc[15] => pc[15].IN2
pc[16] => pc[16].IN2
pc[17] => pc[17].IN2
pc[18] => pc[18].IN2
pc[19] => pc[19].IN2
pc[20] => pc[20].IN2
pc[21] => pc[21].IN2
pc[22] => pc[22].IN2
pc[23] => pc[23].IN2
pc[24] => pc[24].IN2
pc[25] => pc[25].IN2
pc[26] => pc[26].IN2
pc[27] => pc[27].IN2
pc[28] => pc[28].IN2
pc[29] => pc[29].IN2
pc[30] => pc[30].IN2
pc[31] => pc[31].IN2
bpc[0] => bpc[0].IN1
bpc[1] => bpc[1].IN1
bpc[2] => bpc[2].IN1
bpc[3] => bpc[3].IN1
bpc[4] => bpc[4].IN1
bpc[5] => bpc[5].IN1
bpc[6] => bpc[6].IN1
bpc[7] => bpc[7].IN1
bpc[8] => bpc[8].IN1
bpc[9] => bpc[9].IN1
bpc[10] => bpc[10].IN1
bpc[11] => bpc[11].IN1
bpc[12] => bpc[12].IN1
bpc[13] => bpc[13].IN1
bpc[14] => bpc[14].IN1
bpc[15] => bpc[15].IN1
bpc[16] => bpc[16].IN1
bpc[17] => bpc[17].IN1
bpc[18] => bpc[18].IN1
bpc[19] => bpc[19].IN1
bpc[20] => bpc[20].IN1
bpc[21] => bpc[21].IN1
bpc[22] => bpc[22].IN1
bpc[23] => bpc[23].IN1
bpc[24] => bpc[24].IN1
bpc[25] => bpc[25].IN1
bpc[26] => bpc[26].IN1
bpc[27] => bpc[27].IN1
bpc[28] => bpc[28].IN1
bpc[29] => bpc[29].IN1
bpc[30] => bpc[30].IN1
bpc[31] => bpc[31].IN1
da[0] => da[0].IN1
da[1] => da[1].IN1
da[2] => da[2].IN1
da[3] => da[3].IN1
da[4] => da[4].IN1
da[5] => da[5].IN1
da[6] => da[6].IN1
da[7] => da[7].IN1
da[8] => da[8].IN1
da[9] => da[9].IN1
da[10] => da[10].IN1
da[11] => da[11].IN1
da[12] => da[12].IN1
da[13] => da[13].IN1
da[14] => da[14].IN1
da[15] => da[15].IN1
da[16] => da[16].IN1
da[17] => da[17].IN1
da[18] => da[18].IN1
da[19] => da[19].IN1
da[20] => da[20].IN1
da[21] => da[21].IN1
da[22] => da[22].IN1
da[23] => da[23].IN1
da[24] => da[24].IN1
da[25] => da[25].IN1
da[26] => da[26].IN1
da[27] => da[27].IN1
da[28] => da[28].IN1
da[29] => da[29].IN1
da[30] => da[30].IN1
da[31] => da[31].IN1
jpc[0] => jpc[0].IN1
jpc[1] => jpc[1].IN1
jpc[2] => jpc[2].IN1
jpc[3] => jpc[3].IN1
jpc[4] => jpc[4].IN1
jpc[5] => jpc[5].IN1
jpc[6] => jpc[6].IN1
jpc[7] => jpc[7].IN1
jpc[8] => jpc[8].IN1
jpc[9] => jpc[9].IN1
jpc[10] => jpc[10].IN1
jpc[11] => jpc[11].IN1
jpc[12] => jpc[12].IN1
jpc[13] => jpc[13].IN1
jpc[14] => jpc[14].IN1
jpc[15] => jpc[15].IN1
jpc[16] => jpc[16].IN1
jpc[17] => jpc[17].IN1
jpc[18] => jpc[18].IN1
jpc[19] => jpc[19].IN1
jpc[20] => jpc[20].IN1
jpc[21] => jpc[21].IN1
jpc[22] => jpc[22].IN1
jpc[23] => jpc[23].IN1
jpc[24] => jpc[24].IN1
jpc[25] => jpc[25].IN1
jpc[26] => jpc[26].IN1
jpc[27] => jpc[27].IN1
jpc[28] => jpc[28].IN1
jpc[29] => jpc[29].IN1
jpc[30] => jpc[30].IN1
jpc[31] => jpc[31].IN1
npc[0] <= mux4x32:next_pc_switch.port5
npc[1] <= mux4x32:next_pc_switch.port5
npc[2] <= mux4x32:next_pc_switch.port5
npc[3] <= mux4x32:next_pc_switch.port5
npc[4] <= mux4x32:next_pc_switch.port5
npc[5] <= mux4x32:next_pc_switch.port5
npc[6] <= mux4x32:next_pc_switch.port5
npc[7] <= mux4x32:next_pc_switch.port5
npc[8] <= mux4x32:next_pc_switch.port5
npc[9] <= mux4x32:next_pc_switch.port5
npc[10] <= mux4x32:next_pc_switch.port5
npc[11] <= mux4x32:next_pc_switch.port5
npc[12] <= mux4x32:next_pc_switch.port5
npc[13] <= mux4x32:next_pc_switch.port5
npc[14] <= mux4x32:next_pc_switch.port5
npc[15] <= mux4x32:next_pc_switch.port5
npc[16] <= mux4x32:next_pc_switch.port5
npc[17] <= mux4x32:next_pc_switch.port5
npc[18] <= mux4x32:next_pc_switch.port5
npc[19] <= mux4x32:next_pc_switch.port5
npc[20] <= mux4x32:next_pc_switch.port5
npc[21] <= mux4x32:next_pc_switch.port5
npc[22] <= mux4x32:next_pc_switch.port5
npc[23] <= mux4x32:next_pc_switch.port5
npc[24] <= mux4x32:next_pc_switch.port5
npc[25] <= mux4x32:next_pc_switch.port5
npc[26] <= mux4x32:next_pc_switch.port5
npc[27] <= mux4x32:next_pc_switch.port5
npc[28] <= mux4x32:next_pc_switch.port5
npc[29] <= mux4x32:next_pc_switch.port5
npc[30] <= mux4x32:next_pc_switch.port5
npc[31] <= mux4x32:next_pc_switch.port5
pc4[0] <= pc4[0].DB_MAX_OUTPUT_PORT_TYPE
pc4[1] <= pc4[1].DB_MAX_OUTPUT_PORT_TYPE
pc4[2] <= pc4[2].DB_MAX_OUTPUT_PORT_TYPE
pc4[3] <= pc4[3].DB_MAX_OUTPUT_PORT_TYPE
pc4[4] <= pc4[4].DB_MAX_OUTPUT_PORT_TYPE
pc4[5] <= pc4[5].DB_MAX_OUTPUT_PORT_TYPE
pc4[6] <= pc4[6].DB_MAX_OUTPUT_PORT_TYPE
pc4[7] <= pc4[7].DB_MAX_OUTPUT_PORT_TYPE
pc4[8] <= pc4[8].DB_MAX_OUTPUT_PORT_TYPE
pc4[9] <= pc4[9].DB_MAX_OUTPUT_PORT_TYPE
pc4[10] <= pc4[10].DB_MAX_OUTPUT_PORT_TYPE
pc4[11] <= pc4[11].DB_MAX_OUTPUT_PORT_TYPE
pc4[12] <= pc4[12].DB_MAX_OUTPUT_PORT_TYPE
pc4[13] <= pc4[13].DB_MAX_OUTPUT_PORT_TYPE
pc4[14] <= pc4[14].DB_MAX_OUTPUT_PORT_TYPE
pc4[15] <= pc4[15].DB_MAX_OUTPUT_PORT_TYPE
pc4[16] <= pc4[16].DB_MAX_OUTPUT_PORT_TYPE
pc4[17] <= pc4[17].DB_MAX_OUTPUT_PORT_TYPE
pc4[18] <= pc4[18].DB_MAX_OUTPUT_PORT_TYPE
pc4[19] <= pc4[19].DB_MAX_OUTPUT_PORT_TYPE
pc4[20] <= pc4[20].DB_MAX_OUTPUT_PORT_TYPE
pc4[21] <= pc4[21].DB_MAX_OUTPUT_PORT_TYPE
pc4[22] <= pc4[22].DB_MAX_OUTPUT_PORT_TYPE
pc4[23] <= pc4[23].DB_MAX_OUTPUT_PORT_TYPE
pc4[24] <= pc4[24].DB_MAX_OUTPUT_PORT_TYPE
pc4[25] <= pc4[25].DB_MAX_OUTPUT_PORT_TYPE
pc4[26] <= pc4[26].DB_MAX_OUTPUT_PORT_TYPE
pc4[27] <= pc4[27].DB_MAX_OUTPUT_PORT_TYPE
pc4[28] <= pc4[28].DB_MAX_OUTPUT_PORT_TYPE
pc4[29] <= pc4[29].DB_MAX_OUTPUT_PORT_TYPE
pc4[30] <= pc4[30].DB_MAX_OUTPUT_PORT_TYPE
pc4[31] <= pc4[31].DB_MAX_OUTPUT_PORT_TYPE
ins[0] <= sc_instmem:inst_mem.port1
ins[1] <= sc_instmem:inst_mem.port1
ins[2] <= sc_instmem:inst_mem.port1
ins[3] <= sc_instmem:inst_mem.port1
ins[4] <= sc_instmem:inst_mem.port1
ins[5] <= sc_instmem:inst_mem.port1
ins[6] <= sc_instmem:inst_mem.port1
ins[7] <= sc_instmem:inst_mem.port1
ins[8] <= sc_instmem:inst_mem.port1
ins[9] <= sc_instmem:inst_mem.port1
ins[10] <= sc_instmem:inst_mem.port1
ins[11] <= sc_instmem:inst_mem.port1
ins[12] <= sc_instmem:inst_mem.port1
ins[13] <= sc_instmem:inst_mem.port1
ins[14] <= sc_instmem:inst_mem.port1
ins[15] <= sc_instmem:inst_mem.port1
ins[16] <= sc_instmem:inst_mem.port1
ins[17] <= sc_instmem:inst_mem.port1
ins[18] <= sc_instmem:inst_mem.port1
ins[19] <= sc_instmem:inst_mem.port1
ins[20] <= sc_instmem:inst_mem.port1
ins[21] <= sc_instmem:inst_mem.port1
ins[22] <= sc_instmem:inst_mem.port1
ins[23] <= sc_instmem:inst_mem.port1
ins[24] <= sc_instmem:inst_mem.port1
ins[25] <= sc_instmem:inst_mem.port1
ins[26] <= sc_instmem:inst_mem.port1
ins[27] <= sc_instmem:inst_mem.port1
ins[28] <= sc_instmem:inst_mem.port1
ins[29] <= sc_instmem:inst_mem.port1
ins[30] <= sc_instmem:inst_mem.port1
ins[31] <= sc_instmem:inst_mem.port1
mem_clock => mem_clock.IN1


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage|cla32:pc_plus4
pc[0] => _.DATAD
pc[1] => _.DATAD
pc[2] => _.DATAD
pc[3] => _.DATAD
pc[4] => _.DATAD
pc[5] => _.DATAD
pc[6] => _.DATAD
pc[7] => _.DATAD
pc[8] => _.DATAD
pc[9] => _.DATAD
pc[10] => _.DATAD
pc[11] => _.DATAD
pc[12] => _.DATAD
pc[13] => _.DATAD
pc[14] => _.DATAD
pc[15] => _.DATAD
pc[16] => _.DATAD
pc[17] => _.DATAD
pc[18] => _.DATAD
pc[19] => _.DATAD
pc[20] => _.DATAD
pc[21] => _.DATAD
pc[22] => _.DATAD
pc[23] => _.DATAD
pc[24] => _.DATAD
pc[25] => _.DATAD
pc[26] => _.DATAD
pc[27] => _.DATAD
pc[28] => _.DATAD
pc[29] => _.DATAD
pc[30] => _.DATAD
pc[31] => _.DATAD
x1[0] => _.DATAC
x1[1] => _.DATAC
x1[2] => _.DATAC
x1[3] => _.DATAC
x1[4] => _.DATAC
x1[5] => _.DATAC
x1[6] => _.DATAC
x1[7] => _.DATAC
x1[8] => _.DATAC
x1[9] => _.DATAC
x1[10] => _.DATAC
x1[11] => _.DATAC
x1[12] => _.DATAC
x1[13] => _.DATAC
x1[14] => _.DATAC
x1[15] => _.DATAC
x1[16] => _.DATAC
x1[17] => _.DATAC
x1[18] => _.DATAC
x1[19] => _.DATAC
x1[20] => _.DATAC
x1[21] => _.DATAC
x1[22] => _.DATAC
x1[23] => _.DATAC
x1[24] => _.DATAC
x1[25] => _.DATAC
x1[26] => _.DATAC
x1[27] => _.DATAC
x1[28] => _.DATAC
x1[29] => _.DATAC
x1[30] => _.DATAC
x1[31] => _.DATAC
x2[0] => _.DATAB
x2[1] => _.DATAB
x2[2] => _.DATAB
x2[3] => _.DATAB
x2[4] => _.DATAB
x2[5] => _.DATAB
x2[6] => _.DATAB
x2[7] => _.DATAB
x2[8] => _.DATAB
x2[9] => _.DATAB
x2[10] => _.DATAB
x2[11] => _.DATAB
x2[12] => _.DATAB
x2[13] => _.DATAB
x2[14] => _.DATAB
x2[15] => _.DATAB
x2[16] => _.DATAB
x2[17] => _.DATAB
x2[18] => _.DATAB
x2[19] => _.DATAB
x2[20] => _.DATAB
x2[21] => _.DATAB
x2[22] => _.DATAB
x2[23] => _.DATAB
x2[24] => _.DATAB
x2[25] => _.DATAB
x2[26] => _.DATAB
x2[27] => _.DATAB
x2[28] => _.DATAB
x2[29] => _.DATAB
x2[30] => _.DATAB
x2[31] => _.DATAB
p4[0] <= _.SUM_OUT
p4[1] <= _.SUM_OUT
p4[2] <= _.SUM_OUT
p4[3] <= _.SUM_OUT
p4[4] <= _.SUM_OUT
p4[5] <= _.SUM_OUT
p4[6] <= _.SUM_OUT
p4[7] <= _.SUM_OUT
p4[8] <= _.SUM_OUT
p4[9] <= _.SUM_OUT
p4[10] <= _.SUM_OUT
p4[11] <= _.SUM_OUT
p4[12] <= _.SUM_OUT
p4[13] <= _.SUM_OUT
p4[14] <= _.SUM_OUT
p4[15] <= _.SUM_OUT
p4[16] <= _.SUM_OUT
p4[17] <= _.SUM_OUT
p4[18] <= _.SUM_OUT
p4[19] <= _.SUM_OUT
p4[20] <= _.SUM_OUT
p4[21] <= _.SUM_OUT
p4[22] <= _.SUM_OUT
p4[23] <= _.SUM_OUT
p4[24] <= _.SUM_OUT
p4[25] <= _.SUM_OUT
p4[26] <= _.SUM_OUT
p4[27] <= _.SUM_OUT
p4[28] <= _.SUM_OUT
p4[29] <= _.SUM_OUT
p4[30] <= _.SUM_OUT
p4[31] <= _.SUM_OUT


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage|mux4x32:next_pc_switch
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage|sc_instmem:inst_mem
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
inst[0] <= lpm_rom_irom:irom.port2
inst[1] <= lpm_rom_irom:irom.port2
inst[2] <= lpm_rom_irom:irom.port2
inst[3] <= lpm_rom_irom:irom.port2
inst[4] <= lpm_rom_irom:irom.port2
inst[5] <= lpm_rom_irom:irom.port2
inst[6] <= lpm_rom_irom:irom.port2
inst[7] <= lpm_rom_irom:irom.port2
inst[8] <= lpm_rom_irom:irom.port2
inst[9] <= lpm_rom_irom:irom.port2
inst[10] <= lpm_rom_irom:irom.port2
inst[11] <= lpm_rom_irom:irom.port2
inst[12] <= lpm_rom_irom:irom.port2
inst[13] <= lpm_rom_irom:irom.port2
inst[14] <= lpm_rom_irom:irom.port2
inst[15] <= lpm_rom_irom:irom.port2
inst[16] <= lpm_rom_irom:irom.port2
inst[17] <= lpm_rom_irom:irom.port2
inst[18] <= lpm_rom_irom:irom.port2
inst[19] <= lpm_rom_irom:irom.port2
inst[20] <= lpm_rom_irom:irom.port2
inst[21] <= lpm_rom_irom:irom.port2
inst[22] <= lpm_rom_irom:irom.port2
inst[23] <= lpm_rom_irom:irom.port2
inst[24] <= lpm_rom_irom:irom.port2
inst[25] <= lpm_rom_irom:irom.port2
inst[26] <= lpm_rom_irom:irom.port2
inst[27] <= lpm_rom_irom:irom.port2
inst[28] <= lpm_rom_irom:irom.port2
inst[29] <= lpm_rom_irom:irom.port2
inst[30] <= lpm_rom_irom:irom.port2
inst[31] <= lpm_rom_irom:irom.port2
mem_clk => mem_clk.IN1


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage|sc_instmem:inst_mem|lpm_rom_irom:irom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage|sc_instmem:inst_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ok1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ok1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ok1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ok1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ok1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ok1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ok1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ok1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ok1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ok1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ok1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ok1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ok1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ok1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ok1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ok1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ok1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ok1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ok1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3ok1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3ok1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3ok1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3ok1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3ok1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3ok1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3ok1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3ok1:auto_generated.q_a[19]
q_a[20] <= altsyncram_3ok1:auto_generated.q_a[20]
q_a[21] <= altsyncram_3ok1:auto_generated.q_a[21]
q_a[22] <= altsyncram_3ok1:auto_generated.q_a[22]
q_a[23] <= altsyncram_3ok1:auto_generated.q_a[23]
q_a[24] <= altsyncram_3ok1:auto_generated.q_a[24]
q_a[25] <= altsyncram_3ok1:auto_generated.q_a[25]
q_a[26] <= altsyncram_3ok1:auto_generated.q_a[26]
q_a[27] <= altsyncram_3ok1:auto_generated.q_a[27]
q_a[28] <= altsyncram_3ok1:auto_generated.q_a[28]
q_a[29] <= altsyncram_3ok1:auto_generated.q_a[29]
q_a[30] <= altsyncram_3ok1:auto_generated.q_a[30]
q_a[31] <= altsyncram_3ok1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipelined_computer|pipelined_computer_main:computer|pipeif:if_stage|sc_instmem:inst_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_3ok1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|pipelined_computer|pipelined_computer_main:computer|pipeir:inst_reg
pc4[0] => pc4[0].IN1
pc4[1] => pc4[1].IN1
pc4[2] => pc4[2].IN1
pc4[3] => pc4[3].IN1
pc4[4] => pc4[4].IN1
pc4[5] => pc4[5].IN1
pc4[6] => pc4[6].IN1
pc4[7] => pc4[7].IN1
pc4[8] => pc4[8].IN1
pc4[9] => pc4[9].IN1
pc4[10] => pc4[10].IN1
pc4[11] => pc4[11].IN1
pc4[12] => pc4[12].IN1
pc4[13] => pc4[13].IN1
pc4[14] => pc4[14].IN1
pc4[15] => pc4[15].IN1
pc4[16] => pc4[16].IN1
pc4[17] => pc4[17].IN1
pc4[18] => pc4[18].IN1
pc4[19] => pc4[19].IN1
pc4[20] => pc4[20].IN1
pc4[21] => pc4[21].IN1
pc4[22] => pc4[22].IN1
pc4[23] => pc4[23].IN1
pc4[24] => pc4[24].IN1
pc4[25] => pc4[25].IN1
pc4[26] => pc4[26].IN1
pc4[27] => pc4[27].IN1
pc4[28] => pc4[28].IN1
pc4[29] => pc4[29].IN1
pc4[30] => pc4[30].IN1
pc4[31] => pc4[31].IN1
ins[0] => ins[0].IN1
ins[1] => ins[1].IN1
ins[2] => ins[2].IN1
ins[3] => ins[3].IN1
ins[4] => ins[4].IN1
ins[5] => ins[5].IN1
ins[6] => ins[6].IN1
ins[7] => ins[7].IN1
ins[8] => ins[8].IN1
ins[9] => ins[9].IN1
ins[10] => ins[10].IN1
ins[11] => ins[11].IN1
ins[12] => ins[12].IN1
ins[13] => ins[13].IN1
ins[14] => ins[14].IN1
ins[15] => ins[15].IN1
ins[16] => ins[16].IN1
ins[17] => ins[17].IN1
ins[18] => ins[18].IN1
ins[19] => ins[19].IN1
ins[20] => ins[20].IN1
ins[21] => ins[21].IN1
ins[22] => ins[22].IN1
ins[23] => ins[23].IN1
ins[24] => ins[24].IN1
ins[25] => ins[25].IN1
ins[26] => ins[26].IN1
ins[27] => ins[27].IN1
ins[28] => ins[28].IN1
ins[29] => ins[29].IN1
ins[30] => ins[30].IN1
ins[31] => ins[31].IN1
wpcir => wpcir.IN2
clock => clock.IN2
resetn => resetn.IN2
dpc4[0] <= dffe32:pc_puls4.port4
dpc4[1] <= dffe32:pc_puls4.port4
dpc4[2] <= dffe32:pc_puls4.port4
dpc4[3] <= dffe32:pc_puls4.port4
dpc4[4] <= dffe32:pc_puls4.port4
dpc4[5] <= dffe32:pc_puls4.port4
dpc4[6] <= dffe32:pc_puls4.port4
dpc4[7] <= dffe32:pc_puls4.port4
dpc4[8] <= dffe32:pc_puls4.port4
dpc4[9] <= dffe32:pc_puls4.port4
dpc4[10] <= dffe32:pc_puls4.port4
dpc4[11] <= dffe32:pc_puls4.port4
dpc4[12] <= dffe32:pc_puls4.port4
dpc4[13] <= dffe32:pc_puls4.port4
dpc4[14] <= dffe32:pc_puls4.port4
dpc4[15] <= dffe32:pc_puls4.port4
dpc4[16] <= dffe32:pc_puls4.port4
dpc4[17] <= dffe32:pc_puls4.port4
dpc4[18] <= dffe32:pc_puls4.port4
dpc4[19] <= dffe32:pc_puls4.port4
dpc4[20] <= dffe32:pc_puls4.port4
dpc4[21] <= dffe32:pc_puls4.port4
dpc4[22] <= dffe32:pc_puls4.port4
dpc4[23] <= dffe32:pc_puls4.port4
dpc4[24] <= dffe32:pc_puls4.port4
dpc4[25] <= dffe32:pc_puls4.port4
dpc4[26] <= dffe32:pc_puls4.port4
dpc4[27] <= dffe32:pc_puls4.port4
dpc4[28] <= dffe32:pc_puls4.port4
dpc4[29] <= dffe32:pc_puls4.port4
dpc4[30] <= dffe32:pc_puls4.port4
dpc4[31] <= dffe32:pc_puls4.port4
inst[0] <= dffe32:dinst.port4
inst[1] <= dffe32:dinst.port4
inst[2] <= dffe32:dinst.port4
inst[3] <= dffe32:dinst.port4
inst[4] <= dffe32:dinst.port4
inst[5] <= dffe32:dinst.port4
inst[6] <= dffe32:dinst.port4
inst[7] <= dffe32:dinst.port4
inst[8] <= dffe32:dinst.port4
inst[9] <= dffe32:dinst.port4
inst[10] <= dffe32:dinst.port4
inst[11] <= dffe32:dinst.port4
inst[12] <= dffe32:dinst.port4
inst[13] <= dffe32:dinst.port4
inst[14] <= dffe32:dinst.port4
inst[15] <= dffe32:dinst.port4
inst[16] <= dffe32:dinst.port4
inst[17] <= dffe32:dinst.port4
inst[18] <= dffe32:dinst.port4
inst[19] <= dffe32:dinst.port4
inst[20] <= dffe32:dinst.port4
inst[21] <= dffe32:dinst.port4
inst[22] <= dffe32:dinst.port4
inst[23] <= dffe32:dinst.port4
inst[24] <= dffe32:dinst.port4
inst[25] <= dffe32:dinst.port4
inst[26] <= dffe32:dinst.port4
inst[27] <= dffe32:dinst.port4
inst[28] <= dffe32:dinst.port4
inst[29] <= dffe32:dinst.port4
inst[30] <= dffe32:dinst.port4
inst[31] <= dffe32:dinst.port4


|pipelined_computer|pipelined_computer_main:computer|pipeir:inst_reg|dffe32:pc_puls4
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeir:inst_reg|dffe32:dinst
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage
mwreg => mwreg.IN1
mrn[0] => mrn[0].IN1
mrn[1] => mrn[1].IN1
mrn[2] => mrn[2].IN1
mrn[3] => mrn[3].IN1
mrn[4] => mrn[4].IN1
ern[0] => ern[0].IN1
ern[1] => ern[1].IN1
ern[2] => ern[2].IN1
ern[3] => ern[3].IN1
ern[4] => ern[4].IN1
ewreg => ewreg.IN1
em2reg => em2reg.IN1
mm2reg => mm2reg.IN1
dpc4[0] => dpc4[0].IN1
dpc4[1] => dpc4[1].IN1
dpc4[2] => dpc4[2].IN1
dpc4[3] => dpc4[3].IN1
dpc4[4] => dpc4[4].IN1
dpc4[5] => dpc4[5].IN1
dpc4[6] => dpc4[6].IN1
dpc4[7] => dpc4[7].IN1
dpc4[8] => dpc4[8].IN1
dpc4[9] => dpc4[9].IN1
dpc4[10] => dpc4[10].IN1
dpc4[11] => dpc4[11].IN1
dpc4[12] => dpc4[12].IN1
dpc4[13] => dpc4[13].IN1
dpc4[14] => dpc4[14].IN1
dpc4[15] => dpc4[15].IN1
dpc4[16] => dpc4[16].IN1
dpc4[17] => dpc4[17].IN1
dpc4[18] => dpc4[18].IN1
dpc4[19] => dpc4[19].IN1
dpc4[20] => dpc4[20].IN1
dpc4[21] => dpc4[21].IN1
dpc4[22] => dpc4[22].IN1
dpc4[23] => dpc4[23].IN1
dpc4[24] => dpc4[24].IN1
dpc4[25] => dpc4[25].IN1
dpc4[26] => dpc4[26].IN1
dpc4[27] => dpc4[27].IN1
dpc4[28] => dpc4[28].IN1
dpc4[29] => dpc4[29].IN1
dpc4[30] => dpc4[30].IN1
dpc4[31] => dpc4[31].IN1
inst[0] => jpc[2].IN2
inst[1] => jpc[3].IN2
inst[2] => jpc[4].IN2
inst[3] => jpc[5].IN2
inst[4] => jpc[6].IN2
inst[5] => jpc[7].IN2
inst[6] => offset[8].IN1
inst[7] => offset[9].IN1
inst[8] => offset[10].IN1
inst[9] => offset[11].IN1
inst[10] => offset[12].IN1
inst[11] => jpc[13].IN2
inst[12] => jpc[14].IN2
inst[13] => jpc[15].IN2
inst[14] => jpc[16].IN2
inst[15] => jpc[17].IN16
inst[16] => rt[0].IN3
inst[17] => rt[1].IN3
inst[18] => rt[2].IN3
inst[19] => rt[3].IN3
inst[20] => rt[4].IN3
inst[21] => rs[0].IN2
inst[22] => rs[1].IN2
inst[23] => rs[2].IN2
inst[24] => rs[3].IN2
inst[25] => rs[4].IN2
inst[26] => op[0].IN1
inst[27] => op[1].IN1
inst[28] => op[2].IN1
inst[29] => op[3].IN1
inst[30] => op[4].IN1
inst[31] => op[5].IN1
wrn[0] => wrn[0].IN1
wrn[1] => wrn[1].IN1
wrn[2] => wrn[2].IN1
wrn[3] => wrn[3].IN1
wrn[4] => wrn[4].IN1
wdi[0] => wdi[0].IN1
wdi[1] => wdi[1].IN1
wdi[2] => wdi[2].IN1
wdi[3] => wdi[3].IN1
wdi[4] => wdi[4].IN1
wdi[5] => wdi[5].IN1
wdi[6] => wdi[6].IN1
wdi[7] => wdi[7].IN1
wdi[8] => wdi[8].IN1
wdi[9] => wdi[9].IN1
wdi[10] => wdi[10].IN1
wdi[11] => wdi[11].IN1
wdi[12] => wdi[12].IN1
wdi[13] => wdi[13].IN1
wdi[14] => wdi[14].IN1
wdi[15] => wdi[15].IN1
wdi[16] => wdi[16].IN1
wdi[17] => wdi[17].IN1
wdi[18] => wdi[18].IN1
wdi[19] => wdi[19].IN1
wdi[20] => wdi[20].IN1
wdi[21] => wdi[21].IN1
wdi[22] => wdi[22].IN1
wdi[23] => wdi[23].IN1
wdi[24] => wdi[24].IN1
wdi[25] => wdi[25].IN1
wdi[26] => wdi[26].IN1
wdi[27] => wdi[27].IN1
wdi[28] => wdi[28].IN1
wdi[29] => wdi[29].IN1
wdi[30] => wdi[30].IN1
wdi[31] => wdi[31].IN1
ealu[0] => ealu[0].IN2
ealu[1] => ealu[1].IN2
ealu[2] => ealu[2].IN2
ealu[3] => ealu[3].IN2
ealu[4] => ealu[4].IN2
ealu[5] => ealu[5].IN2
ealu[6] => ealu[6].IN2
ealu[7] => ealu[7].IN2
ealu[8] => ealu[8].IN2
ealu[9] => ealu[9].IN2
ealu[10] => ealu[10].IN2
ealu[11] => ealu[11].IN2
ealu[12] => ealu[12].IN2
ealu[13] => ealu[13].IN2
ealu[14] => ealu[14].IN2
ealu[15] => ealu[15].IN2
ealu[16] => ealu[16].IN2
ealu[17] => ealu[17].IN2
ealu[18] => ealu[18].IN2
ealu[19] => ealu[19].IN2
ealu[20] => ealu[20].IN2
ealu[21] => ealu[21].IN2
ealu[22] => ealu[22].IN2
ealu[23] => ealu[23].IN2
ealu[24] => ealu[24].IN2
ealu[25] => ealu[25].IN2
ealu[26] => ealu[26].IN2
ealu[27] => ealu[27].IN2
ealu[28] => ealu[28].IN2
ealu[29] => ealu[29].IN2
ealu[30] => ealu[30].IN2
ealu[31] => ealu[31].IN2
malu[0] => malu[0].IN2
malu[1] => malu[1].IN2
malu[2] => malu[2].IN2
malu[3] => malu[3].IN2
malu[4] => malu[4].IN2
malu[5] => malu[5].IN2
malu[6] => malu[6].IN2
malu[7] => malu[7].IN2
malu[8] => malu[8].IN2
malu[9] => malu[9].IN2
malu[10] => malu[10].IN2
malu[11] => malu[11].IN2
malu[12] => malu[12].IN2
malu[13] => malu[13].IN2
malu[14] => malu[14].IN2
malu[15] => malu[15].IN2
malu[16] => malu[16].IN2
malu[17] => malu[17].IN2
malu[18] => malu[18].IN2
malu[19] => malu[19].IN2
malu[20] => malu[20].IN2
malu[21] => malu[21].IN2
malu[22] => malu[22].IN2
malu[23] => malu[23].IN2
malu[24] => malu[24].IN2
malu[25] => malu[25].IN2
malu[26] => malu[26].IN2
malu[27] => malu[27].IN2
malu[28] => malu[28].IN2
malu[29] => malu[29].IN2
malu[30] => malu[30].IN2
malu[31] => malu[31].IN2
mmo[0] => mmo[0].IN2
mmo[1] => mmo[1].IN2
mmo[2] => mmo[2].IN2
mmo[3] => mmo[3].IN2
mmo[4] => mmo[4].IN2
mmo[5] => mmo[5].IN2
mmo[6] => mmo[6].IN2
mmo[7] => mmo[7].IN2
mmo[8] => mmo[8].IN2
mmo[9] => mmo[9].IN2
mmo[10] => mmo[10].IN2
mmo[11] => mmo[11].IN2
mmo[12] => mmo[12].IN2
mmo[13] => mmo[13].IN2
mmo[14] => mmo[14].IN2
mmo[15] => mmo[15].IN2
mmo[16] => mmo[16].IN2
mmo[17] => mmo[17].IN2
mmo[18] => mmo[18].IN2
mmo[19] => mmo[19].IN2
mmo[20] => mmo[20].IN2
mmo[21] => mmo[21].IN2
mmo[22] => mmo[22].IN2
mmo[23] => mmo[23].IN2
mmo[24] => mmo[24].IN2
mmo[25] => mmo[25].IN2
mmo[26] => mmo[26].IN2
mmo[27] => mmo[27].IN2
mmo[28] => mmo[28].IN2
mmo[29] => mmo[29].IN2
mmo[30] => mmo[30].IN2
mmo[31] => mmo[31].IN2
wwreg => wwreg.IN1
clock => clock.IN1
resetn => resetn.IN1
bpc[0] <= cla32:bpc_pluse.port3
bpc[1] <= cla32:bpc_pluse.port3
bpc[2] <= cla32:bpc_pluse.port3
bpc[3] <= cla32:bpc_pluse.port3
bpc[4] <= cla32:bpc_pluse.port3
bpc[5] <= cla32:bpc_pluse.port3
bpc[6] <= cla32:bpc_pluse.port3
bpc[7] <= cla32:bpc_pluse.port3
bpc[8] <= cla32:bpc_pluse.port3
bpc[9] <= cla32:bpc_pluse.port3
bpc[10] <= cla32:bpc_pluse.port3
bpc[11] <= cla32:bpc_pluse.port3
bpc[12] <= cla32:bpc_pluse.port3
bpc[13] <= cla32:bpc_pluse.port3
bpc[14] <= cla32:bpc_pluse.port3
bpc[15] <= cla32:bpc_pluse.port3
bpc[16] <= cla32:bpc_pluse.port3
bpc[17] <= cla32:bpc_pluse.port3
bpc[18] <= cla32:bpc_pluse.port3
bpc[19] <= cla32:bpc_pluse.port3
bpc[20] <= cla32:bpc_pluse.port3
bpc[21] <= cla32:bpc_pluse.port3
bpc[22] <= cla32:bpc_pluse.port3
bpc[23] <= cla32:bpc_pluse.port3
bpc[24] <= cla32:bpc_pluse.port3
bpc[25] <= cla32:bpc_pluse.port3
bpc[26] <= cla32:bpc_pluse.port3
bpc[27] <= cla32:bpc_pluse.port3
bpc[28] <= cla32:bpc_pluse.port3
bpc[29] <= cla32:bpc_pluse.port3
bpc[30] <= cla32:bpc_pluse.port3
bpc[31] <= cla32:bpc_pluse.port3
jpc[0] <= <GND>
jpc[1] <= <GND>
jpc[2] <= jpc[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[3] <= jpc[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[4] <= jpc[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[5] <= jpc[5].DB_MAX_OUTPUT_PORT_TYPE
jpc[6] <= jpc[6].DB_MAX_OUTPUT_PORT_TYPE
jpc[7] <= jpc[7].DB_MAX_OUTPUT_PORT_TYPE
jpc[8] <= offset[8].DB_MAX_OUTPUT_PORT_TYPE
jpc[9] <= offset[9].DB_MAX_OUTPUT_PORT_TYPE
jpc[10] <= offset[10].DB_MAX_OUTPUT_PORT_TYPE
jpc[11] <= offset[11].DB_MAX_OUTPUT_PORT_TYPE
jpc[12] <= offset[12].DB_MAX_OUTPUT_PORT_TYPE
jpc[13] <= jpc[13].DB_MAX_OUTPUT_PORT_TYPE
jpc[14] <= jpc[14].DB_MAX_OUTPUT_PORT_TYPE
jpc[15] <= jpc[15].DB_MAX_OUTPUT_PORT_TYPE
jpc[16] <= jpc[16].DB_MAX_OUTPUT_PORT_TYPE
jpc[17] <= jpc[17].DB_MAX_OUTPUT_PORT_TYPE
jpc[18] <= rt[0].DB_MAX_OUTPUT_PORT_TYPE
jpc[19] <= rt[1].DB_MAX_OUTPUT_PORT_TYPE
jpc[20] <= rt[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[21] <= rt[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[22] <= rt[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[23] <= rs[0].DB_MAX_OUTPUT_PORT_TYPE
jpc[24] <= rs[1].DB_MAX_OUTPUT_PORT_TYPE
jpc[25] <= rs[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[26] <= dpc4[28].DB_MAX_OUTPUT_PORT_TYPE
jpc[27] <= dpc4[29].DB_MAX_OUTPUT_PORT_TYPE
jpc[28] <= dpc4[30].DB_MAX_OUTPUT_PORT_TYPE
jpc[29] <= dpc4[31].DB_MAX_OUTPUT_PORT_TYPE
jpc[30] <= <GND>
jpc[31] <= <GND>
pcsource[0] <= sc_cu:control_unit.port21
pcsource[1] <= sc_cu:control_unit.port21
wpcir <= sc_cu:control_unit.port19
dwreg <= sc_cu:control_unit.port11
dm2reg <= sc_cu:control_unit.port12
dwmem <= sc_cu:control_unit.port13
daluc[0] <= sc_cu:control_unit.port14
daluc[1] <= sc_cu:control_unit.port14
daluc[2] <= sc_cu:control_unit.port14
daluc[3] <= sc_cu:control_unit.port14
daluimm <= sc_cu:control_unit.port16
da[0] <= mux4x32:da_switch.port5
da[1] <= mux4x32:da_switch.port5
da[2] <= mux4x32:da_switch.port5
da[3] <= mux4x32:da_switch.port5
da[4] <= mux4x32:da_switch.port5
da[5] <= mux4x32:da_switch.port5
da[6] <= mux4x32:da_switch.port5
da[7] <= mux4x32:da_switch.port5
da[8] <= mux4x32:da_switch.port5
da[9] <= mux4x32:da_switch.port5
da[10] <= mux4x32:da_switch.port5
da[11] <= mux4x32:da_switch.port5
da[12] <= mux4x32:da_switch.port5
da[13] <= mux4x32:da_switch.port5
da[14] <= mux4x32:da_switch.port5
da[15] <= mux4x32:da_switch.port5
da[16] <= mux4x32:da_switch.port5
da[17] <= mux4x32:da_switch.port5
da[18] <= mux4x32:da_switch.port5
da[19] <= mux4x32:da_switch.port5
da[20] <= mux4x32:da_switch.port5
da[21] <= mux4x32:da_switch.port5
da[22] <= mux4x32:da_switch.port5
da[23] <= mux4x32:da_switch.port5
da[24] <= mux4x32:da_switch.port5
da[25] <= mux4x32:da_switch.port5
da[26] <= mux4x32:da_switch.port5
da[27] <= mux4x32:da_switch.port5
da[28] <= mux4x32:da_switch.port5
da[29] <= mux4x32:da_switch.port5
da[30] <= mux4x32:da_switch.port5
da[31] <= mux4x32:da_switch.port5
db[0] <= mux4x32:db_switch.port5
db[1] <= mux4x32:db_switch.port5
db[2] <= mux4x32:db_switch.port5
db[3] <= mux4x32:db_switch.port5
db[4] <= mux4x32:db_switch.port5
db[5] <= mux4x32:db_switch.port5
db[6] <= mux4x32:db_switch.port5
db[7] <= mux4x32:db_switch.port5
db[8] <= mux4x32:db_switch.port5
db[9] <= mux4x32:db_switch.port5
db[10] <= mux4x32:db_switch.port5
db[11] <= mux4x32:db_switch.port5
db[12] <= mux4x32:db_switch.port5
db[13] <= mux4x32:db_switch.port5
db[14] <= mux4x32:db_switch.port5
db[15] <= mux4x32:db_switch.port5
db[16] <= mux4x32:db_switch.port5
db[17] <= mux4x32:db_switch.port5
db[18] <= mux4x32:db_switch.port5
db[19] <= mux4x32:db_switch.port5
db[20] <= mux4x32:db_switch.port5
db[21] <= mux4x32:db_switch.port5
db[22] <= mux4x32:db_switch.port5
db[23] <= mux4x32:db_switch.port5
db[24] <= mux4x32:db_switch.port5
db[25] <= mux4x32:db_switch.port5
db[26] <= mux4x32:db_switch.port5
db[27] <= mux4x32:db_switch.port5
db[28] <= mux4x32:db_switch.port5
db[29] <= mux4x32:db_switch.port5
db[30] <= mux4x32:db_switch.port5
db[31] <= mux4x32:db_switch.port5
dimm[0] <= jpc[2].DB_MAX_OUTPUT_PORT_TYPE
dimm[1] <= jpc[3].DB_MAX_OUTPUT_PORT_TYPE
dimm[2] <= jpc[4].DB_MAX_OUTPUT_PORT_TYPE
dimm[3] <= jpc[5].DB_MAX_OUTPUT_PORT_TYPE
dimm[4] <= jpc[6].DB_MAX_OUTPUT_PORT_TYPE
dimm[5] <= jpc[7].DB_MAX_OUTPUT_PORT_TYPE
dimm[6] <= offset[8].DB_MAX_OUTPUT_PORT_TYPE
dimm[7] <= offset[9].DB_MAX_OUTPUT_PORT_TYPE
dimm[8] <= offset[10].DB_MAX_OUTPUT_PORT_TYPE
dimm[9] <= offset[11].DB_MAX_OUTPUT_PORT_TYPE
dimm[10] <= offset[12].DB_MAX_OUTPUT_PORT_TYPE
dimm[11] <= jpc[13].DB_MAX_OUTPUT_PORT_TYPE
dimm[12] <= jpc[14].DB_MAX_OUTPUT_PORT_TYPE
dimm[13] <= jpc[15].DB_MAX_OUTPUT_PORT_TYPE
dimm[14] <= jpc[16].DB_MAX_OUTPUT_PORT_TYPE
dimm[15] <= jpc[17].DB_MAX_OUTPUT_PORT_TYPE
dimm[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dimm[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
drn[0] <= mux2x5:rn_switch.port3
drn[1] <= mux2x5:rn_switch.port3
drn[2] <= mux2x5:rn_switch.port3
drn[3] <= mux2x5:rn_switch.port3
drn[4] <= mux2x5:rn_switch.port3
dshift <= sc_cu:control_unit.port22
djal <= sc_cu:control_unit.port23


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage|cla32:bpc_pluse
pc[0] => _.DATAD
pc[1] => _.DATAD
pc[2] => _.DATAD
pc[3] => _.DATAD
pc[4] => _.DATAD
pc[5] => _.DATAD
pc[6] => _.DATAD
pc[7] => _.DATAD
pc[8] => _.DATAD
pc[9] => _.DATAD
pc[10] => _.DATAD
pc[11] => _.DATAD
pc[12] => _.DATAD
pc[13] => _.DATAD
pc[14] => _.DATAD
pc[15] => _.DATAD
pc[16] => _.DATAD
pc[17] => _.DATAD
pc[18] => _.DATAD
pc[19] => _.DATAD
pc[20] => _.DATAD
pc[21] => _.DATAD
pc[22] => _.DATAD
pc[23] => _.DATAD
pc[24] => _.DATAD
pc[25] => _.DATAD
pc[26] => _.DATAD
pc[27] => _.DATAD
pc[28] => _.DATAD
pc[29] => _.DATAD
pc[30] => _.DATAD
pc[31] => _.DATAD
x1[0] => _.DATAC
x1[1] => _.DATAC
x1[2] => _.DATAC
x1[3] => _.DATAC
x1[4] => _.DATAC
x1[5] => _.DATAC
x1[6] => _.DATAC
x1[7] => _.DATAC
x1[8] => _.DATAC
x1[9] => _.DATAC
x1[10] => _.DATAC
x1[11] => _.DATAC
x1[12] => _.DATAC
x1[13] => _.DATAC
x1[14] => _.DATAC
x1[15] => _.DATAC
x1[16] => _.DATAC
x1[17] => _.DATAC
x1[18] => _.DATAC
x1[19] => _.DATAC
x1[20] => _.DATAC
x1[21] => _.DATAC
x1[22] => _.DATAC
x1[23] => _.DATAC
x1[24] => _.DATAC
x1[25] => _.DATAC
x1[26] => _.DATAC
x1[27] => _.DATAC
x1[28] => _.DATAC
x1[29] => _.DATAC
x1[30] => _.DATAC
x1[31] => _.DATAC
x2[0] => _.DATAB
x2[1] => _.DATAB
x2[2] => _.DATAB
x2[3] => _.DATAB
x2[4] => _.DATAB
x2[5] => _.DATAB
x2[6] => _.DATAB
x2[7] => _.DATAB
x2[8] => _.DATAB
x2[9] => _.DATAB
x2[10] => _.DATAB
x2[11] => _.DATAB
x2[12] => _.DATAB
x2[13] => _.DATAB
x2[14] => _.DATAB
x2[15] => _.DATAB
x2[16] => _.DATAB
x2[17] => _.DATAB
x2[18] => _.DATAB
x2[19] => _.DATAB
x2[20] => _.DATAB
x2[21] => _.DATAB
x2[22] => _.DATAB
x2[23] => _.DATAB
x2[24] => _.DATAB
x2[25] => _.DATAB
x2[26] => _.DATAB
x2[27] => _.DATAB
x2[28] => _.DATAB
x2[29] => _.DATAB
x2[30] => _.DATAB
x2[31] => _.DATAB
p4[0] <= _.SUM_OUT
p4[1] <= _.SUM_OUT
p4[2] <= _.SUM_OUT
p4[3] <= _.SUM_OUT
p4[4] <= _.SUM_OUT
p4[5] <= _.SUM_OUT
p4[6] <= _.SUM_OUT
p4[7] <= _.SUM_OUT
p4[8] <= _.SUM_OUT
p4[9] <= _.SUM_OUT
p4[10] <= _.SUM_OUT
p4[11] <= _.SUM_OUT
p4[12] <= _.SUM_OUT
p4[13] <= _.SUM_OUT
p4[14] <= _.SUM_OUT
p4[15] <= _.SUM_OUT
p4[16] <= _.SUM_OUT
p4[17] <= _.SUM_OUT
p4[18] <= _.SUM_OUT
p4[19] <= _.SUM_OUT
p4[20] <= _.SUM_OUT
p4[21] <= _.SUM_OUT
p4[22] <= _.SUM_OUT
p4[23] <= _.SUM_OUT
p4[24] <= _.SUM_OUT
p4[25] <= _.SUM_OUT
p4[26] <= _.SUM_OUT
p4[27] <= _.SUM_OUT
p4[28] <= _.SUM_OUT
p4[29] <= _.SUM_OUT
p4[30] <= _.SUM_OUT
p4[31] <= _.SUM_OUT


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage|mux4x32:da_switch
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage|mux4x32:db_switch
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage|sc_cu:control_unit
mwreg => always0.IN1
mrn[0] => Equal4.IN9
mrn[0] => Equal5.IN9
mrn[0] => Equal3.IN31
mrn[1] => Equal4.IN8
mrn[1] => Equal5.IN8
mrn[1] => Equal3.IN30
mrn[2] => Equal4.IN7
mrn[2] => Equal5.IN7
mrn[2] => Equal3.IN29
mrn[3] => Equal4.IN6
mrn[3] => Equal5.IN6
mrn[3] => Equal3.IN28
mrn[4] => Equal4.IN5
mrn[4] => Equal5.IN5
mrn[4] => Equal3.IN27
ern[0] => Equal1.IN9
ern[0] => Equal2.IN9
ern[0] => Equal0.IN31
ern[1] => Equal1.IN8
ern[1] => Equal2.IN8
ern[1] => Equal0.IN30
ern[2] => Equal1.IN7
ern[2] => Equal2.IN7
ern[2] => Equal0.IN29
ern[3] => Equal1.IN6
ern[3] => Equal2.IN6
ern[3] => Equal0.IN28
ern[4] => Equal1.IN5
ern[4] => Equal2.IN5
ern[4] => Equal0.IN27
ewreg => wpcir.IN0
ewreg => always0.IN1
em2reg => wpcir.IN1
em2reg => always0.IN1
em2reg => always0.IN1
mm2reg => always0.IN1
mm2reg => always0.IN1
mm2reg => always0.IN1
mm2reg => always0.IN1
rsrtequ => pcsource.IN1
rsrtequ => pcsource.IN1
func[0] => i_or.IN1
func[0] => comb.IN1
func[0] => i_srl.IN1
func[0] => i_sll.IN1
func[0] => i_xor.IN1
func[0] => i_and.IN1
func[0] => i_sub.IN1
func[0] => i_add.IN1
func[0] => i_jr.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[4] => comb.IN1
func[4] => comb.IN1
func[5] => comb.IN1
func[5] => comb.IN1
op[0] => WideNor0.IN0
op[0] => i_ori.IN1
op[0] => comb.IN1
op[0] => i_sw.IN1
op[0] => i_bne.IN1
op[0] => i_lui.IN1
op[0] => comb.IN1
op[0] => i_beq.IN1
op[0] => i_xori.IN1
op[0] => i_andi.IN1
op[0] => i_addi.IN1
op[0] => i_j.IN1
op[1] => WideNor0.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[2] => WideNor0.IN2
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[3] => WideNor0.IN3
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[4] => WideNor0.IN4
op[4] => comb.IN0
op[4] => comb.IN0
op[5] => WideNor0.IN5
op[5] => comb.IN1
op[5] => comb.IN1
rs[0] => Equal1.IN4
rs[0] => Equal4.IN4
rs[1] => Equal1.IN3
rs[1] => Equal4.IN3
rs[2] => Equal1.IN2
rs[2] => Equal4.IN2
rs[3] => Equal1.IN1
rs[3] => Equal4.IN1
rs[4] => Equal1.IN0
rs[4] => Equal4.IN0
rt[0] => Equal2.IN4
rt[0] => Equal5.IN4
rt[1] => Equal2.IN3
rt[1] => Equal5.IN3
rt[2] => Equal2.IN2
rt[2] => Equal5.IN2
rt[3] => Equal2.IN1
rt[3] => Equal5.IN1
rt[4] => Equal2.IN0
rt[4] => Equal5.IN0
wreg <= wreg.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= comb.DB_MAX_OUTPUT_PORT_TYPE
wmem <= wmem.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
regrt <= regrt.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= aluimm.DB_MAX_OUTPUT_PORT_TYPE
fwda[0] <= fwda.DB_MAX_OUTPUT_PORT_TYPE
fwda[1] <= fwda.DB_MAX_OUTPUT_PORT_TYPE
fwdb[0] <= fwdb.DB_MAX_OUTPUT_PORT_TYPE
fwdb[1] <= fwdb.DB_MAX_OUTPUT_PORT_TYPE
wpcir <= wpcir.DB_MAX_OUTPUT_PORT_TYPE
sext <= sext.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
jal <= comb.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage|regfile:reg_file
rna[0] => Mux0.IN5
rna[0] => Mux1.IN5
rna[0] => Mux2.IN5
rna[0] => Mux3.IN5
rna[0] => Mux4.IN5
rna[0] => Mux5.IN5
rna[0] => Mux6.IN5
rna[0] => Mux7.IN5
rna[0] => Mux8.IN5
rna[0] => Mux9.IN5
rna[0] => Mux10.IN5
rna[0] => Mux11.IN5
rna[0] => Mux12.IN5
rna[0] => Mux13.IN5
rna[0] => Mux14.IN5
rna[0] => Mux15.IN5
rna[0] => Mux16.IN5
rna[0] => Mux17.IN5
rna[0] => Mux18.IN5
rna[0] => Mux19.IN5
rna[0] => Mux20.IN5
rna[0] => Mux21.IN5
rna[0] => Mux22.IN5
rna[0] => Mux23.IN5
rna[0] => Mux24.IN5
rna[0] => Mux25.IN5
rna[0] => Mux26.IN5
rna[0] => Mux27.IN5
rna[0] => Mux28.IN5
rna[0] => Mux29.IN5
rna[0] => Mux30.IN5
rna[0] => Mux31.IN5
rna[0] => Equal0.IN31
rna[1] => Mux0.IN4
rna[1] => Mux1.IN4
rna[1] => Mux2.IN4
rna[1] => Mux3.IN4
rna[1] => Mux4.IN4
rna[1] => Mux5.IN4
rna[1] => Mux6.IN4
rna[1] => Mux7.IN4
rna[1] => Mux8.IN4
rna[1] => Mux9.IN4
rna[1] => Mux10.IN4
rna[1] => Mux11.IN4
rna[1] => Mux12.IN4
rna[1] => Mux13.IN4
rna[1] => Mux14.IN4
rna[1] => Mux15.IN4
rna[1] => Mux16.IN4
rna[1] => Mux17.IN4
rna[1] => Mux18.IN4
rna[1] => Mux19.IN4
rna[1] => Mux20.IN4
rna[1] => Mux21.IN4
rna[1] => Mux22.IN4
rna[1] => Mux23.IN4
rna[1] => Mux24.IN4
rna[1] => Mux25.IN4
rna[1] => Mux26.IN4
rna[1] => Mux27.IN4
rna[1] => Mux28.IN4
rna[1] => Mux29.IN4
rna[1] => Mux30.IN4
rna[1] => Mux31.IN4
rna[1] => Equal0.IN30
rna[2] => Mux0.IN3
rna[2] => Mux1.IN3
rna[2] => Mux2.IN3
rna[2] => Mux3.IN3
rna[2] => Mux4.IN3
rna[2] => Mux5.IN3
rna[2] => Mux6.IN3
rna[2] => Mux7.IN3
rna[2] => Mux8.IN3
rna[2] => Mux9.IN3
rna[2] => Mux10.IN3
rna[2] => Mux11.IN3
rna[2] => Mux12.IN3
rna[2] => Mux13.IN3
rna[2] => Mux14.IN3
rna[2] => Mux15.IN3
rna[2] => Mux16.IN3
rna[2] => Mux17.IN3
rna[2] => Mux18.IN3
rna[2] => Mux19.IN3
rna[2] => Mux20.IN3
rna[2] => Mux21.IN3
rna[2] => Mux22.IN3
rna[2] => Mux23.IN3
rna[2] => Mux24.IN3
rna[2] => Mux25.IN3
rna[2] => Mux26.IN3
rna[2] => Mux27.IN3
rna[2] => Mux28.IN3
rna[2] => Mux29.IN3
rna[2] => Mux30.IN3
rna[2] => Mux31.IN3
rna[2] => Equal0.IN29
rna[3] => Mux0.IN2
rna[3] => Mux1.IN2
rna[3] => Mux2.IN2
rna[3] => Mux3.IN2
rna[3] => Mux4.IN2
rna[3] => Mux5.IN2
rna[3] => Mux6.IN2
rna[3] => Mux7.IN2
rna[3] => Mux8.IN2
rna[3] => Mux9.IN2
rna[3] => Mux10.IN2
rna[3] => Mux11.IN2
rna[3] => Mux12.IN2
rna[3] => Mux13.IN2
rna[3] => Mux14.IN2
rna[3] => Mux15.IN2
rna[3] => Mux16.IN2
rna[3] => Mux17.IN2
rna[3] => Mux18.IN2
rna[3] => Mux19.IN2
rna[3] => Mux20.IN2
rna[3] => Mux21.IN2
rna[3] => Mux22.IN2
rna[3] => Mux23.IN2
rna[3] => Mux24.IN2
rna[3] => Mux25.IN2
rna[3] => Mux26.IN2
rna[3] => Mux27.IN2
rna[3] => Mux28.IN2
rna[3] => Mux29.IN2
rna[3] => Mux30.IN2
rna[3] => Mux31.IN2
rna[3] => Equal0.IN28
rna[4] => Mux0.IN1
rna[4] => Mux1.IN1
rna[4] => Mux2.IN1
rna[4] => Mux3.IN1
rna[4] => Mux4.IN1
rna[4] => Mux5.IN1
rna[4] => Mux6.IN1
rna[4] => Mux7.IN1
rna[4] => Mux8.IN1
rna[4] => Mux9.IN1
rna[4] => Mux10.IN1
rna[4] => Mux11.IN1
rna[4] => Mux12.IN1
rna[4] => Mux13.IN1
rna[4] => Mux14.IN1
rna[4] => Mux15.IN1
rna[4] => Mux16.IN1
rna[4] => Mux17.IN1
rna[4] => Mux18.IN1
rna[4] => Mux19.IN1
rna[4] => Mux20.IN1
rna[4] => Mux21.IN1
rna[4] => Mux22.IN1
rna[4] => Mux23.IN1
rna[4] => Mux24.IN1
rna[4] => Mux25.IN1
rna[4] => Mux26.IN1
rna[4] => Mux27.IN1
rna[4] => Mux28.IN1
rna[4] => Mux29.IN1
rna[4] => Mux30.IN1
rna[4] => Mux31.IN1
rna[4] => Equal0.IN27
rnb[0] => Mux32.IN5
rnb[0] => Mux33.IN5
rnb[0] => Mux34.IN5
rnb[0] => Mux35.IN5
rnb[0] => Mux36.IN5
rnb[0] => Mux37.IN5
rnb[0] => Mux38.IN5
rnb[0] => Mux39.IN5
rnb[0] => Mux40.IN5
rnb[0] => Mux41.IN5
rnb[0] => Mux42.IN5
rnb[0] => Mux43.IN5
rnb[0] => Mux44.IN5
rnb[0] => Mux45.IN5
rnb[0] => Mux46.IN5
rnb[0] => Mux47.IN5
rnb[0] => Mux48.IN5
rnb[0] => Mux49.IN5
rnb[0] => Mux50.IN5
rnb[0] => Mux51.IN5
rnb[0] => Mux52.IN5
rnb[0] => Mux53.IN5
rnb[0] => Mux54.IN5
rnb[0] => Mux55.IN5
rnb[0] => Mux56.IN5
rnb[0] => Mux57.IN5
rnb[0] => Mux58.IN5
rnb[0] => Mux59.IN5
rnb[0] => Mux60.IN5
rnb[0] => Mux61.IN5
rnb[0] => Mux62.IN5
rnb[0] => Mux63.IN5
rnb[0] => Equal1.IN31
rnb[1] => Mux32.IN4
rnb[1] => Mux33.IN4
rnb[1] => Mux34.IN4
rnb[1] => Mux35.IN4
rnb[1] => Mux36.IN4
rnb[1] => Mux37.IN4
rnb[1] => Mux38.IN4
rnb[1] => Mux39.IN4
rnb[1] => Mux40.IN4
rnb[1] => Mux41.IN4
rnb[1] => Mux42.IN4
rnb[1] => Mux43.IN4
rnb[1] => Mux44.IN4
rnb[1] => Mux45.IN4
rnb[1] => Mux46.IN4
rnb[1] => Mux47.IN4
rnb[1] => Mux48.IN4
rnb[1] => Mux49.IN4
rnb[1] => Mux50.IN4
rnb[1] => Mux51.IN4
rnb[1] => Mux52.IN4
rnb[1] => Mux53.IN4
rnb[1] => Mux54.IN4
rnb[1] => Mux55.IN4
rnb[1] => Mux56.IN4
rnb[1] => Mux57.IN4
rnb[1] => Mux58.IN4
rnb[1] => Mux59.IN4
rnb[1] => Mux60.IN4
rnb[1] => Mux61.IN4
rnb[1] => Mux62.IN4
rnb[1] => Mux63.IN4
rnb[1] => Equal1.IN30
rnb[2] => Mux32.IN3
rnb[2] => Mux33.IN3
rnb[2] => Mux34.IN3
rnb[2] => Mux35.IN3
rnb[2] => Mux36.IN3
rnb[2] => Mux37.IN3
rnb[2] => Mux38.IN3
rnb[2] => Mux39.IN3
rnb[2] => Mux40.IN3
rnb[2] => Mux41.IN3
rnb[2] => Mux42.IN3
rnb[2] => Mux43.IN3
rnb[2] => Mux44.IN3
rnb[2] => Mux45.IN3
rnb[2] => Mux46.IN3
rnb[2] => Mux47.IN3
rnb[2] => Mux48.IN3
rnb[2] => Mux49.IN3
rnb[2] => Mux50.IN3
rnb[2] => Mux51.IN3
rnb[2] => Mux52.IN3
rnb[2] => Mux53.IN3
rnb[2] => Mux54.IN3
rnb[2] => Mux55.IN3
rnb[2] => Mux56.IN3
rnb[2] => Mux57.IN3
rnb[2] => Mux58.IN3
rnb[2] => Mux59.IN3
rnb[2] => Mux60.IN3
rnb[2] => Mux61.IN3
rnb[2] => Mux62.IN3
rnb[2] => Mux63.IN3
rnb[2] => Equal1.IN29
rnb[3] => Mux32.IN2
rnb[3] => Mux33.IN2
rnb[3] => Mux34.IN2
rnb[3] => Mux35.IN2
rnb[3] => Mux36.IN2
rnb[3] => Mux37.IN2
rnb[3] => Mux38.IN2
rnb[3] => Mux39.IN2
rnb[3] => Mux40.IN2
rnb[3] => Mux41.IN2
rnb[3] => Mux42.IN2
rnb[3] => Mux43.IN2
rnb[3] => Mux44.IN2
rnb[3] => Mux45.IN2
rnb[3] => Mux46.IN2
rnb[3] => Mux47.IN2
rnb[3] => Mux48.IN2
rnb[3] => Mux49.IN2
rnb[3] => Mux50.IN2
rnb[3] => Mux51.IN2
rnb[3] => Mux52.IN2
rnb[3] => Mux53.IN2
rnb[3] => Mux54.IN2
rnb[3] => Mux55.IN2
rnb[3] => Mux56.IN2
rnb[3] => Mux57.IN2
rnb[3] => Mux58.IN2
rnb[3] => Mux59.IN2
rnb[3] => Mux60.IN2
rnb[3] => Mux61.IN2
rnb[3] => Mux62.IN2
rnb[3] => Mux63.IN2
rnb[3] => Equal1.IN28
rnb[4] => Mux32.IN1
rnb[4] => Mux33.IN1
rnb[4] => Mux34.IN1
rnb[4] => Mux35.IN1
rnb[4] => Mux36.IN1
rnb[4] => Mux37.IN1
rnb[4] => Mux38.IN1
rnb[4] => Mux39.IN1
rnb[4] => Mux40.IN1
rnb[4] => Mux41.IN1
rnb[4] => Mux42.IN1
rnb[4] => Mux43.IN1
rnb[4] => Mux44.IN1
rnb[4] => Mux45.IN1
rnb[4] => Mux46.IN1
rnb[4] => Mux47.IN1
rnb[4] => Mux48.IN1
rnb[4] => Mux49.IN1
rnb[4] => Mux50.IN1
rnb[4] => Mux51.IN1
rnb[4] => Mux52.IN1
rnb[4] => Mux53.IN1
rnb[4] => Mux54.IN1
rnb[4] => Mux55.IN1
rnb[4] => Mux56.IN1
rnb[4] => Mux57.IN1
rnb[4] => Mux58.IN1
rnb[4] => Mux59.IN1
rnb[4] => Mux60.IN1
rnb[4] => Mux61.IN1
rnb[4] => Mux62.IN1
rnb[4] => Mux63.IN1
rnb[4] => Equal1.IN27
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
wn[0] => Decoder0.IN4
wn[0] => Equal2.IN31
wn[1] => Decoder0.IN3
wn[1] => Equal2.IN30
wn[2] => Decoder0.IN2
wn[2] => Equal2.IN29
wn[3] => Decoder0.IN1
wn[3] => Equal2.IN28
wn[4] => Decoder0.IN0
wn[4] => Equal2.IN27
we => always0.IN1
clk => register[31][0].CLK
clk => register[31][1].CLK
clk => register[31][2].CLK
clk => register[31][3].CLK
clk => register[31][4].CLK
clk => register[31][5].CLK
clk => register[31][6].CLK
clk => register[31][7].CLK
clk => register[31][8].CLK
clk => register[31][9].CLK
clk => register[31][10].CLK
clk => register[31][11].CLK
clk => register[31][12].CLK
clk => register[31][13].CLK
clk => register[31][14].CLK
clk => register[31][15].CLK
clk => register[31][16].CLK
clk => register[31][17].CLK
clk => register[31][18].CLK
clk => register[31][19].CLK
clk => register[31][20].CLK
clk => register[31][21].CLK
clk => register[31][22].CLK
clk => register[31][23].CLK
clk => register[31][24].CLK
clk => register[31][25].CLK
clk => register[31][26].CLK
clk => register[31][27].CLK
clk => register[31][28].CLK
clk => register[31][29].CLK
clk => register[31][30].CLK
clk => register[31][31].CLK
clk => register[30][0].CLK
clk => register[30][1].CLK
clk => register[30][2].CLK
clk => register[30][3].CLK
clk => register[30][4].CLK
clk => register[30][5].CLK
clk => register[30][6].CLK
clk => register[30][7].CLK
clk => register[30][8].CLK
clk => register[30][9].CLK
clk => register[30][10].CLK
clk => register[30][11].CLK
clk => register[30][12].CLK
clk => register[30][13].CLK
clk => register[30][14].CLK
clk => register[30][15].CLK
clk => register[30][16].CLK
clk => register[30][17].CLK
clk => register[30][18].CLK
clk => register[30][19].CLK
clk => register[30][20].CLK
clk => register[30][21].CLK
clk => register[30][22].CLK
clk => register[30][23].CLK
clk => register[30][24].CLK
clk => register[30][25].CLK
clk => register[30][26].CLK
clk => register[30][27].CLK
clk => register[30][28].CLK
clk => register[30][29].CLK
clk => register[30][30].CLK
clk => register[30][31].CLK
clk => register[29][0].CLK
clk => register[29][1].CLK
clk => register[29][2].CLK
clk => register[29][3].CLK
clk => register[29][4].CLK
clk => register[29][5].CLK
clk => register[29][6].CLK
clk => register[29][7].CLK
clk => register[29][8].CLK
clk => register[29][9].CLK
clk => register[29][10].CLK
clk => register[29][11].CLK
clk => register[29][12].CLK
clk => register[29][13].CLK
clk => register[29][14].CLK
clk => register[29][15].CLK
clk => register[29][16].CLK
clk => register[29][17].CLK
clk => register[29][18].CLK
clk => register[29][19].CLK
clk => register[29][20].CLK
clk => register[29][21].CLK
clk => register[29][22].CLK
clk => register[29][23].CLK
clk => register[29][24].CLK
clk => register[29][25].CLK
clk => register[29][26].CLK
clk => register[29][27].CLK
clk => register[29][28].CLK
clk => register[29][29].CLK
clk => register[29][30].CLK
clk => register[29][31].CLK
clk => register[28][0].CLK
clk => register[28][1].CLK
clk => register[28][2].CLK
clk => register[28][3].CLK
clk => register[28][4].CLK
clk => register[28][5].CLK
clk => register[28][6].CLK
clk => register[28][7].CLK
clk => register[28][8].CLK
clk => register[28][9].CLK
clk => register[28][10].CLK
clk => register[28][11].CLK
clk => register[28][12].CLK
clk => register[28][13].CLK
clk => register[28][14].CLK
clk => register[28][15].CLK
clk => register[28][16].CLK
clk => register[28][17].CLK
clk => register[28][18].CLK
clk => register[28][19].CLK
clk => register[28][20].CLK
clk => register[28][21].CLK
clk => register[28][22].CLK
clk => register[28][23].CLK
clk => register[28][24].CLK
clk => register[28][25].CLK
clk => register[28][26].CLK
clk => register[28][27].CLK
clk => register[28][28].CLK
clk => register[28][29].CLK
clk => register[28][30].CLK
clk => register[28][31].CLK
clk => register[27][0].CLK
clk => register[27][1].CLK
clk => register[27][2].CLK
clk => register[27][3].CLK
clk => register[27][4].CLK
clk => register[27][5].CLK
clk => register[27][6].CLK
clk => register[27][7].CLK
clk => register[27][8].CLK
clk => register[27][9].CLK
clk => register[27][10].CLK
clk => register[27][11].CLK
clk => register[27][12].CLK
clk => register[27][13].CLK
clk => register[27][14].CLK
clk => register[27][15].CLK
clk => register[27][16].CLK
clk => register[27][17].CLK
clk => register[27][18].CLK
clk => register[27][19].CLK
clk => register[27][20].CLK
clk => register[27][21].CLK
clk => register[27][22].CLK
clk => register[27][23].CLK
clk => register[27][24].CLK
clk => register[27][25].CLK
clk => register[27][26].CLK
clk => register[27][27].CLK
clk => register[27][28].CLK
clk => register[27][29].CLK
clk => register[27][30].CLK
clk => register[27][31].CLK
clk => register[26][0].CLK
clk => register[26][1].CLK
clk => register[26][2].CLK
clk => register[26][3].CLK
clk => register[26][4].CLK
clk => register[26][5].CLK
clk => register[26][6].CLK
clk => register[26][7].CLK
clk => register[26][8].CLK
clk => register[26][9].CLK
clk => register[26][10].CLK
clk => register[26][11].CLK
clk => register[26][12].CLK
clk => register[26][13].CLK
clk => register[26][14].CLK
clk => register[26][15].CLK
clk => register[26][16].CLK
clk => register[26][17].CLK
clk => register[26][18].CLK
clk => register[26][19].CLK
clk => register[26][20].CLK
clk => register[26][21].CLK
clk => register[26][22].CLK
clk => register[26][23].CLK
clk => register[26][24].CLK
clk => register[26][25].CLK
clk => register[26][26].CLK
clk => register[26][27].CLK
clk => register[26][28].CLK
clk => register[26][29].CLK
clk => register[26][30].CLK
clk => register[26][31].CLK
clk => register[25][0].CLK
clk => register[25][1].CLK
clk => register[25][2].CLK
clk => register[25][3].CLK
clk => register[25][4].CLK
clk => register[25][5].CLK
clk => register[25][6].CLK
clk => register[25][7].CLK
clk => register[25][8].CLK
clk => register[25][9].CLK
clk => register[25][10].CLK
clk => register[25][11].CLK
clk => register[25][12].CLK
clk => register[25][13].CLK
clk => register[25][14].CLK
clk => register[25][15].CLK
clk => register[25][16].CLK
clk => register[25][17].CLK
clk => register[25][18].CLK
clk => register[25][19].CLK
clk => register[25][20].CLK
clk => register[25][21].CLK
clk => register[25][22].CLK
clk => register[25][23].CLK
clk => register[25][24].CLK
clk => register[25][25].CLK
clk => register[25][26].CLK
clk => register[25][27].CLK
clk => register[25][28].CLK
clk => register[25][29].CLK
clk => register[25][30].CLK
clk => register[25][31].CLK
clk => register[24][0].CLK
clk => register[24][1].CLK
clk => register[24][2].CLK
clk => register[24][3].CLK
clk => register[24][4].CLK
clk => register[24][5].CLK
clk => register[24][6].CLK
clk => register[24][7].CLK
clk => register[24][8].CLK
clk => register[24][9].CLK
clk => register[24][10].CLK
clk => register[24][11].CLK
clk => register[24][12].CLK
clk => register[24][13].CLK
clk => register[24][14].CLK
clk => register[24][15].CLK
clk => register[24][16].CLK
clk => register[24][17].CLK
clk => register[24][18].CLK
clk => register[24][19].CLK
clk => register[24][20].CLK
clk => register[24][21].CLK
clk => register[24][22].CLK
clk => register[24][23].CLK
clk => register[24][24].CLK
clk => register[24][25].CLK
clk => register[24][26].CLK
clk => register[24][27].CLK
clk => register[24][28].CLK
clk => register[24][29].CLK
clk => register[24][30].CLK
clk => register[24][31].CLK
clk => register[23][0].CLK
clk => register[23][1].CLK
clk => register[23][2].CLK
clk => register[23][3].CLK
clk => register[23][4].CLK
clk => register[23][5].CLK
clk => register[23][6].CLK
clk => register[23][7].CLK
clk => register[23][8].CLK
clk => register[23][9].CLK
clk => register[23][10].CLK
clk => register[23][11].CLK
clk => register[23][12].CLK
clk => register[23][13].CLK
clk => register[23][14].CLK
clk => register[23][15].CLK
clk => register[23][16].CLK
clk => register[23][17].CLK
clk => register[23][18].CLK
clk => register[23][19].CLK
clk => register[23][20].CLK
clk => register[23][21].CLK
clk => register[23][22].CLK
clk => register[23][23].CLK
clk => register[23][24].CLK
clk => register[23][25].CLK
clk => register[23][26].CLK
clk => register[23][27].CLK
clk => register[23][28].CLK
clk => register[23][29].CLK
clk => register[23][30].CLK
clk => register[23][31].CLK
clk => register[22][0].CLK
clk => register[22][1].CLK
clk => register[22][2].CLK
clk => register[22][3].CLK
clk => register[22][4].CLK
clk => register[22][5].CLK
clk => register[22][6].CLK
clk => register[22][7].CLK
clk => register[22][8].CLK
clk => register[22][9].CLK
clk => register[22][10].CLK
clk => register[22][11].CLK
clk => register[22][12].CLK
clk => register[22][13].CLK
clk => register[22][14].CLK
clk => register[22][15].CLK
clk => register[22][16].CLK
clk => register[22][17].CLK
clk => register[22][18].CLK
clk => register[22][19].CLK
clk => register[22][20].CLK
clk => register[22][21].CLK
clk => register[22][22].CLK
clk => register[22][23].CLK
clk => register[22][24].CLK
clk => register[22][25].CLK
clk => register[22][26].CLK
clk => register[22][27].CLK
clk => register[22][28].CLK
clk => register[22][29].CLK
clk => register[22][30].CLK
clk => register[22][31].CLK
clk => register[21][0].CLK
clk => register[21][1].CLK
clk => register[21][2].CLK
clk => register[21][3].CLK
clk => register[21][4].CLK
clk => register[21][5].CLK
clk => register[21][6].CLK
clk => register[21][7].CLK
clk => register[21][8].CLK
clk => register[21][9].CLK
clk => register[21][10].CLK
clk => register[21][11].CLK
clk => register[21][12].CLK
clk => register[21][13].CLK
clk => register[21][14].CLK
clk => register[21][15].CLK
clk => register[21][16].CLK
clk => register[21][17].CLK
clk => register[21][18].CLK
clk => register[21][19].CLK
clk => register[21][20].CLK
clk => register[21][21].CLK
clk => register[21][22].CLK
clk => register[21][23].CLK
clk => register[21][24].CLK
clk => register[21][25].CLK
clk => register[21][26].CLK
clk => register[21][27].CLK
clk => register[21][28].CLK
clk => register[21][29].CLK
clk => register[21][30].CLK
clk => register[21][31].CLK
clk => register[20][0].CLK
clk => register[20][1].CLK
clk => register[20][2].CLK
clk => register[20][3].CLK
clk => register[20][4].CLK
clk => register[20][5].CLK
clk => register[20][6].CLK
clk => register[20][7].CLK
clk => register[20][8].CLK
clk => register[20][9].CLK
clk => register[20][10].CLK
clk => register[20][11].CLK
clk => register[20][12].CLK
clk => register[20][13].CLK
clk => register[20][14].CLK
clk => register[20][15].CLK
clk => register[20][16].CLK
clk => register[20][17].CLK
clk => register[20][18].CLK
clk => register[20][19].CLK
clk => register[20][20].CLK
clk => register[20][21].CLK
clk => register[20][22].CLK
clk => register[20][23].CLK
clk => register[20][24].CLK
clk => register[20][25].CLK
clk => register[20][26].CLK
clk => register[20][27].CLK
clk => register[20][28].CLK
clk => register[20][29].CLK
clk => register[20][30].CLK
clk => register[20][31].CLK
clk => register[19][0].CLK
clk => register[19][1].CLK
clk => register[19][2].CLK
clk => register[19][3].CLK
clk => register[19][4].CLK
clk => register[19][5].CLK
clk => register[19][6].CLK
clk => register[19][7].CLK
clk => register[19][8].CLK
clk => register[19][9].CLK
clk => register[19][10].CLK
clk => register[19][11].CLK
clk => register[19][12].CLK
clk => register[19][13].CLK
clk => register[19][14].CLK
clk => register[19][15].CLK
clk => register[19][16].CLK
clk => register[19][17].CLK
clk => register[19][18].CLK
clk => register[19][19].CLK
clk => register[19][20].CLK
clk => register[19][21].CLK
clk => register[19][22].CLK
clk => register[19][23].CLK
clk => register[19][24].CLK
clk => register[19][25].CLK
clk => register[19][26].CLK
clk => register[19][27].CLK
clk => register[19][28].CLK
clk => register[19][29].CLK
clk => register[19][30].CLK
clk => register[19][31].CLK
clk => register[18][0].CLK
clk => register[18][1].CLK
clk => register[18][2].CLK
clk => register[18][3].CLK
clk => register[18][4].CLK
clk => register[18][5].CLK
clk => register[18][6].CLK
clk => register[18][7].CLK
clk => register[18][8].CLK
clk => register[18][9].CLK
clk => register[18][10].CLK
clk => register[18][11].CLK
clk => register[18][12].CLK
clk => register[18][13].CLK
clk => register[18][14].CLK
clk => register[18][15].CLK
clk => register[18][16].CLK
clk => register[18][17].CLK
clk => register[18][18].CLK
clk => register[18][19].CLK
clk => register[18][20].CLK
clk => register[18][21].CLK
clk => register[18][22].CLK
clk => register[18][23].CLK
clk => register[18][24].CLK
clk => register[18][25].CLK
clk => register[18][26].CLK
clk => register[18][27].CLK
clk => register[18][28].CLK
clk => register[18][29].CLK
clk => register[18][30].CLK
clk => register[18][31].CLK
clk => register[17][0].CLK
clk => register[17][1].CLK
clk => register[17][2].CLK
clk => register[17][3].CLK
clk => register[17][4].CLK
clk => register[17][5].CLK
clk => register[17][6].CLK
clk => register[17][7].CLK
clk => register[17][8].CLK
clk => register[17][9].CLK
clk => register[17][10].CLK
clk => register[17][11].CLK
clk => register[17][12].CLK
clk => register[17][13].CLK
clk => register[17][14].CLK
clk => register[17][15].CLK
clk => register[17][16].CLK
clk => register[17][17].CLK
clk => register[17][18].CLK
clk => register[17][19].CLK
clk => register[17][20].CLK
clk => register[17][21].CLK
clk => register[17][22].CLK
clk => register[17][23].CLK
clk => register[17][24].CLK
clk => register[17][25].CLK
clk => register[17][26].CLK
clk => register[17][27].CLK
clk => register[17][28].CLK
clk => register[17][29].CLK
clk => register[17][30].CLK
clk => register[17][31].CLK
clk => register[16][0].CLK
clk => register[16][1].CLK
clk => register[16][2].CLK
clk => register[16][3].CLK
clk => register[16][4].CLK
clk => register[16][5].CLK
clk => register[16][6].CLK
clk => register[16][7].CLK
clk => register[16][8].CLK
clk => register[16][9].CLK
clk => register[16][10].CLK
clk => register[16][11].CLK
clk => register[16][12].CLK
clk => register[16][13].CLK
clk => register[16][14].CLK
clk => register[16][15].CLK
clk => register[16][16].CLK
clk => register[16][17].CLK
clk => register[16][18].CLK
clk => register[16][19].CLK
clk => register[16][20].CLK
clk => register[16][21].CLK
clk => register[16][22].CLK
clk => register[16][23].CLK
clk => register[16][24].CLK
clk => register[16][25].CLK
clk => register[16][26].CLK
clk => register[16][27].CLK
clk => register[16][28].CLK
clk => register[16][29].CLK
clk => register[16][30].CLK
clk => register[16][31].CLK
clk => register[15][0].CLK
clk => register[15][1].CLK
clk => register[15][2].CLK
clk => register[15][3].CLK
clk => register[15][4].CLK
clk => register[15][5].CLK
clk => register[15][6].CLK
clk => register[15][7].CLK
clk => register[15][8].CLK
clk => register[15][9].CLK
clk => register[15][10].CLK
clk => register[15][11].CLK
clk => register[15][12].CLK
clk => register[15][13].CLK
clk => register[15][14].CLK
clk => register[15][15].CLK
clk => register[15][16].CLK
clk => register[15][17].CLK
clk => register[15][18].CLK
clk => register[15][19].CLK
clk => register[15][20].CLK
clk => register[15][21].CLK
clk => register[15][22].CLK
clk => register[15][23].CLK
clk => register[15][24].CLK
clk => register[15][25].CLK
clk => register[15][26].CLK
clk => register[15][27].CLK
clk => register[15][28].CLK
clk => register[15][29].CLK
clk => register[15][30].CLK
clk => register[15][31].CLK
clk => register[14][0].CLK
clk => register[14][1].CLK
clk => register[14][2].CLK
clk => register[14][3].CLK
clk => register[14][4].CLK
clk => register[14][5].CLK
clk => register[14][6].CLK
clk => register[14][7].CLK
clk => register[14][8].CLK
clk => register[14][9].CLK
clk => register[14][10].CLK
clk => register[14][11].CLK
clk => register[14][12].CLK
clk => register[14][13].CLK
clk => register[14][14].CLK
clk => register[14][15].CLK
clk => register[14][16].CLK
clk => register[14][17].CLK
clk => register[14][18].CLK
clk => register[14][19].CLK
clk => register[14][20].CLK
clk => register[14][21].CLK
clk => register[14][22].CLK
clk => register[14][23].CLK
clk => register[14][24].CLK
clk => register[14][25].CLK
clk => register[14][26].CLK
clk => register[14][27].CLK
clk => register[14][28].CLK
clk => register[14][29].CLK
clk => register[14][30].CLK
clk => register[14][31].CLK
clk => register[13][0].CLK
clk => register[13][1].CLK
clk => register[13][2].CLK
clk => register[13][3].CLK
clk => register[13][4].CLK
clk => register[13][5].CLK
clk => register[13][6].CLK
clk => register[13][7].CLK
clk => register[13][8].CLK
clk => register[13][9].CLK
clk => register[13][10].CLK
clk => register[13][11].CLK
clk => register[13][12].CLK
clk => register[13][13].CLK
clk => register[13][14].CLK
clk => register[13][15].CLK
clk => register[13][16].CLK
clk => register[13][17].CLK
clk => register[13][18].CLK
clk => register[13][19].CLK
clk => register[13][20].CLK
clk => register[13][21].CLK
clk => register[13][22].CLK
clk => register[13][23].CLK
clk => register[13][24].CLK
clk => register[13][25].CLK
clk => register[13][26].CLK
clk => register[13][27].CLK
clk => register[13][28].CLK
clk => register[13][29].CLK
clk => register[13][30].CLK
clk => register[13][31].CLK
clk => register[12][0].CLK
clk => register[12][1].CLK
clk => register[12][2].CLK
clk => register[12][3].CLK
clk => register[12][4].CLK
clk => register[12][5].CLK
clk => register[12][6].CLK
clk => register[12][7].CLK
clk => register[12][8].CLK
clk => register[12][9].CLK
clk => register[12][10].CLK
clk => register[12][11].CLK
clk => register[12][12].CLK
clk => register[12][13].CLK
clk => register[12][14].CLK
clk => register[12][15].CLK
clk => register[12][16].CLK
clk => register[12][17].CLK
clk => register[12][18].CLK
clk => register[12][19].CLK
clk => register[12][20].CLK
clk => register[12][21].CLK
clk => register[12][22].CLK
clk => register[12][23].CLK
clk => register[12][24].CLK
clk => register[12][25].CLK
clk => register[12][26].CLK
clk => register[12][27].CLK
clk => register[12][28].CLK
clk => register[12][29].CLK
clk => register[12][30].CLK
clk => register[12][31].CLK
clk => register[11][0].CLK
clk => register[11][1].CLK
clk => register[11][2].CLK
clk => register[11][3].CLK
clk => register[11][4].CLK
clk => register[11][5].CLK
clk => register[11][6].CLK
clk => register[11][7].CLK
clk => register[11][8].CLK
clk => register[11][9].CLK
clk => register[11][10].CLK
clk => register[11][11].CLK
clk => register[11][12].CLK
clk => register[11][13].CLK
clk => register[11][14].CLK
clk => register[11][15].CLK
clk => register[11][16].CLK
clk => register[11][17].CLK
clk => register[11][18].CLK
clk => register[11][19].CLK
clk => register[11][20].CLK
clk => register[11][21].CLK
clk => register[11][22].CLK
clk => register[11][23].CLK
clk => register[11][24].CLK
clk => register[11][25].CLK
clk => register[11][26].CLK
clk => register[11][27].CLK
clk => register[11][28].CLK
clk => register[11][29].CLK
clk => register[11][30].CLK
clk => register[11][31].CLK
clk => register[10][0].CLK
clk => register[10][1].CLK
clk => register[10][2].CLK
clk => register[10][3].CLK
clk => register[10][4].CLK
clk => register[10][5].CLK
clk => register[10][6].CLK
clk => register[10][7].CLK
clk => register[10][8].CLK
clk => register[10][9].CLK
clk => register[10][10].CLK
clk => register[10][11].CLK
clk => register[10][12].CLK
clk => register[10][13].CLK
clk => register[10][14].CLK
clk => register[10][15].CLK
clk => register[10][16].CLK
clk => register[10][17].CLK
clk => register[10][18].CLK
clk => register[10][19].CLK
clk => register[10][20].CLK
clk => register[10][21].CLK
clk => register[10][22].CLK
clk => register[10][23].CLK
clk => register[10][24].CLK
clk => register[10][25].CLK
clk => register[10][26].CLK
clk => register[10][27].CLK
clk => register[10][28].CLK
clk => register[10][29].CLK
clk => register[10][30].CLK
clk => register[10][31].CLK
clk => register[9][0].CLK
clk => register[9][1].CLK
clk => register[9][2].CLK
clk => register[9][3].CLK
clk => register[9][4].CLK
clk => register[9][5].CLK
clk => register[9][6].CLK
clk => register[9][7].CLK
clk => register[9][8].CLK
clk => register[9][9].CLK
clk => register[9][10].CLK
clk => register[9][11].CLK
clk => register[9][12].CLK
clk => register[9][13].CLK
clk => register[9][14].CLK
clk => register[9][15].CLK
clk => register[9][16].CLK
clk => register[9][17].CLK
clk => register[9][18].CLK
clk => register[9][19].CLK
clk => register[9][20].CLK
clk => register[9][21].CLK
clk => register[9][22].CLK
clk => register[9][23].CLK
clk => register[9][24].CLK
clk => register[9][25].CLK
clk => register[9][26].CLK
clk => register[9][27].CLK
clk => register[9][28].CLK
clk => register[9][29].CLK
clk => register[9][30].CLK
clk => register[9][31].CLK
clk => register[8][0].CLK
clk => register[8][1].CLK
clk => register[8][2].CLK
clk => register[8][3].CLK
clk => register[8][4].CLK
clk => register[8][5].CLK
clk => register[8][6].CLK
clk => register[8][7].CLK
clk => register[8][8].CLK
clk => register[8][9].CLK
clk => register[8][10].CLK
clk => register[8][11].CLK
clk => register[8][12].CLK
clk => register[8][13].CLK
clk => register[8][14].CLK
clk => register[8][15].CLK
clk => register[8][16].CLK
clk => register[8][17].CLK
clk => register[8][18].CLK
clk => register[8][19].CLK
clk => register[8][20].CLK
clk => register[8][21].CLK
clk => register[8][22].CLK
clk => register[8][23].CLK
clk => register[8][24].CLK
clk => register[8][25].CLK
clk => register[8][26].CLK
clk => register[8][27].CLK
clk => register[8][28].CLK
clk => register[8][29].CLK
clk => register[8][30].CLK
clk => register[8][31].CLK
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[7][4].CLK
clk => register[7][5].CLK
clk => register[7][6].CLK
clk => register[7][7].CLK
clk => register[7][8].CLK
clk => register[7][9].CLK
clk => register[7][10].CLK
clk => register[7][11].CLK
clk => register[7][12].CLK
clk => register[7][13].CLK
clk => register[7][14].CLK
clk => register[7][15].CLK
clk => register[7][16].CLK
clk => register[7][17].CLK
clk => register[7][18].CLK
clk => register[7][19].CLK
clk => register[7][20].CLK
clk => register[7][21].CLK
clk => register[7][22].CLK
clk => register[7][23].CLK
clk => register[7][24].CLK
clk => register[7][25].CLK
clk => register[7][26].CLK
clk => register[7][27].CLK
clk => register[7][28].CLK
clk => register[7][29].CLK
clk => register[7][30].CLK
clk => register[7][31].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[6][4].CLK
clk => register[6][5].CLK
clk => register[6][6].CLK
clk => register[6][7].CLK
clk => register[6][8].CLK
clk => register[6][9].CLK
clk => register[6][10].CLK
clk => register[6][11].CLK
clk => register[6][12].CLK
clk => register[6][13].CLK
clk => register[6][14].CLK
clk => register[6][15].CLK
clk => register[6][16].CLK
clk => register[6][17].CLK
clk => register[6][18].CLK
clk => register[6][19].CLK
clk => register[6][20].CLK
clk => register[6][21].CLK
clk => register[6][22].CLK
clk => register[6][23].CLK
clk => register[6][24].CLK
clk => register[6][25].CLK
clk => register[6][26].CLK
clk => register[6][27].CLK
clk => register[6][28].CLK
clk => register[6][29].CLK
clk => register[6][30].CLK
clk => register[6][31].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[5][4].CLK
clk => register[5][5].CLK
clk => register[5][6].CLK
clk => register[5][7].CLK
clk => register[5][8].CLK
clk => register[5][9].CLK
clk => register[5][10].CLK
clk => register[5][11].CLK
clk => register[5][12].CLK
clk => register[5][13].CLK
clk => register[5][14].CLK
clk => register[5][15].CLK
clk => register[5][16].CLK
clk => register[5][17].CLK
clk => register[5][18].CLK
clk => register[5][19].CLK
clk => register[5][20].CLK
clk => register[5][21].CLK
clk => register[5][22].CLK
clk => register[5][23].CLK
clk => register[5][24].CLK
clk => register[5][25].CLK
clk => register[5][26].CLK
clk => register[5][27].CLK
clk => register[5][28].CLK
clk => register[5][29].CLK
clk => register[5][30].CLK
clk => register[5][31].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[4][4].CLK
clk => register[4][5].CLK
clk => register[4][6].CLK
clk => register[4][7].CLK
clk => register[4][8].CLK
clk => register[4][9].CLK
clk => register[4][10].CLK
clk => register[4][11].CLK
clk => register[4][12].CLK
clk => register[4][13].CLK
clk => register[4][14].CLK
clk => register[4][15].CLK
clk => register[4][16].CLK
clk => register[4][17].CLK
clk => register[4][18].CLK
clk => register[4][19].CLK
clk => register[4][20].CLK
clk => register[4][21].CLK
clk => register[4][22].CLK
clk => register[4][23].CLK
clk => register[4][24].CLK
clk => register[4][25].CLK
clk => register[4][26].CLK
clk => register[4][27].CLK
clk => register[4][28].CLK
clk => register[4][29].CLK
clk => register[4][30].CLK
clk => register[4][31].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[3][4].CLK
clk => register[3][5].CLK
clk => register[3][6].CLK
clk => register[3][7].CLK
clk => register[3][8].CLK
clk => register[3][9].CLK
clk => register[3][10].CLK
clk => register[3][11].CLK
clk => register[3][12].CLK
clk => register[3][13].CLK
clk => register[3][14].CLK
clk => register[3][15].CLK
clk => register[3][16].CLK
clk => register[3][17].CLK
clk => register[3][18].CLK
clk => register[3][19].CLK
clk => register[3][20].CLK
clk => register[3][21].CLK
clk => register[3][22].CLK
clk => register[3][23].CLK
clk => register[3][24].CLK
clk => register[3][25].CLK
clk => register[3][26].CLK
clk => register[3][27].CLK
clk => register[3][28].CLK
clk => register[3][29].CLK
clk => register[3][30].CLK
clk => register[3][31].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[2][4].CLK
clk => register[2][5].CLK
clk => register[2][6].CLK
clk => register[2][7].CLK
clk => register[2][8].CLK
clk => register[2][9].CLK
clk => register[2][10].CLK
clk => register[2][11].CLK
clk => register[2][12].CLK
clk => register[2][13].CLK
clk => register[2][14].CLK
clk => register[2][15].CLK
clk => register[2][16].CLK
clk => register[2][17].CLK
clk => register[2][18].CLK
clk => register[2][19].CLK
clk => register[2][20].CLK
clk => register[2][21].CLK
clk => register[2][22].CLK
clk => register[2][23].CLK
clk => register[2][24].CLK
clk => register[2][25].CLK
clk => register[2][26].CLK
clk => register[2][27].CLK
clk => register[2][28].CLK
clk => register[2][29].CLK
clk => register[2][30].CLK
clk => register[2][31].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[1][4].CLK
clk => register[1][5].CLK
clk => register[1][6].CLK
clk => register[1][7].CLK
clk => register[1][8].CLK
clk => register[1][9].CLK
clk => register[1][10].CLK
clk => register[1][11].CLK
clk => register[1][12].CLK
clk => register[1][13].CLK
clk => register[1][14].CLK
clk => register[1][15].CLK
clk => register[1][16].CLK
clk => register[1][17].CLK
clk => register[1][18].CLK
clk => register[1][19].CLK
clk => register[1][20].CLK
clk => register[1][21].CLK
clk => register[1][22].CLK
clk => register[1][23].CLK
clk => register[1][24].CLK
clk => register[1][25].CLK
clk => register[1][26].CLK
clk => register[1][27].CLK
clk => register[1][28].CLK
clk => register[1][29].CLK
clk => register[1][30].CLK
clk => register[1][31].CLK
clrn => register[31][0].ACLR
clrn => register[31][1].ACLR
clrn => register[31][2].ACLR
clrn => register[31][3].ACLR
clrn => register[31][4].ACLR
clrn => register[31][5].ACLR
clrn => register[31][6].ACLR
clrn => register[31][7].ACLR
clrn => register[31][8].ACLR
clrn => register[31][9].ACLR
clrn => register[31][10].ACLR
clrn => register[31][11].ACLR
clrn => register[31][12].ACLR
clrn => register[31][13].ACLR
clrn => register[31][14].ACLR
clrn => register[31][15].ACLR
clrn => register[31][16].ACLR
clrn => register[31][17].ACLR
clrn => register[31][18].ACLR
clrn => register[31][19].ACLR
clrn => register[31][20].ACLR
clrn => register[31][21].ACLR
clrn => register[31][22].ACLR
clrn => register[31][23].ACLR
clrn => register[31][24].ACLR
clrn => register[31][25].ACLR
clrn => register[31][26].ACLR
clrn => register[31][27].ACLR
clrn => register[31][28].ACLR
clrn => register[31][29].ACLR
clrn => register[31][30].ACLR
clrn => register[31][31].ACLR
clrn => register[30][0].ACLR
clrn => register[30][1].ACLR
clrn => register[30][2].ACLR
clrn => register[30][3].ACLR
clrn => register[30][4].ACLR
clrn => register[30][5].ACLR
clrn => register[30][6].ACLR
clrn => register[30][7].ACLR
clrn => register[30][8].ACLR
clrn => register[30][9].ACLR
clrn => register[30][10].ACLR
clrn => register[30][11].ACLR
clrn => register[30][12].ACLR
clrn => register[30][13].ACLR
clrn => register[30][14].ACLR
clrn => register[30][15].ACLR
clrn => register[30][16].ACLR
clrn => register[30][17].ACLR
clrn => register[30][18].ACLR
clrn => register[30][19].ACLR
clrn => register[30][20].ACLR
clrn => register[30][21].ACLR
clrn => register[30][22].ACLR
clrn => register[30][23].ACLR
clrn => register[30][24].ACLR
clrn => register[30][25].ACLR
clrn => register[30][26].ACLR
clrn => register[30][27].ACLR
clrn => register[30][28].ACLR
clrn => register[30][29].ACLR
clrn => register[30][30].ACLR
clrn => register[30][31].ACLR
clrn => register[29][0].ACLR
clrn => register[29][1].ACLR
clrn => register[29][2].ACLR
clrn => register[29][3].ACLR
clrn => register[29][4].ACLR
clrn => register[29][5].ACLR
clrn => register[29][6].ACLR
clrn => register[29][7].ACLR
clrn => register[29][8].ACLR
clrn => register[29][9].ACLR
clrn => register[29][10].ACLR
clrn => register[29][11].ACLR
clrn => register[29][12].ACLR
clrn => register[29][13].ACLR
clrn => register[29][14].ACLR
clrn => register[29][15].ACLR
clrn => register[29][16].ACLR
clrn => register[29][17].ACLR
clrn => register[29][18].ACLR
clrn => register[29][19].ACLR
clrn => register[29][20].ACLR
clrn => register[29][21].ACLR
clrn => register[29][22].ACLR
clrn => register[29][23].ACLR
clrn => register[29][24].ACLR
clrn => register[29][25].ACLR
clrn => register[29][26].ACLR
clrn => register[29][27].ACLR
clrn => register[29][28].ACLR
clrn => register[29][29].ACLR
clrn => register[29][30].ACLR
clrn => register[29][31].ACLR
clrn => register[28][0].ACLR
clrn => register[28][1].ACLR
clrn => register[28][2].ACLR
clrn => register[28][3].ACLR
clrn => register[28][4].ACLR
clrn => register[28][5].ACLR
clrn => register[28][6].ACLR
clrn => register[28][7].ACLR
clrn => register[28][8].ACLR
clrn => register[28][9].ACLR
clrn => register[28][10].ACLR
clrn => register[28][11].ACLR
clrn => register[28][12].ACLR
clrn => register[28][13].ACLR
clrn => register[28][14].ACLR
clrn => register[28][15].ACLR
clrn => register[28][16].ACLR
clrn => register[28][17].ACLR
clrn => register[28][18].ACLR
clrn => register[28][19].ACLR
clrn => register[28][20].ACLR
clrn => register[28][21].ACLR
clrn => register[28][22].ACLR
clrn => register[28][23].ACLR
clrn => register[28][24].ACLR
clrn => register[28][25].ACLR
clrn => register[28][26].ACLR
clrn => register[28][27].ACLR
clrn => register[28][28].ACLR
clrn => register[28][29].ACLR
clrn => register[28][30].ACLR
clrn => register[28][31].ACLR
clrn => register[27][0].ACLR
clrn => register[27][1].ACLR
clrn => register[27][2].ACLR
clrn => register[27][3].ACLR
clrn => register[27][4].ACLR
clrn => register[27][5].ACLR
clrn => register[27][6].ACLR
clrn => register[27][7].ACLR
clrn => register[27][8].ACLR
clrn => register[27][9].ACLR
clrn => register[27][10].ACLR
clrn => register[27][11].ACLR
clrn => register[27][12].ACLR
clrn => register[27][13].ACLR
clrn => register[27][14].ACLR
clrn => register[27][15].ACLR
clrn => register[27][16].ACLR
clrn => register[27][17].ACLR
clrn => register[27][18].ACLR
clrn => register[27][19].ACLR
clrn => register[27][20].ACLR
clrn => register[27][21].ACLR
clrn => register[27][22].ACLR
clrn => register[27][23].ACLR
clrn => register[27][24].ACLR
clrn => register[27][25].ACLR
clrn => register[27][26].ACLR
clrn => register[27][27].ACLR
clrn => register[27][28].ACLR
clrn => register[27][29].ACLR
clrn => register[27][30].ACLR
clrn => register[27][31].ACLR
clrn => register[26][0].ACLR
clrn => register[26][1].ACLR
clrn => register[26][2].ACLR
clrn => register[26][3].ACLR
clrn => register[26][4].ACLR
clrn => register[26][5].ACLR
clrn => register[26][6].ACLR
clrn => register[26][7].ACLR
clrn => register[26][8].ACLR
clrn => register[26][9].ACLR
clrn => register[26][10].ACLR
clrn => register[26][11].ACLR
clrn => register[26][12].ACLR
clrn => register[26][13].ACLR
clrn => register[26][14].ACLR
clrn => register[26][15].ACLR
clrn => register[26][16].ACLR
clrn => register[26][17].ACLR
clrn => register[26][18].ACLR
clrn => register[26][19].ACLR
clrn => register[26][20].ACLR
clrn => register[26][21].ACLR
clrn => register[26][22].ACLR
clrn => register[26][23].ACLR
clrn => register[26][24].ACLR
clrn => register[26][25].ACLR
clrn => register[26][26].ACLR
clrn => register[26][27].ACLR
clrn => register[26][28].ACLR
clrn => register[26][29].ACLR
clrn => register[26][30].ACLR
clrn => register[26][31].ACLR
clrn => register[25][0].ACLR
clrn => register[25][1].ACLR
clrn => register[25][2].ACLR
clrn => register[25][3].ACLR
clrn => register[25][4].ACLR
clrn => register[25][5].ACLR
clrn => register[25][6].ACLR
clrn => register[25][7].ACLR
clrn => register[25][8].ACLR
clrn => register[25][9].ACLR
clrn => register[25][10].ACLR
clrn => register[25][11].ACLR
clrn => register[25][12].ACLR
clrn => register[25][13].ACLR
clrn => register[25][14].ACLR
clrn => register[25][15].ACLR
clrn => register[25][16].ACLR
clrn => register[25][17].ACLR
clrn => register[25][18].ACLR
clrn => register[25][19].ACLR
clrn => register[25][20].ACLR
clrn => register[25][21].ACLR
clrn => register[25][22].ACLR
clrn => register[25][23].ACLR
clrn => register[25][24].ACLR
clrn => register[25][25].ACLR
clrn => register[25][26].ACLR
clrn => register[25][27].ACLR
clrn => register[25][28].ACLR
clrn => register[25][29].ACLR
clrn => register[25][30].ACLR
clrn => register[25][31].ACLR
clrn => register[24][0].ACLR
clrn => register[24][1].ACLR
clrn => register[24][2].ACLR
clrn => register[24][3].ACLR
clrn => register[24][4].ACLR
clrn => register[24][5].ACLR
clrn => register[24][6].ACLR
clrn => register[24][7].ACLR
clrn => register[24][8].ACLR
clrn => register[24][9].ACLR
clrn => register[24][10].ACLR
clrn => register[24][11].ACLR
clrn => register[24][12].ACLR
clrn => register[24][13].ACLR
clrn => register[24][14].ACLR
clrn => register[24][15].ACLR
clrn => register[24][16].ACLR
clrn => register[24][17].ACLR
clrn => register[24][18].ACLR
clrn => register[24][19].ACLR
clrn => register[24][20].ACLR
clrn => register[24][21].ACLR
clrn => register[24][22].ACLR
clrn => register[24][23].ACLR
clrn => register[24][24].ACLR
clrn => register[24][25].ACLR
clrn => register[24][26].ACLR
clrn => register[24][27].ACLR
clrn => register[24][28].ACLR
clrn => register[24][29].ACLR
clrn => register[24][30].ACLR
clrn => register[24][31].ACLR
clrn => register[23][0].ACLR
clrn => register[23][1].ACLR
clrn => register[23][2].ACLR
clrn => register[23][3].ACLR
clrn => register[23][4].ACLR
clrn => register[23][5].ACLR
clrn => register[23][6].ACLR
clrn => register[23][7].ACLR
clrn => register[23][8].ACLR
clrn => register[23][9].ACLR
clrn => register[23][10].ACLR
clrn => register[23][11].ACLR
clrn => register[23][12].ACLR
clrn => register[23][13].ACLR
clrn => register[23][14].ACLR
clrn => register[23][15].ACLR
clrn => register[23][16].ACLR
clrn => register[23][17].ACLR
clrn => register[23][18].ACLR
clrn => register[23][19].ACLR
clrn => register[23][20].ACLR
clrn => register[23][21].ACLR
clrn => register[23][22].ACLR
clrn => register[23][23].ACLR
clrn => register[23][24].ACLR
clrn => register[23][25].ACLR
clrn => register[23][26].ACLR
clrn => register[23][27].ACLR
clrn => register[23][28].ACLR
clrn => register[23][29].ACLR
clrn => register[23][30].ACLR
clrn => register[23][31].ACLR
clrn => register[22][0].ACLR
clrn => register[22][1].ACLR
clrn => register[22][2].ACLR
clrn => register[22][3].ACLR
clrn => register[22][4].ACLR
clrn => register[22][5].ACLR
clrn => register[22][6].ACLR
clrn => register[22][7].ACLR
clrn => register[22][8].ACLR
clrn => register[22][9].ACLR
clrn => register[22][10].ACLR
clrn => register[22][11].ACLR
clrn => register[22][12].ACLR
clrn => register[22][13].ACLR
clrn => register[22][14].ACLR
clrn => register[22][15].ACLR
clrn => register[22][16].ACLR
clrn => register[22][17].ACLR
clrn => register[22][18].ACLR
clrn => register[22][19].ACLR
clrn => register[22][20].ACLR
clrn => register[22][21].ACLR
clrn => register[22][22].ACLR
clrn => register[22][23].ACLR
clrn => register[22][24].ACLR
clrn => register[22][25].ACLR
clrn => register[22][26].ACLR
clrn => register[22][27].ACLR
clrn => register[22][28].ACLR
clrn => register[22][29].ACLR
clrn => register[22][30].ACLR
clrn => register[22][31].ACLR
clrn => register[21][0].ACLR
clrn => register[21][1].ACLR
clrn => register[21][2].ACLR
clrn => register[21][3].ACLR
clrn => register[21][4].ACLR
clrn => register[21][5].ACLR
clrn => register[21][6].ACLR
clrn => register[21][7].ACLR
clrn => register[21][8].ACLR
clrn => register[21][9].ACLR
clrn => register[21][10].ACLR
clrn => register[21][11].ACLR
clrn => register[21][12].ACLR
clrn => register[21][13].ACLR
clrn => register[21][14].ACLR
clrn => register[21][15].ACLR
clrn => register[21][16].ACLR
clrn => register[21][17].ACLR
clrn => register[21][18].ACLR
clrn => register[21][19].ACLR
clrn => register[21][20].ACLR
clrn => register[21][21].ACLR
clrn => register[21][22].ACLR
clrn => register[21][23].ACLR
clrn => register[21][24].ACLR
clrn => register[21][25].ACLR
clrn => register[21][26].ACLR
clrn => register[21][27].ACLR
clrn => register[21][28].ACLR
clrn => register[21][29].ACLR
clrn => register[21][30].ACLR
clrn => register[21][31].ACLR
clrn => register[20][0].ACLR
clrn => register[20][1].ACLR
clrn => register[20][2].ACLR
clrn => register[20][3].ACLR
clrn => register[20][4].ACLR
clrn => register[20][5].ACLR
clrn => register[20][6].ACLR
clrn => register[20][7].ACLR
clrn => register[20][8].ACLR
clrn => register[20][9].ACLR
clrn => register[20][10].ACLR
clrn => register[20][11].ACLR
clrn => register[20][12].ACLR
clrn => register[20][13].ACLR
clrn => register[20][14].ACLR
clrn => register[20][15].ACLR
clrn => register[20][16].ACLR
clrn => register[20][17].ACLR
clrn => register[20][18].ACLR
clrn => register[20][19].ACLR
clrn => register[20][20].ACLR
clrn => register[20][21].ACLR
clrn => register[20][22].ACLR
clrn => register[20][23].ACLR
clrn => register[20][24].ACLR
clrn => register[20][25].ACLR
clrn => register[20][26].ACLR
clrn => register[20][27].ACLR
clrn => register[20][28].ACLR
clrn => register[20][29].ACLR
clrn => register[20][30].ACLR
clrn => register[20][31].ACLR
clrn => register[19][0].ACLR
clrn => register[19][1].ACLR
clrn => register[19][2].ACLR
clrn => register[19][3].ACLR
clrn => register[19][4].ACLR
clrn => register[19][5].ACLR
clrn => register[19][6].ACLR
clrn => register[19][7].ACLR
clrn => register[19][8].ACLR
clrn => register[19][9].ACLR
clrn => register[19][10].ACLR
clrn => register[19][11].ACLR
clrn => register[19][12].ACLR
clrn => register[19][13].ACLR
clrn => register[19][14].ACLR
clrn => register[19][15].ACLR
clrn => register[19][16].ACLR
clrn => register[19][17].ACLR
clrn => register[19][18].ACLR
clrn => register[19][19].ACLR
clrn => register[19][20].ACLR
clrn => register[19][21].ACLR
clrn => register[19][22].ACLR
clrn => register[19][23].ACLR
clrn => register[19][24].ACLR
clrn => register[19][25].ACLR
clrn => register[19][26].ACLR
clrn => register[19][27].ACLR
clrn => register[19][28].ACLR
clrn => register[19][29].ACLR
clrn => register[19][30].ACLR
clrn => register[19][31].ACLR
clrn => register[18][0].ACLR
clrn => register[18][1].ACLR
clrn => register[18][2].ACLR
clrn => register[18][3].ACLR
clrn => register[18][4].ACLR
clrn => register[18][5].ACLR
clrn => register[18][6].ACLR
clrn => register[18][7].ACLR
clrn => register[18][8].ACLR
clrn => register[18][9].ACLR
clrn => register[18][10].ACLR
clrn => register[18][11].ACLR
clrn => register[18][12].ACLR
clrn => register[18][13].ACLR
clrn => register[18][14].ACLR
clrn => register[18][15].ACLR
clrn => register[18][16].ACLR
clrn => register[18][17].ACLR
clrn => register[18][18].ACLR
clrn => register[18][19].ACLR
clrn => register[18][20].ACLR
clrn => register[18][21].ACLR
clrn => register[18][22].ACLR
clrn => register[18][23].ACLR
clrn => register[18][24].ACLR
clrn => register[18][25].ACLR
clrn => register[18][26].ACLR
clrn => register[18][27].ACLR
clrn => register[18][28].ACLR
clrn => register[18][29].ACLR
clrn => register[18][30].ACLR
clrn => register[18][31].ACLR
clrn => register[17][0].ACLR
clrn => register[17][1].ACLR
clrn => register[17][2].ACLR
clrn => register[17][3].ACLR
clrn => register[17][4].ACLR
clrn => register[17][5].ACLR
clrn => register[17][6].ACLR
clrn => register[17][7].ACLR
clrn => register[17][8].ACLR
clrn => register[17][9].ACLR
clrn => register[17][10].ACLR
clrn => register[17][11].ACLR
clrn => register[17][12].ACLR
clrn => register[17][13].ACLR
clrn => register[17][14].ACLR
clrn => register[17][15].ACLR
clrn => register[17][16].ACLR
clrn => register[17][17].ACLR
clrn => register[17][18].ACLR
clrn => register[17][19].ACLR
clrn => register[17][20].ACLR
clrn => register[17][21].ACLR
clrn => register[17][22].ACLR
clrn => register[17][23].ACLR
clrn => register[17][24].ACLR
clrn => register[17][25].ACLR
clrn => register[17][26].ACLR
clrn => register[17][27].ACLR
clrn => register[17][28].ACLR
clrn => register[17][29].ACLR
clrn => register[17][30].ACLR
clrn => register[17][31].ACLR
clrn => register[16][0].ACLR
clrn => register[16][1].ACLR
clrn => register[16][2].ACLR
clrn => register[16][3].ACLR
clrn => register[16][4].ACLR
clrn => register[16][5].ACLR
clrn => register[16][6].ACLR
clrn => register[16][7].ACLR
clrn => register[16][8].ACLR
clrn => register[16][9].ACLR
clrn => register[16][10].ACLR
clrn => register[16][11].ACLR
clrn => register[16][12].ACLR
clrn => register[16][13].ACLR
clrn => register[16][14].ACLR
clrn => register[16][15].ACLR
clrn => register[16][16].ACLR
clrn => register[16][17].ACLR
clrn => register[16][18].ACLR
clrn => register[16][19].ACLR
clrn => register[16][20].ACLR
clrn => register[16][21].ACLR
clrn => register[16][22].ACLR
clrn => register[16][23].ACLR
clrn => register[16][24].ACLR
clrn => register[16][25].ACLR
clrn => register[16][26].ACLR
clrn => register[16][27].ACLR
clrn => register[16][28].ACLR
clrn => register[16][29].ACLR
clrn => register[16][30].ACLR
clrn => register[16][31].ACLR
clrn => register[15][0].ACLR
clrn => register[15][1].ACLR
clrn => register[15][2].ACLR
clrn => register[15][3].ACLR
clrn => register[15][4].ACLR
clrn => register[15][5].ACLR
clrn => register[15][6].ACLR
clrn => register[15][7].ACLR
clrn => register[15][8].ACLR
clrn => register[15][9].ACLR
clrn => register[15][10].ACLR
clrn => register[15][11].ACLR
clrn => register[15][12].ACLR
clrn => register[15][13].ACLR
clrn => register[15][14].ACLR
clrn => register[15][15].ACLR
clrn => register[15][16].ACLR
clrn => register[15][17].ACLR
clrn => register[15][18].ACLR
clrn => register[15][19].ACLR
clrn => register[15][20].ACLR
clrn => register[15][21].ACLR
clrn => register[15][22].ACLR
clrn => register[15][23].ACLR
clrn => register[15][24].ACLR
clrn => register[15][25].ACLR
clrn => register[15][26].ACLR
clrn => register[15][27].ACLR
clrn => register[15][28].ACLR
clrn => register[15][29].ACLR
clrn => register[15][30].ACLR
clrn => register[15][31].ACLR
clrn => register[14][0].ACLR
clrn => register[14][1].ACLR
clrn => register[14][2].ACLR
clrn => register[14][3].ACLR
clrn => register[14][4].ACLR
clrn => register[14][5].ACLR
clrn => register[14][6].ACLR
clrn => register[14][7].ACLR
clrn => register[14][8].ACLR
clrn => register[14][9].ACLR
clrn => register[14][10].ACLR
clrn => register[14][11].ACLR
clrn => register[14][12].ACLR
clrn => register[14][13].ACLR
clrn => register[14][14].ACLR
clrn => register[14][15].ACLR
clrn => register[14][16].ACLR
clrn => register[14][17].ACLR
clrn => register[14][18].ACLR
clrn => register[14][19].ACLR
clrn => register[14][20].ACLR
clrn => register[14][21].ACLR
clrn => register[14][22].ACLR
clrn => register[14][23].ACLR
clrn => register[14][24].ACLR
clrn => register[14][25].ACLR
clrn => register[14][26].ACLR
clrn => register[14][27].ACLR
clrn => register[14][28].ACLR
clrn => register[14][29].ACLR
clrn => register[14][30].ACLR
clrn => register[14][31].ACLR
clrn => register[13][0].ACLR
clrn => register[13][1].ACLR
clrn => register[13][2].ACLR
clrn => register[13][3].ACLR
clrn => register[13][4].ACLR
clrn => register[13][5].ACLR
clrn => register[13][6].ACLR
clrn => register[13][7].ACLR
clrn => register[13][8].ACLR
clrn => register[13][9].ACLR
clrn => register[13][10].ACLR
clrn => register[13][11].ACLR
clrn => register[13][12].ACLR
clrn => register[13][13].ACLR
clrn => register[13][14].ACLR
clrn => register[13][15].ACLR
clrn => register[13][16].ACLR
clrn => register[13][17].ACLR
clrn => register[13][18].ACLR
clrn => register[13][19].ACLR
clrn => register[13][20].ACLR
clrn => register[13][21].ACLR
clrn => register[13][22].ACLR
clrn => register[13][23].ACLR
clrn => register[13][24].ACLR
clrn => register[13][25].ACLR
clrn => register[13][26].ACLR
clrn => register[13][27].ACLR
clrn => register[13][28].ACLR
clrn => register[13][29].ACLR
clrn => register[13][30].ACLR
clrn => register[13][31].ACLR
clrn => register[12][0].ACLR
clrn => register[12][1].ACLR
clrn => register[12][2].ACLR
clrn => register[12][3].ACLR
clrn => register[12][4].ACLR
clrn => register[12][5].ACLR
clrn => register[12][6].ACLR
clrn => register[12][7].ACLR
clrn => register[12][8].ACLR
clrn => register[12][9].ACLR
clrn => register[12][10].ACLR
clrn => register[12][11].ACLR
clrn => register[12][12].ACLR
clrn => register[12][13].ACLR
clrn => register[12][14].ACLR
clrn => register[12][15].ACLR
clrn => register[12][16].ACLR
clrn => register[12][17].ACLR
clrn => register[12][18].ACLR
clrn => register[12][19].ACLR
clrn => register[12][20].ACLR
clrn => register[12][21].ACLR
clrn => register[12][22].ACLR
clrn => register[12][23].ACLR
clrn => register[12][24].ACLR
clrn => register[12][25].ACLR
clrn => register[12][26].ACLR
clrn => register[12][27].ACLR
clrn => register[12][28].ACLR
clrn => register[12][29].ACLR
clrn => register[12][30].ACLR
clrn => register[12][31].ACLR
clrn => register[11][0].ACLR
clrn => register[11][1].ACLR
clrn => register[11][2].ACLR
clrn => register[11][3].ACLR
clrn => register[11][4].ACLR
clrn => register[11][5].ACLR
clrn => register[11][6].ACLR
clrn => register[11][7].ACLR
clrn => register[11][8].ACLR
clrn => register[11][9].ACLR
clrn => register[11][10].ACLR
clrn => register[11][11].ACLR
clrn => register[11][12].ACLR
clrn => register[11][13].ACLR
clrn => register[11][14].ACLR
clrn => register[11][15].ACLR
clrn => register[11][16].ACLR
clrn => register[11][17].ACLR
clrn => register[11][18].ACLR
clrn => register[11][19].ACLR
clrn => register[11][20].ACLR
clrn => register[11][21].ACLR
clrn => register[11][22].ACLR
clrn => register[11][23].ACLR
clrn => register[11][24].ACLR
clrn => register[11][25].ACLR
clrn => register[11][26].ACLR
clrn => register[11][27].ACLR
clrn => register[11][28].ACLR
clrn => register[11][29].ACLR
clrn => register[11][30].ACLR
clrn => register[11][31].ACLR
clrn => register[10][0].ACLR
clrn => register[10][1].ACLR
clrn => register[10][2].ACLR
clrn => register[10][3].ACLR
clrn => register[10][4].ACLR
clrn => register[10][5].ACLR
clrn => register[10][6].ACLR
clrn => register[10][7].ACLR
clrn => register[10][8].ACLR
clrn => register[10][9].ACLR
clrn => register[10][10].ACLR
clrn => register[10][11].ACLR
clrn => register[10][12].ACLR
clrn => register[10][13].ACLR
clrn => register[10][14].ACLR
clrn => register[10][15].ACLR
clrn => register[10][16].ACLR
clrn => register[10][17].ACLR
clrn => register[10][18].ACLR
clrn => register[10][19].ACLR
clrn => register[10][20].ACLR
clrn => register[10][21].ACLR
clrn => register[10][22].ACLR
clrn => register[10][23].ACLR
clrn => register[10][24].ACLR
clrn => register[10][25].ACLR
clrn => register[10][26].ACLR
clrn => register[10][27].ACLR
clrn => register[10][28].ACLR
clrn => register[10][29].ACLR
clrn => register[10][30].ACLR
clrn => register[10][31].ACLR
clrn => register[9][0].ACLR
clrn => register[9][1].ACLR
clrn => register[9][2].ACLR
clrn => register[9][3].ACLR
clrn => register[9][4].ACLR
clrn => register[9][5].ACLR
clrn => register[9][6].ACLR
clrn => register[9][7].ACLR
clrn => register[9][8].ACLR
clrn => register[9][9].ACLR
clrn => register[9][10].ACLR
clrn => register[9][11].ACLR
clrn => register[9][12].ACLR
clrn => register[9][13].ACLR
clrn => register[9][14].ACLR
clrn => register[9][15].ACLR
clrn => register[9][16].ACLR
clrn => register[9][17].ACLR
clrn => register[9][18].ACLR
clrn => register[9][19].ACLR
clrn => register[9][20].ACLR
clrn => register[9][21].ACLR
clrn => register[9][22].ACLR
clrn => register[9][23].ACLR
clrn => register[9][24].ACLR
clrn => register[9][25].ACLR
clrn => register[9][26].ACLR
clrn => register[9][27].ACLR
clrn => register[9][28].ACLR
clrn => register[9][29].ACLR
clrn => register[9][30].ACLR
clrn => register[9][31].ACLR
clrn => register[8][0].ACLR
clrn => register[8][1].ACLR
clrn => register[8][2].ACLR
clrn => register[8][3].ACLR
clrn => register[8][4].ACLR
clrn => register[8][5].ACLR
clrn => register[8][6].ACLR
clrn => register[8][7].ACLR
clrn => register[8][8].ACLR
clrn => register[8][9].ACLR
clrn => register[8][10].ACLR
clrn => register[8][11].ACLR
clrn => register[8][12].ACLR
clrn => register[8][13].ACLR
clrn => register[8][14].ACLR
clrn => register[8][15].ACLR
clrn => register[8][16].ACLR
clrn => register[8][17].ACLR
clrn => register[8][18].ACLR
clrn => register[8][19].ACLR
clrn => register[8][20].ACLR
clrn => register[8][21].ACLR
clrn => register[8][22].ACLR
clrn => register[8][23].ACLR
clrn => register[8][24].ACLR
clrn => register[8][25].ACLR
clrn => register[8][26].ACLR
clrn => register[8][27].ACLR
clrn => register[8][28].ACLR
clrn => register[8][29].ACLR
clrn => register[8][30].ACLR
clrn => register[8][31].ACLR
clrn => register[7][0].ACLR
clrn => register[7][1].ACLR
clrn => register[7][2].ACLR
clrn => register[7][3].ACLR
clrn => register[7][4].ACLR
clrn => register[7][5].ACLR
clrn => register[7][6].ACLR
clrn => register[7][7].ACLR
clrn => register[7][8].ACLR
clrn => register[7][9].ACLR
clrn => register[7][10].ACLR
clrn => register[7][11].ACLR
clrn => register[7][12].ACLR
clrn => register[7][13].ACLR
clrn => register[7][14].ACLR
clrn => register[7][15].ACLR
clrn => register[7][16].ACLR
clrn => register[7][17].ACLR
clrn => register[7][18].ACLR
clrn => register[7][19].ACLR
clrn => register[7][20].ACLR
clrn => register[7][21].ACLR
clrn => register[7][22].ACLR
clrn => register[7][23].ACLR
clrn => register[7][24].ACLR
clrn => register[7][25].ACLR
clrn => register[7][26].ACLR
clrn => register[7][27].ACLR
clrn => register[7][28].ACLR
clrn => register[7][29].ACLR
clrn => register[7][30].ACLR
clrn => register[7][31].ACLR
clrn => register[6][0].ACLR
clrn => register[6][1].ACLR
clrn => register[6][2].ACLR
clrn => register[6][3].ACLR
clrn => register[6][4].ACLR
clrn => register[6][5].ACLR
clrn => register[6][6].ACLR
clrn => register[6][7].ACLR
clrn => register[6][8].ACLR
clrn => register[6][9].ACLR
clrn => register[6][10].ACLR
clrn => register[6][11].ACLR
clrn => register[6][12].ACLR
clrn => register[6][13].ACLR
clrn => register[6][14].ACLR
clrn => register[6][15].ACLR
clrn => register[6][16].ACLR
clrn => register[6][17].ACLR
clrn => register[6][18].ACLR
clrn => register[6][19].ACLR
clrn => register[6][20].ACLR
clrn => register[6][21].ACLR
clrn => register[6][22].ACLR
clrn => register[6][23].ACLR
clrn => register[6][24].ACLR
clrn => register[6][25].ACLR
clrn => register[6][26].ACLR
clrn => register[6][27].ACLR
clrn => register[6][28].ACLR
clrn => register[6][29].ACLR
clrn => register[6][30].ACLR
clrn => register[6][31].ACLR
clrn => register[5][0].ACLR
clrn => register[5][1].ACLR
clrn => register[5][2].ACLR
clrn => register[5][3].ACLR
clrn => register[5][4].ACLR
clrn => register[5][5].ACLR
clrn => register[5][6].ACLR
clrn => register[5][7].ACLR
clrn => register[5][8].ACLR
clrn => register[5][9].ACLR
clrn => register[5][10].ACLR
clrn => register[5][11].ACLR
clrn => register[5][12].ACLR
clrn => register[5][13].ACLR
clrn => register[5][14].ACLR
clrn => register[5][15].ACLR
clrn => register[5][16].ACLR
clrn => register[5][17].ACLR
clrn => register[5][18].ACLR
clrn => register[5][19].ACLR
clrn => register[5][20].ACLR
clrn => register[5][21].ACLR
clrn => register[5][22].ACLR
clrn => register[5][23].ACLR
clrn => register[5][24].ACLR
clrn => register[5][25].ACLR
clrn => register[5][26].ACLR
clrn => register[5][27].ACLR
clrn => register[5][28].ACLR
clrn => register[5][29].ACLR
clrn => register[5][30].ACLR
clrn => register[5][31].ACLR
clrn => register[4][0].ACLR
clrn => register[4][1].ACLR
clrn => register[4][2].ACLR
clrn => register[4][3].ACLR
clrn => register[4][4].ACLR
clrn => register[4][5].ACLR
clrn => register[4][6].ACLR
clrn => register[4][7].ACLR
clrn => register[4][8].ACLR
clrn => register[4][9].ACLR
clrn => register[4][10].ACLR
clrn => register[4][11].ACLR
clrn => register[4][12].ACLR
clrn => register[4][13].ACLR
clrn => register[4][14].ACLR
clrn => register[4][15].ACLR
clrn => register[4][16].ACLR
clrn => register[4][17].ACLR
clrn => register[4][18].ACLR
clrn => register[4][19].ACLR
clrn => register[4][20].ACLR
clrn => register[4][21].ACLR
clrn => register[4][22].ACLR
clrn => register[4][23].ACLR
clrn => register[4][24].ACLR
clrn => register[4][25].ACLR
clrn => register[4][26].ACLR
clrn => register[4][27].ACLR
clrn => register[4][28].ACLR
clrn => register[4][29].ACLR
clrn => register[4][30].ACLR
clrn => register[4][31].ACLR
clrn => register[3][0].ACLR
clrn => register[3][1].ACLR
clrn => register[3][2].ACLR
clrn => register[3][3].ACLR
clrn => register[3][4].ACLR
clrn => register[3][5].ACLR
clrn => register[3][6].ACLR
clrn => register[3][7].ACLR
clrn => register[3][8].ACLR
clrn => register[3][9].ACLR
clrn => register[3][10].ACLR
clrn => register[3][11].ACLR
clrn => register[3][12].ACLR
clrn => register[3][13].ACLR
clrn => register[3][14].ACLR
clrn => register[3][15].ACLR
clrn => register[3][16].ACLR
clrn => register[3][17].ACLR
clrn => register[3][18].ACLR
clrn => register[3][19].ACLR
clrn => register[3][20].ACLR
clrn => register[3][21].ACLR
clrn => register[3][22].ACLR
clrn => register[3][23].ACLR
clrn => register[3][24].ACLR
clrn => register[3][25].ACLR
clrn => register[3][26].ACLR
clrn => register[3][27].ACLR
clrn => register[3][28].ACLR
clrn => register[3][29].ACLR
clrn => register[3][30].ACLR
clrn => register[3][31].ACLR
clrn => register[2][0].ACLR
clrn => register[2][1].ACLR
clrn => register[2][2].ACLR
clrn => register[2][3].ACLR
clrn => register[2][4].ACLR
clrn => register[2][5].ACLR
clrn => register[2][6].ACLR
clrn => register[2][7].ACLR
clrn => register[2][8].ACLR
clrn => register[2][9].ACLR
clrn => register[2][10].ACLR
clrn => register[2][11].ACLR
clrn => register[2][12].ACLR
clrn => register[2][13].ACLR
clrn => register[2][14].ACLR
clrn => register[2][15].ACLR
clrn => register[2][16].ACLR
clrn => register[2][17].ACLR
clrn => register[2][18].ACLR
clrn => register[2][19].ACLR
clrn => register[2][20].ACLR
clrn => register[2][21].ACLR
clrn => register[2][22].ACLR
clrn => register[2][23].ACLR
clrn => register[2][24].ACLR
clrn => register[2][25].ACLR
clrn => register[2][26].ACLR
clrn => register[2][27].ACLR
clrn => register[2][28].ACLR
clrn => register[2][29].ACLR
clrn => register[2][30].ACLR
clrn => register[2][31].ACLR
clrn => register[1][0].ACLR
clrn => register[1][1].ACLR
clrn => register[1][2].ACLR
clrn => register[1][3].ACLR
clrn => register[1][4].ACLR
clrn => register[1][5].ACLR
clrn => register[1][6].ACLR
clrn => register[1][7].ACLR
clrn => register[1][8].ACLR
clrn => register[1][9].ACLR
clrn => register[1][10].ACLR
clrn => register[1][11].ACLR
clrn => register[1][12].ACLR
clrn => register[1][13].ACLR
clrn => register[1][14].ACLR
clrn => register[1][15].ACLR
clrn => register[1][16].ACLR
clrn => register[1][17].ACLR
clrn => register[1][18].ACLR
clrn => register[1][19].ACLR
clrn => register[1][20].ACLR
clrn => register[1][21].ACLR
clrn => register[1][22].ACLR
clrn => register[1][23].ACLR
clrn => register[1][24].ACLR
clrn => register[1][25].ACLR
clrn => register[1][26].ACLR
clrn => register[1][27].ACLR
clrn => register[1][28].ACLR
clrn => register[1][29].ACLR
clrn => register[1][30].ACLR
clrn => register[1][31].ACLR
qa[0] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[1] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[2] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[3] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[4] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[5] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[6] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[7] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[8] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[9] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[10] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[11] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[12] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[13] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[14] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[15] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[16] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[17] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[18] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[19] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[20] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[21] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[22] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[23] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[24] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[25] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[26] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[27] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[28] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[29] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[30] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[31] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qb[0] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[1] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[2] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[3] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[4] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[5] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[6] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[7] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[8] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[9] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[10] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[11] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[12] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[13] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[14] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[15] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[16] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[17] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[18] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[19] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[20] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[21] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[22] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[23] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[24] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[25] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[26] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[27] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[28] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[29] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[30] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[31] <= qb.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeid:id_stage|mux2x5:rn_switch
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg
dwreg => dwreg.IN1
dm2reg => dm2reg.IN1
dwmem => dwmem.IN1
daluc[0] => daluc[0].IN1
daluc[1] => daluc[1].IN1
daluc[2] => daluc[2].IN1
daluc[3] => daluc[3].IN1
daluimm => daluimm.IN1
da[0] => da[0].IN1
da[1] => da[1].IN1
da[2] => da[2].IN1
da[3] => da[3].IN1
da[4] => da[4].IN1
da[5] => da[5].IN1
da[6] => da[6].IN1
da[7] => da[7].IN1
da[8] => da[8].IN1
da[9] => da[9].IN1
da[10] => da[10].IN1
da[11] => da[11].IN1
da[12] => da[12].IN1
da[13] => da[13].IN1
da[14] => da[14].IN1
da[15] => da[15].IN1
da[16] => da[16].IN1
da[17] => da[17].IN1
da[18] => da[18].IN1
da[19] => da[19].IN1
da[20] => da[20].IN1
da[21] => da[21].IN1
da[22] => da[22].IN1
da[23] => da[23].IN1
da[24] => da[24].IN1
da[25] => da[25].IN1
da[26] => da[26].IN1
da[27] => da[27].IN1
da[28] => da[28].IN1
da[29] => da[29].IN1
da[30] => da[30].IN1
da[31] => da[31].IN1
db[0] => db[0].IN1
db[1] => db[1].IN1
db[2] => db[2].IN1
db[3] => db[3].IN1
db[4] => db[4].IN1
db[5] => db[5].IN1
db[6] => db[6].IN1
db[7] => db[7].IN1
db[8] => db[8].IN1
db[9] => db[9].IN1
db[10] => db[10].IN1
db[11] => db[11].IN1
db[12] => db[12].IN1
db[13] => db[13].IN1
db[14] => db[14].IN1
db[15] => db[15].IN1
db[16] => db[16].IN1
db[17] => db[17].IN1
db[18] => db[18].IN1
db[19] => db[19].IN1
db[20] => db[20].IN1
db[21] => db[21].IN1
db[22] => db[22].IN1
db[23] => db[23].IN1
db[24] => db[24].IN1
db[25] => db[25].IN1
db[26] => db[26].IN1
db[27] => db[27].IN1
db[28] => db[28].IN1
db[29] => db[29].IN1
db[30] => db[30].IN1
db[31] => db[31].IN1
dimm[0] => dimm[0].IN1
dimm[1] => dimm[1].IN1
dimm[2] => dimm[2].IN1
dimm[3] => dimm[3].IN1
dimm[4] => dimm[4].IN1
dimm[5] => dimm[5].IN1
dimm[6] => dimm[6].IN1
dimm[7] => dimm[7].IN1
dimm[8] => dimm[8].IN1
dimm[9] => dimm[9].IN1
dimm[10] => dimm[10].IN1
dimm[11] => dimm[11].IN1
dimm[12] => dimm[12].IN1
dimm[13] => dimm[13].IN1
dimm[14] => dimm[14].IN1
dimm[15] => dimm[15].IN1
dimm[16] => dimm[16].IN1
dimm[17] => dimm[17].IN1
dimm[18] => dimm[18].IN1
dimm[19] => dimm[19].IN1
dimm[20] => dimm[20].IN1
dimm[21] => dimm[21].IN1
dimm[22] => dimm[22].IN1
dimm[23] => dimm[23].IN1
dimm[24] => dimm[24].IN1
dimm[25] => dimm[25].IN1
dimm[26] => dimm[26].IN1
dimm[27] => dimm[27].IN1
dimm[28] => dimm[28].IN1
dimm[29] => dimm[29].IN1
dimm[30] => dimm[30].IN1
dimm[31] => dimm[31].IN1
drn[0] => drn[0].IN1
drn[1] => drn[1].IN1
drn[2] => drn[2].IN1
drn[3] => drn[3].IN1
drn[4] => drn[4].IN1
dshift => dshift.IN1
djal => djal.IN1
dpc4[0] => dpc4[0].IN1
dpc4[1] => dpc4[1].IN1
dpc4[2] => dpc4[2].IN1
dpc4[3] => dpc4[3].IN1
dpc4[4] => dpc4[4].IN1
dpc4[5] => dpc4[5].IN1
dpc4[6] => dpc4[6].IN1
dpc4[7] => dpc4[7].IN1
dpc4[8] => dpc4[8].IN1
dpc4[9] => dpc4[9].IN1
dpc4[10] => dpc4[10].IN1
dpc4[11] => dpc4[11].IN1
dpc4[12] => dpc4[12].IN1
dpc4[13] => dpc4[13].IN1
dpc4[14] => dpc4[14].IN1
dpc4[15] => dpc4[15].IN1
dpc4[16] => dpc4[16].IN1
dpc4[17] => dpc4[17].IN1
dpc4[18] => dpc4[18].IN1
dpc4[19] => dpc4[19].IN1
dpc4[20] => dpc4[20].IN1
dpc4[21] => dpc4[21].IN1
dpc4[22] => dpc4[22].IN1
dpc4[23] => dpc4[23].IN1
dpc4[24] => dpc4[24].IN1
dpc4[25] => dpc4[25].IN1
dpc4[26] => dpc4[26].IN1
dpc4[27] => dpc4[27].IN1
dpc4[28] => dpc4[28].IN1
dpc4[29] => dpc4[29].IN1
dpc4[30] => dpc4[30].IN1
dpc4[31] => dpc4[31].IN1
clock => clock.IN12
resetn => resetn.IN12
ewreg <= dff1:e_wreg.port3
em2reg <= dff1:e_m2reg.port3
ewmem <= dff1:e_wmem.port3
ealuc[0] <= dff4:e_aluc.port3
ealuc[1] <= dff4:e_aluc.port3
ealuc[2] <= dff4:e_aluc.port3
ealuc[3] <= dff4:e_aluc.port3
ealuimm <= dff1:e_aluimm.port3
ea[0] <= dff32:e_a.port3
ea[1] <= dff32:e_a.port3
ea[2] <= dff32:e_a.port3
ea[3] <= dff32:e_a.port3
ea[4] <= dff32:e_a.port3
ea[5] <= dff32:e_a.port3
ea[6] <= dff32:e_a.port3
ea[7] <= dff32:e_a.port3
ea[8] <= dff32:e_a.port3
ea[9] <= dff32:e_a.port3
ea[10] <= dff32:e_a.port3
ea[11] <= dff32:e_a.port3
ea[12] <= dff32:e_a.port3
ea[13] <= dff32:e_a.port3
ea[14] <= dff32:e_a.port3
ea[15] <= dff32:e_a.port3
ea[16] <= dff32:e_a.port3
ea[17] <= dff32:e_a.port3
ea[18] <= dff32:e_a.port3
ea[19] <= dff32:e_a.port3
ea[20] <= dff32:e_a.port3
ea[21] <= dff32:e_a.port3
ea[22] <= dff32:e_a.port3
ea[23] <= dff32:e_a.port3
ea[24] <= dff32:e_a.port3
ea[25] <= dff32:e_a.port3
ea[26] <= dff32:e_a.port3
ea[27] <= dff32:e_a.port3
ea[28] <= dff32:e_a.port3
ea[29] <= dff32:e_a.port3
ea[30] <= dff32:e_a.port3
ea[31] <= dff32:e_a.port3
eb[0] <= dff32:e_b.port3
eb[1] <= dff32:e_b.port3
eb[2] <= dff32:e_b.port3
eb[3] <= dff32:e_b.port3
eb[4] <= dff32:e_b.port3
eb[5] <= dff32:e_b.port3
eb[6] <= dff32:e_b.port3
eb[7] <= dff32:e_b.port3
eb[8] <= dff32:e_b.port3
eb[9] <= dff32:e_b.port3
eb[10] <= dff32:e_b.port3
eb[11] <= dff32:e_b.port3
eb[12] <= dff32:e_b.port3
eb[13] <= dff32:e_b.port3
eb[14] <= dff32:e_b.port3
eb[15] <= dff32:e_b.port3
eb[16] <= dff32:e_b.port3
eb[17] <= dff32:e_b.port3
eb[18] <= dff32:e_b.port3
eb[19] <= dff32:e_b.port3
eb[20] <= dff32:e_b.port3
eb[21] <= dff32:e_b.port3
eb[22] <= dff32:e_b.port3
eb[23] <= dff32:e_b.port3
eb[24] <= dff32:e_b.port3
eb[25] <= dff32:e_b.port3
eb[26] <= dff32:e_b.port3
eb[27] <= dff32:e_b.port3
eb[28] <= dff32:e_b.port3
eb[29] <= dff32:e_b.port3
eb[30] <= dff32:e_b.port3
eb[31] <= dff32:e_b.port3
eimm[0] <= dff32:e_imm.port3
eimm[1] <= dff32:e_imm.port3
eimm[2] <= dff32:e_imm.port3
eimm[3] <= dff32:e_imm.port3
eimm[4] <= dff32:e_imm.port3
eimm[5] <= dff32:e_imm.port3
eimm[6] <= dff32:e_imm.port3
eimm[7] <= dff32:e_imm.port3
eimm[8] <= dff32:e_imm.port3
eimm[9] <= dff32:e_imm.port3
eimm[10] <= dff32:e_imm.port3
eimm[11] <= dff32:e_imm.port3
eimm[12] <= dff32:e_imm.port3
eimm[13] <= dff32:e_imm.port3
eimm[14] <= dff32:e_imm.port3
eimm[15] <= dff32:e_imm.port3
eimm[16] <= dff32:e_imm.port3
eimm[17] <= dff32:e_imm.port3
eimm[18] <= dff32:e_imm.port3
eimm[19] <= dff32:e_imm.port3
eimm[20] <= dff32:e_imm.port3
eimm[21] <= dff32:e_imm.port3
eimm[22] <= dff32:e_imm.port3
eimm[23] <= dff32:e_imm.port3
eimm[24] <= dff32:e_imm.port3
eimm[25] <= dff32:e_imm.port3
eimm[26] <= dff32:e_imm.port3
eimm[27] <= dff32:e_imm.port3
eimm[28] <= dff32:e_imm.port3
eimm[29] <= dff32:e_imm.port3
eimm[30] <= dff32:e_imm.port3
eimm[31] <= dff32:e_imm.port3
ern0[0] <= dff5:e_ern0.port3
ern0[1] <= dff5:e_ern0.port3
ern0[2] <= dff5:e_ern0.port3
ern0[3] <= dff5:e_ern0.port3
ern0[4] <= dff5:e_ern0.port3
eshift <= dff1:e_shift.port3
ejal <= dff1:e_jal.port3
epc4[0] <= dff32:e_pc4.port3
epc4[1] <= dff32:e_pc4.port3
epc4[2] <= dff32:e_pc4.port3
epc4[3] <= dff32:e_pc4.port3
epc4[4] <= dff32:e_pc4.port3
epc4[5] <= dff32:e_pc4.port3
epc4[6] <= dff32:e_pc4.port3
epc4[7] <= dff32:e_pc4.port3
epc4[8] <= dff32:e_pc4.port3
epc4[9] <= dff32:e_pc4.port3
epc4[10] <= dff32:e_pc4.port3
epc4[11] <= dff32:e_pc4.port3
epc4[12] <= dff32:e_pc4.port3
epc4[13] <= dff32:e_pc4.port3
epc4[14] <= dff32:e_pc4.port3
epc4[15] <= dff32:e_pc4.port3
epc4[16] <= dff32:e_pc4.port3
epc4[17] <= dff32:e_pc4.port3
epc4[18] <= dff32:e_pc4.port3
epc4[19] <= dff32:e_pc4.port3
epc4[20] <= dff32:e_pc4.port3
epc4[21] <= dff32:e_pc4.port3
epc4[22] <= dff32:e_pc4.port3
epc4[23] <= dff32:e_pc4.port3
epc4[24] <= dff32:e_pc4.port3
epc4[25] <= dff32:e_pc4.port3
epc4[26] <= dff32:e_pc4.port3
epc4[27] <= dff32:e_pc4.port3
epc4[28] <= dff32:e_pc4.port3
epc4[29] <= dff32:e_pc4.port3
epc4[30] <= dff32:e_pc4.port3
epc4[31] <= dff32:e_pc4.port3


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff1:e_wreg
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff1:e_m2reg
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff1:e_wmem
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff1:e_jal
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff1:e_aluimm
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff1:e_shift
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff4:e_aluc
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff5:e_ern0
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff32:e_pc4
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff32:e_a
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff32:e_b
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipedereg:de_reg|dff32:e_imm
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeexe:exe_stage
ealuc[0] => ealuc[0].IN1
ealuc[1] => ealuc[1].IN1
ealuc[2] => ealuc[2].IN1
ealuc[3] => ealuc[3].IN1
ealuimm => ealuimm.IN1
ea[0] => ea[0].IN1
ea[1] => ea[1].IN1
ea[2] => ea[2].IN1
ea[3] => ea[3].IN1
ea[4] => ea[4].IN1
ea[5] => ea[5].IN1
ea[6] => ea[6].IN1
ea[7] => ea[7].IN1
ea[8] => ea[8].IN1
ea[9] => ea[9].IN1
ea[10] => ea[10].IN1
ea[11] => ea[11].IN1
ea[12] => ea[12].IN1
ea[13] => ea[13].IN1
ea[14] => ea[14].IN1
ea[15] => ea[15].IN1
ea[16] => ea[16].IN1
ea[17] => ea[17].IN1
ea[18] => ea[18].IN1
ea[19] => ea[19].IN1
ea[20] => ea[20].IN1
ea[21] => ea[21].IN1
ea[22] => ea[22].IN1
ea[23] => ea[23].IN1
ea[24] => ea[24].IN1
ea[25] => ea[25].IN1
ea[26] => ea[26].IN1
ea[27] => ea[27].IN1
ea[28] => ea[28].IN1
ea[29] => ea[29].IN1
ea[30] => ea[30].IN1
ea[31] => ea[31].IN1
eb[0] => eb[0].IN1
eb[1] => eb[1].IN1
eb[2] => eb[2].IN1
eb[3] => eb[3].IN1
eb[4] => eb[4].IN1
eb[5] => eb[5].IN1
eb[6] => eb[6].IN1
eb[7] => eb[7].IN1
eb[8] => eb[8].IN1
eb[9] => eb[9].IN1
eb[10] => eb[10].IN1
eb[11] => eb[11].IN1
eb[12] => eb[12].IN1
eb[13] => eb[13].IN1
eb[14] => eb[14].IN1
eb[15] => eb[15].IN1
eb[16] => eb[16].IN1
eb[17] => eb[17].IN1
eb[18] => eb[18].IN1
eb[19] => eb[19].IN1
eb[20] => eb[20].IN1
eb[21] => eb[21].IN1
eb[22] => eb[22].IN1
eb[23] => eb[23].IN1
eb[24] => eb[24].IN1
eb[25] => eb[25].IN1
eb[26] => eb[26].IN1
eb[27] => eb[27].IN1
eb[28] => eb[28].IN1
eb[29] => eb[29].IN1
eb[30] => eb[30].IN1
eb[31] => eb[31].IN1
eimm[0] => eimm[0].IN1
eimm[1] => eimm[1].IN1
eimm[2] => eimm[2].IN1
eimm[3] => eimm[3].IN1
eimm[4] => eimm[4].IN1
eimm[5] => eimm[5].IN1
eimm[6] => sa[0].IN2
eimm[7] => sa[1].IN2
eimm[8] => sa[2].IN2
eimm[9] => sa[3].IN2
eimm[10] => sa[4].IN2
eimm[11] => eimm[11].IN1
eimm[12] => eimm[12].IN1
eimm[13] => eimm[13].IN1
eimm[14] => eimm[14].IN1
eimm[15] => eimm[15].IN1
eimm[16] => eimm[16].IN1
eimm[17] => eimm[17].IN1
eimm[18] => eimm[18].IN1
eimm[19] => eimm[19].IN1
eimm[20] => eimm[20].IN1
eimm[21] => eimm[21].IN1
eimm[22] => eimm[22].IN1
eimm[23] => eimm[23].IN1
eimm[24] => eimm[24].IN1
eimm[25] => eimm[25].IN1
eimm[26] => eimm[26].IN1
eimm[27] => eimm[27].IN1
eimm[28] => eimm[28].IN1
eimm[29] => eimm[29].IN1
eimm[30] => eimm[30].IN1
eimm[31] => eimm[31].IN1
eshift => eshift.IN1
ern0[0] => ern.IN0
ern0[1] => ern.IN0
ern0[2] => ern.IN0
ern0[3] => ern.IN0
ern0[4] => ern.IN0
epc4[0] => epc4[0].IN1
epc4[1] => epc4[1].IN1
epc4[2] => epc4[2].IN1
epc4[3] => epc4[3].IN1
epc4[4] => epc4[4].IN1
epc4[5] => epc4[5].IN1
epc4[6] => epc4[6].IN1
epc4[7] => epc4[7].IN1
epc4[8] => epc4[8].IN1
epc4[9] => epc4[9].IN1
epc4[10] => epc4[10].IN1
epc4[11] => epc4[11].IN1
epc4[12] => epc4[12].IN1
epc4[13] => epc4[13].IN1
epc4[14] => epc4[14].IN1
epc4[15] => epc4[15].IN1
epc4[16] => epc4[16].IN1
epc4[17] => epc4[17].IN1
epc4[18] => epc4[18].IN1
epc4[19] => epc4[19].IN1
epc4[20] => epc4[20].IN1
epc4[21] => epc4[21].IN1
epc4[22] => epc4[22].IN1
epc4[23] => epc4[23].IN1
epc4[24] => epc4[24].IN1
epc4[25] => epc4[25].IN1
epc4[26] => epc4[26].IN1
epc4[27] => epc4[27].IN1
epc4[28] => epc4[28].IN1
epc4[29] => epc4[29].IN1
epc4[30] => epc4[30].IN1
epc4[31] => epc4[31].IN1
ejal => ejal.IN1
ern[0] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[1] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[2] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[3] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[4] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ealu[0] <= mux2x32:e_alu.port3
ealu[1] <= mux2x32:e_alu.port3
ealu[2] <= mux2x32:e_alu.port3
ealu[3] <= mux2x32:e_alu.port3
ealu[4] <= mux2x32:e_alu.port3
ealu[5] <= mux2x32:e_alu.port3
ealu[6] <= mux2x32:e_alu.port3
ealu[7] <= mux2x32:e_alu.port3
ealu[8] <= mux2x32:e_alu.port3
ealu[9] <= mux2x32:e_alu.port3
ealu[10] <= mux2x32:e_alu.port3
ealu[11] <= mux2x32:e_alu.port3
ealu[12] <= mux2x32:e_alu.port3
ealu[13] <= mux2x32:e_alu.port3
ealu[14] <= mux2x32:e_alu.port3
ealu[15] <= mux2x32:e_alu.port3
ealu[16] <= mux2x32:e_alu.port3
ealu[17] <= mux2x32:e_alu.port3
ealu[18] <= mux2x32:e_alu.port3
ealu[19] <= mux2x32:e_alu.port3
ealu[20] <= mux2x32:e_alu.port3
ealu[21] <= mux2x32:e_alu.port3
ealu[22] <= mux2x32:e_alu.port3
ealu[23] <= mux2x32:e_alu.port3
ealu[24] <= mux2x32:e_alu.port3
ealu[25] <= mux2x32:e_alu.port3
ealu[26] <= mux2x32:e_alu.port3
ealu[27] <= mux2x32:e_alu.port3
ealu[28] <= mux2x32:e_alu.port3
ealu[29] <= mux2x32:e_alu.port3
ealu[30] <= mux2x32:e_alu.port3
ealu[31] <= mux2x32:e_alu.port3


|pipelined_computer|pipelined_computer_main:computer|pipeexe:exe_stage|cla32:pc4_pluse4
pc[0] => _.DATAD
pc[1] => _.DATAD
pc[2] => _.DATAD
pc[3] => _.DATAD
pc[4] => _.DATAD
pc[5] => _.DATAD
pc[6] => _.DATAD
pc[7] => _.DATAD
pc[8] => _.DATAD
pc[9] => _.DATAD
pc[10] => _.DATAD
pc[11] => _.DATAD
pc[12] => _.DATAD
pc[13] => _.DATAD
pc[14] => _.DATAD
pc[15] => _.DATAD
pc[16] => _.DATAD
pc[17] => _.DATAD
pc[18] => _.DATAD
pc[19] => _.DATAD
pc[20] => _.DATAD
pc[21] => _.DATAD
pc[22] => _.DATAD
pc[23] => _.DATAD
pc[24] => _.DATAD
pc[25] => _.DATAD
pc[26] => _.DATAD
pc[27] => _.DATAD
pc[28] => _.DATAD
pc[29] => _.DATAD
pc[30] => _.DATAD
pc[31] => _.DATAD
x1[0] => _.DATAC
x1[1] => _.DATAC
x1[2] => _.DATAC
x1[3] => _.DATAC
x1[4] => _.DATAC
x1[5] => _.DATAC
x1[6] => _.DATAC
x1[7] => _.DATAC
x1[8] => _.DATAC
x1[9] => _.DATAC
x1[10] => _.DATAC
x1[11] => _.DATAC
x1[12] => _.DATAC
x1[13] => _.DATAC
x1[14] => _.DATAC
x1[15] => _.DATAC
x1[16] => _.DATAC
x1[17] => _.DATAC
x1[18] => _.DATAC
x1[19] => _.DATAC
x1[20] => _.DATAC
x1[21] => _.DATAC
x1[22] => _.DATAC
x1[23] => _.DATAC
x1[24] => _.DATAC
x1[25] => _.DATAC
x1[26] => _.DATAC
x1[27] => _.DATAC
x1[28] => _.DATAC
x1[29] => _.DATAC
x1[30] => _.DATAC
x1[31] => _.DATAC
x2[0] => _.DATAB
x2[1] => _.DATAB
x2[2] => _.DATAB
x2[3] => _.DATAB
x2[4] => _.DATAB
x2[5] => _.DATAB
x2[6] => _.DATAB
x2[7] => _.DATAB
x2[8] => _.DATAB
x2[9] => _.DATAB
x2[10] => _.DATAB
x2[11] => _.DATAB
x2[12] => _.DATAB
x2[13] => _.DATAB
x2[14] => _.DATAB
x2[15] => _.DATAB
x2[16] => _.DATAB
x2[17] => _.DATAB
x2[18] => _.DATAB
x2[19] => _.DATAB
x2[20] => _.DATAB
x2[21] => _.DATAB
x2[22] => _.DATAB
x2[23] => _.DATAB
x2[24] => _.DATAB
x2[25] => _.DATAB
x2[26] => _.DATAB
x2[27] => _.DATAB
x2[28] => _.DATAB
x2[29] => _.DATAB
x2[30] => _.DATAB
x2[31] => _.DATAB
p4[0] <= _.SUM_OUT
p4[1] <= _.SUM_OUT
p4[2] <= _.SUM_OUT
p4[3] <= _.SUM_OUT
p4[4] <= _.SUM_OUT
p4[5] <= _.SUM_OUT
p4[6] <= _.SUM_OUT
p4[7] <= _.SUM_OUT
p4[8] <= _.SUM_OUT
p4[9] <= _.SUM_OUT
p4[10] <= _.SUM_OUT
p4[11] <= _.SUM_OUT
p4[12] <= _.SUM_OUT
p4[13] <= _.SUM_OUT
p4[14] <= _.SUM_OUT
p4[15] <= _.SUM_OUT
p4[16] <= _.SUM_OUT
p4[17] <= _.SUM_OUT
p4[18] <= _.SUM_OUT
p4[19] <= _.SUM_OUT
p4[20] <= _.SUM_OUT
p4[21] <= _.SUM_OUT
p4[22] <= _.SUM_OUT
p4[23] <= _.SUM_OUT
p4[24] <= _.SUM_OUT
p4[25] <= _.SUM_OUT
p4[26] <= _.SUM_OUT
p4[27] <= _.SUM_OUT
p4[28] <= _.SUM_OUT
p4[29] <= _.SUM_OUT
p4[30] <= _.SUM_OUT
p4[31] <= _.SUM_OUT


|pipelined_computer|pipelined_computer_main:computer|pipeexe:exe_stage|mux2x32:e_alua
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeexe:exe_stage|mux2x32:e_alub
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeexe:exe_stage|alu:E_ALU
a[0] => Add0.IN32
a[0] => Add1.IN64
a[0] => s.IN0
a[0] => s.IN0
a[0] => s.IN0
a[0] => ShiftLeft0.IN32
a[0] => ShiftRight0.IN32
a[0] => ShiftRight1.IN31
a[1] => Add0.IN31
a[1] => Add1.IN63
a[1] => s.IN0
a[1] => s.IN0
a[1] => s.IN0
a[1] => ShiftLeft0.IN31
a[1] => ShiftRight0.IN31
a[1] => ShiftRight1.IN30
a[2] => Add0.IN30
a[2] => Add1.IN62
a[2] => s.IN0
a[2] => s.IN0
a[2] => s.IN0
a[2] => ShiftLeft0.IN30
a[2] => ShiftRight0.IN30
a[2] => ShiftRight1.IN29
a[3] => Add0.IN29
a[3] => Add1.IN61
a[3] => s.IN0
a[3] => s.IN0
a[3] => s.IN0
a[3] => ShiftLeft0.IN29
a[3] => ShiftRight0.IN29
a[3] => ShiftRight1.IN28
a[4] => Add0.IN28
a[4] => Add1.IN60
a[4] => s.IN0
a[4] => s.IN0
a[4] => s.IN0
a[4] => ShiftLeft0.IN28
a[4] => ShiftRight0.IN28
a[4] => ShiftRight1.IN27
a[5] => Add0.IN27
a[5] => Add1.IN59
a[5] => s.IN0
a[5] => s.IN0
a[5] => s.IN0
a[5] => ShiftLeft0.IN27
a[5] => ShiftRight0.IN27
a[5] => ShiftRight1.IN26
a[6] => Add0.IN26
a[6] => Add1.IN58
a[6] => s.IN0
a[6] => s.IN0
a[6] => s.IN0
a[6] => ShiftLeft0.IN26
a[6] => ShiftRight0.IN26
a[6] => ShiftRight1.IN25
a[7] => Add0.IN25
a[7] => Add1.IN57
a[7] => s.IN0
a[7] => s.IN0
a[7] => s.IN0
a[7] => ShiftLeft0.IN25
a[7] => ShiftRight0.IN25
a[7] => ShiftRight1.IN24
a[8] => Add0.IN24
a[8] => Add1.IN56
a[8] => s.IN0
a[8] => s.IN0
a[8] => s.IN0
a[8] => ShiftLeft0.IN24
a[8] => ShiftRight0.IN24
a[8] => ShiftRight1.IN23
a[9] => Add0.IN23
a[9] => Add1.IN55
a[9] => s.IN0
a[9] => s.IN0
a[9] => s.IN0
a[9] => ShiftLeft0.IN23
a[9] => ShiftRight0.IN23
a[9] => ShiftRight1.IN22
a[10] => Add0.IN22
a[10] => Add1.IN54
a[10] => s.IN0
a[10] => s.IN0
a[10] => s.IN0
a[10] => ShiftLeft0.IN22
a[10] => ShiftRight0.IN22
a[10] => ShiftRight1.IN21
a[11] => Add0.IN21
a[11] => Add1.IN53
a[11] => s.IN0
a[11] => s.IN0
a[11] => s.IN0
a[11] => ShiftLeft0.IN21
a[11] => ShiftRight0.IN21
a[11] => ShiftRight1.IN20
a[12] => Add0.IN20
a[12] => Add1.IN52
a[12] => s.IN0
a[12] => s.IN0
a[12] => s.IN0
a[12] => ShiftLeft0.IN20
a[12] => ShiftRight0.IN20
a[12] => ShiftRight1.IN19
a[13] => Add0.IN19
a[13] => Add1.IN51
a[13] => s.IN0
a[13] => s.IN0
a[13] => s.IN0
a[13] => ShiftLeft0.IN19
a[13] => ShiftRight0.IN19
a[13] => ShiftRight1.IN18
a[14] => Add0.IN18
a[14] => Add1.IN50
a[14] => s.IN0
a[14] => s.IN0
a[14] => s.IN0
a[14] => ShiftLeft0.IN18
a[14] => ShiftRight0.IN18
a[14] => ShiftRight1.IN17
a[15] => Add0.IN17
a[15] => Add1.IN49
a[15] => s.IN0
a[15] => s.IN0
a[15] => s.IN0
a[15] => ShiftLeft0.IN17
a[15] => ShiftRight0.IN17
a[15] => ShiftRight1.IN16
a[16] => Add0.IN16
a[16] => Add1.IN48
a[16] => s.IN0
a[16] => s.IN0
a[16] => s.IN0
a[16] => ShiftLeft0.IN16
a[16] => ShiftRight0.IN16
a[16] => ShiftRight1.IN15
a[17] => Add0.IN15
a[17] => Add1.IN47
a[17] => s.IN0
a[17] => s.IN0
a[17] => s.IN0
a[17] => ShiftLeft0.IN15
a[17] => ShiftRight0.IN15
a[17] => ShiftRight1.IN14
a[18] => Add0.IN14
a[18] => Add1.IN46
a[18] => s.IN0
a[18] => s.IN0
a[18] => s.IN0
a[18] => ShiftLeft0.IN14
a[18] => ShiftRight0.IN14
a[18] => ShiftRight1.IN13
a[19] => Add0.IN13
a[19] => Add1.IN45
a[19] => s.IN0
a[19] => s.IN0
a[19] => s.IN0
a[19] => ShiftLeft0.IN13
a[19] => ShiftRight0.IN13
a[19] => ShiftRight1.IN12
a[20] => Add0.IN12
a[20] => Add1.IN44
a[20] => s.IN0
a[20] => s.IN0
a[20] => s.IN0
a[20] => ShiftLeft0.IN12
a[20] => ShiftRight0.IN12
a[20] => ShiftRight1.IN11
a[21] => Add0.IN11
a[21] => Add1.IN43
a[21] => s.IN0
a[21] => s.IN0
a[21] => s.IN0
a[21] => ShiftLeft0.IN11
a[21] => ShiftRight0.IN11
a[21] => ShiftRight1.IN10
a[22] => Add0.IN10
a[22] => Add1.IN42
a[22] => s.IN0
a[22] => s.IN0
a[22] => s.IN0
a[22] => ShiftLeft0.IN10
a[22] => ShiftRight0.IN10
a[22] => ShiftRight1.IN9
a[23] => Add0.IN9
a[23] => Add1.IN41
a[23] => s.IN0
a[23] => s.IN0
a[23] => s.IN0
a[23] => ShiftLeft0.IN9
a[23] => ShiftRight0.IN9
a[23] => ShiftRight1.IN8
a[24] => Add0.IN8
a[24] => Add1.IN40
a[24] => s.IN0
a[24] => s.IN0
a[24] => s.IN0
a[24] => ShiftLeft0.IN8
a[24] => ShiftRight0.IN8
a[24] => ShiftRight1.IN7
a[25] => Add0.IN7
a[25] => Add1.IN39
a[25] => s.IN0
a[25] => s.IN0
a[25] => s.IN0
a[25] => ShiftLeft0.IN7
a[25] => ShiftRight0.IN7
a[25] => ShiftRight1.IN6
a[26] => Add0.IN6
a[26] => Add1.IN38
a[26] => s.IN0
a[26] => s.IN0
a[26] => s.IN0
a[26] => ShiftLeft0.IN6
a[26] => ShiftRight0.IN6
a[26] => ShiftRight1.IN5
a[27] => Add0.IN5
a[27] => Add1.IN37
a[27] => s.IN0
a[27] => s.IN0
a[27] => s.IN0
a[27] => ShiftLeft0.IN5
a[27] => ShiftRight0.IN5
a[27] => ShiftRight1.IN4
a[28] => Add0.IN4
a[28] => Add1.IN36
a[28] => s.IN0
a[28] => s.IN0
a[28] => s.IN0
a[28] => ShiftLeft0.IN4
a[28] => ShiftRight0.IN4
a[28] => ShiftRight1.IN3
a[29] => Add0.IN3
a[29] => Add1.IN35
a[29] => s.IN0
a[29] => s.IN0
a[29] => s.IN0
a[29] => ShiftLeft0.IN3
a[29] => ShiftRight0.IN3
a[29] => ShiftRight1.IN2
a[30] => Add0.IN2
a[30] => Add1.IN34
a[30] => s.IN0
a[30] => s.IN0
a[30] => s.IN0
a[30] => ShiftLeft0.IN2
a[30] => ShiftRight0.IN2
a[30] => ShiftRight1.IN1
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => s.IN0
a[31] => s.IN0
a[31] => s.IN0
a[31] => ShiftLeft0.IN1
a[31] => ShiftRight0.IN1
a[31] => ShiftRight1.IN0
b[0] => Add0.IN64
b[0] => s.IN1
b[0] => s.IN1
b[0] => s.IN1
b[0] => ShiftLeft0.IN64
b[0] => ShiftRight0.IN64
b[0] => ShiftRight1.IN64
b[0] => Mux15.IN14
b[0] => Mux15.IN15
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => s.IN1
b[1] => s.IN1
b[1] => s.IN1
b[1] => ShiftLeft0.IN63
b[1] => ShiftRight0.IN63
b[1] => ShiftRight1.IN63
b[1] => Mux14.IN14
b[1] => Mux14.IN15
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => s.IN1
b[2] => s.IN1
b[2] => s.IN1
b[2] => ShiftLeft0.IN62
b[2] => ShiftRight0.IN62
b[2] => ShiftRight1.IN62
b[2] => Mux13.IN14
b[2] => Mux13.IN15
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => s.IN1
b[3] => s.IN1
b[3] => s.IN1
b[3] => ShiftLeft0.IN61
b[3] => ShiftRight0.IN61
b[3] => ShiftRight1.IN61
b[3] => Mux12.IN14
b[3] => Mux12.IN15
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => s.IN1
b[4] => s.IN1
b[4] => s.IN1
b[4] => ShiftLeft0.IN60
b[4] => ShiftRight0.IN60
b[4] => ShiftRight1.IN60
b[4] => Mux11.IN14
b[4] => Mux11.IN15
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => s.IN1
b[5] => s.IN1
b[5] => s.IN1
b[5] => ShiftLeft0.IN59
b[5] => ShiftRight0.IN59
b[5] => ShiftRight1.IN59
b[5] => Mux10.IN14
b[5] => Mux10.IN15
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => s.IN1
b[6] => s.IN1
b[6] => s.IN1
b[6] => ShiftLeft0.IN58
b[6] => ShiftRight0.IN58
b[6] => ShiftRight1.IN58
b[6] => Mux9.IN14
b[6] => Mux9.IN15
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => s.IN1
b[7] => s.IN1
b[7] => s.IN1
b[7] => ShiftLeft0.IN57
b[7] => ShiftRight0.IN57
b[7] => ShiftRight1.IN57
b[7] => Mux8.IN14
b[7] => Mux8.IN15
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => s.IN1
b[8] => s.IN1
b[8] => s.IN1
b[8] => ShiftLeft0.IN56
b[8] => ShiftRight0.IN56
b[8] => ShiftRight1.IN56
b[8] => Mux7.IN14
b[8] => Mux7.IN15
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => s.IN1
b[9] => s.IN1
b[9] => s.IN1
b[9] => ShiftLeft0.IN55
b[9] => ShiftRight0.IN55
b[9] => ShiftRight1.IN55
b[9] => Mux6.IN14
b[9] => Mux6.IN15
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => s.IN1
b[10] => s.IN1
b[10] => s.IN1
b[10] => ShiftLeft0.IN54
b[10] => ShiftRight0.IN54
b[10] => ShiftRight1.IN54
b[10] => Mux5.IN14
b[10] => Mux5.IN15
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => s.IN1
b[11] => s.IN1
b[11] => s.IN1
b[11] => ShiftLeft0.IN53
b[11] => ShiftRight0.IN53
b[11] => ShiftRight1.IN53
b[11] => Mux4.IN14
b[11] => Mux4.IN15
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => s.IN1
b[12] => s.IN1
b[12] => s.IN1
b[12] => ShiftLeft0.IN52
b[12] => ShiftRight0.IN52
b[12] => ShiftRight1.IN52
b[12] => Mux3.IN14
b[12] => Mux3.IN15
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => s.IN1
b[13] => s.IN1
b[13] => s.IN1
b[13] => ShiftLeft0.IN51
b[13] => ShiftRight0.IN51
b[13] => ShiftRight1.IN51
b[13] => Mux2.IN14
b[13] => Mux2.IN15
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => s.IN1
b[14] => s.IN1
b[14] => s.IN1
b[14] => ShiftLeft0.IN50
b[14] => ShiftRight0.IN50
b[14] => ShiftRight1.IN50
b[14] => Mux1.IN14
b[14] => Mux1.IN15
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => s.IN1
b[15] => s.IN1
b[15] => s.IN1
b[15] => ShiftLeft0.IN49
b[15] => ShiftRight0.IN49
b[15] => ShiftRight1.IN49
b[15] => Mux0.IN14
b[15] => Mux0.IN15
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => s.IN1
b[16] => s.IN1
b[16] => s.IN1
b[16] => ShiftLeft0.IN48
b[16] => ShiftRight0.IN48
b[16] => ShiftRight1.IN48
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => s.IN1
b[17] => s.IN1
b[17] => s.IN1
b[17] => ShiftLeft0.IN47
b[17] => ShiftRight0.IN47
b[17] => ShiftRight1.IN47
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => s.IN1
b[18] => s.IN1
b[18] => s.IN1
b[18] => ShiftLeft0.IN46
b[18] => ShiftRight0.IN46
b[18] => ShiftRight1.IN46
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => s.IN1
b[19] => s.IN1
b[19] => s.IN1
b[19] => ShiftLeft0.IN45
b[19] => ShiftRight0.IN45
b[19] => ShiftRight1.IN45
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => s.IN1
b[20] => s.IN1
b[20] => s.IN1
b[20] => ShiftLeft0.IN44
b[20] => ShiftRight0.IN44
b[20] => ShiftRight1.IN44
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => s.IN1
b[21] => s.IN1
b[21] => s.IN1
b[21] => ShiftLeft0.IN43
b[21] => ShiftRight0.IN43
b[21] => ShiftRight1.IN43
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => s.IN1
b[22] => s.IN1
b[22] => s.IN1
b[22] => ShiftLeft0.IN42
b[22] => ShiftRight0.IN42
b[22] => ShiftRight1.IN42
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => s.IN1
b[23] => s.IN1
b[23] => s.IN1
b[23] => ShiftLeft0.IN41
b[23] => ShiftRight0.IN41
b[23] => ShiftRight1.IN41
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => s.IN1
b[24] => s.IN1
b[24] => s.IN1
b[24] => ShiftLeft0.IN40
b[24] => ShiftRight0.IN40
b[24] => ShiftRight1.IN40
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => s.IN1
b[25] => s.IN1
b[25] => s.IN1
b[25] => ShiftLeft0.IN39
b[25] => ShiftRight0.IN39
b[25] => ShiftRight1.IN39
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => s.IN1
b[26] => s.IN1
b[26] => s.IN1
b[26] => ShiftLeft0.IN38
b[26] => ShiftRight0.IN38
b[26] => ShiftRight1.IN38
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => s.IN1
b[27] => s.IN1
b[27] => s.IN1
b[27] => ShiftLeft0.IN37
b[27] => ShiftRight0.IN37
b[27] => ShiftRight1.IN37
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => s.IN1
b[28] => s.IN1
b[28] => s.IN1
b[28] => ShiftLeft0.IN36
b[28] => ShiftRight0.IN36
b[28] => ShiftRight1.IN36
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => s.IN1
b[29] => s.IN1
b[29] => s.IN1
b[29] => ShiftLeft0.IN35
b[29] => ShiftRight0.IN35
b[29] => ShiftRight1.IN35
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => s.IN1
b[30] => s.IN1
b[30] => s.IN1
b[30] => ShiftLeft0.IN34
b[30] => ShiftRight0.IN34
b[30] => ShiftRight1.IN34
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => s.IN1
b[31] => s.IN1
b[31] => s.IN1
b[31] => ShiftLeft0.IN33
b[31] => ShiftRight0.IN33
b[31] => ShiftRight1.IN32
b[31] => ShiftRight1.IN33
b[31] => Add1.IN1
aluc[0] => Mux0.IN19
aluc[0] => Mux1.IN19
aluc[0] => Mux2.IN19
aluc[0] => Mux3.IN19
aluc[0] => Mux4.IN19
aluc[0] => Mux5.IN19
aluc[0] => Mux6.IN19
aluc[0] => Mux7.IN19
aluc[0] => Mux8.IN19
aluc[0] => Mux9.IN19
aluc[0] => Mux10.IN19
aluc[0] => Mux11.IN19
aluc[0] => Mux12.IN19
aluc[0] => Mux13.IN19
aluc[0] => Mux14.IN19
aluc[0] => Mux15.IN19
aluc[0] => Mux16.IN19
aluc[0] => Mux17.IN19
aluc[0] => Mux18.IN19
aluc[0] => Mux19.IN19
aluc[0] => Mux20.IN19
aluc[0] => Mux21.IN19
aluc[0] => Mux22.IN19
aluc[0] => Mux23.IN19
aluc[0] => Mux24.IN19
aluc[0] => Mux25.IN19
aluc[0] => Mux26.IN19
aluc[0] => Mux27.IN19
aluc[0] => Mux28.IN19
aluc[0] => Mux29.IN19
aluc[0] => Mux30.IN19
aluc[0] => Mux31.IN19
aluc[1] => Mux0.IN18
aluc[1] => Mux1.IN18
aluc[1] => Mux2.IN18
aluc[1] => Mux3.IN18
aluc[1] => Mux4.IN18
aluc[1] => Mux5.IN18
aluc[1] => Mux6.IN18
aluc[1] => Mux7.IN18
aluc[1] => Mux8.IN18
aluc[1] => Mux9.IN18
aluc[1] => Mux10.IN18
aluc[1] => Mux11.IN18
aluc[1] => Mux12.IN18
aluc[1] => Mux13.IN18
aluc[1] => Mux14.IN18
aluc[1] => Mux15.IN18
aluc[1] => Mux16.IN18
aluc[1] => Mux17.IN18
aluc[1] => Mux18.IN18
aluc[1] => Mux19.IN18
aluc[1] => Mux20.IN18
aluc[1] => Mux21.IN18
aluc[1] => Mux22.IN18
aluc[1] => Mux23.IN18
aluc[1] => Mux24.IN18
aluc[1] => Mux25.IN18
aluc[1] => Mux26.IN18
aluc[1] => Mux27.IN18
aluc[1] => Mux28.IN18
aluc[1] => Mux29.IN18
aluc[1] => Mux30.IN18
aluc[1] => Mux31.IN18
aluc[2] => Mux0.IN17
aluc[2] => Mux1.IN17
aluc[2] => Mux2.IN17
aluc[2] => Mux3.IN17
aluc[2] => Mux4.IN17
aluc[2] => Mux5.IN17
aluc[2] => Mux6.IN17
aluc[2] => Mux7.IN17
aluc[2] => Mux8.IN17
aluc[2] => Mux9.IN17
aluc[2] => Mux10.IN17
aluc[2] => Mux11.IN17
aluc[2] => Mux12.IN17
aluc[2] => Mux13.IN17
aluc[2] => Mux14.IN17
aluc[2] => Mux15.IN17
aluc[2] => Mux16.IN17
aluc[2] => Mux17.IN17
aluc[2] => Mux18.IN17
aluc[2] => Mux19.IN17
aluc[2] => Mux20.IN17
aluc[2] => Mux21.IN17
aluc[2] => Mux22.IN17
aluc[2] => Mux23.IN17
aluc[2] => Mux24.IN17
aluc[2] => Mux25.IN17
aluc[2] => Mux26.IN17
aluc[2] => Mux27.IN17
aluc[2] => Mux28.IN17
aluc[2] => Mux29.IN17
aluc[2] => Mux30.IN17
aluc[2] => Mux31.IN17
aluc[3] => Mux0.IN16
aluc[3] => Mux1.IN16
aluc[3] => Mux2.IN16
aluc[3] => Mux3.IN16
aluc[3] => Mux4.IN16
aluc[3] => Mux5.IN16
aluc[3] => Mux6.IN16
aluc[3] => Mux7.IN16
aluc[3] => Mux8.IN16
aluc[3] => Mux9.IN16
aluc[3] => Mux10.IN16
aluc[3] => Mux11.IN16
aluc[3] => Mux12.IN16
aluc[3] => Mux13.IN16
aluc[3] => Mux14.IN16
aluc[3] => Mux15.IN16
aluc[3] => Mux16.IN16
aluc[3] => Mux17.IN16
aluc[3] => Mux18.IN16
aluc[3] => Mux19.IN16
aluc[3] => Mux20.IN16
aluc[3] => Mux21.IN16
aluc[3] => Mux22.IN16
aluc[3] => Mux23.IN16
aluc[3] => Mux24.IN16
aluc[3] => Mux25.IN16
aluc[3] => Mux26.IN16
aluc[3] => Mux27.IN16
aluc[3] => Mux28.IN16
aluc[3] => Mux29.IN16
aluc[3] => Mux30.IN16
aluc[3] => Mux31.IN16
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeexe:exe_stage|mux2x32:e_alu
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg
ewreg => ewreg.IN1
em2reg => em2reg.IN1
ewmem => ewmem.IN1
ealu[0] => ealu[0].IN1
ealu[1] => ealu[1].IN1
ealu[2] => ealu[2].IN1
ealu[3] => ealu[3].IN1
ealu[4] => ealu[4].IN1
ealu[5] => ealu[5].IN1
ealu[6] => ealu[6].IN1
ealu[7] => ealu[7].IN1
ealu[8] => ealu[8].IN1
ealu[9] => ealu[9].IN1
ealu[10] => ealu[10].IN1
ealu[11] => ealu[11].IN1
ealu[12] => ealu[12].IN1
ealu[13] => ealu[13].IN1
ealu[14] => ealu[14].IN1
ealu[15] => ealu[15].IN1
ealu[16] => ealu[16].IN1
ealu[17] => ealu[17].IN1
ealu[18] => ealu[18].IN1
ealu[19] => ealu[19].IN1
ealu[20] => ealu[20].IN1
ealu[21] => ealu[21].IN1
ealu[22] => ealu[22].IN1
ealu[23] => ealu[23].IN1
ealu[24] => ealu[24].IN1
ealu[25] => ealu[25].IN1
ealu[26] => ealu[26].IN1
ealu[27] => ealu[27].IN1
ealu[28] => ealu[28].IN1
ealu[29] => ealu[29].IN1
ealu[30] => ealu[30].IN1
ealu[31] => ealu[31].IN1
eb[0] => eb[0].IN1
eb[1] => eb[1].IN1
eb[2] => eb[2].IN1
eb[3] => eb[3].IN1
eb[4] => eb[4].IN1
eb[5] => eb[5].IN1
eb[6] => eb[6].IN1
eb[7] => eb[7].IN1
eb[8] => eb[8].IN1
eb[9] => eb[9].IN1
eb[10] => eb[10].IN1
eb[11] => eb[11].IN1
eb[12] => eb[12].IN1
eb[13] => eb[13].IN1
eb[14] => eb[14].IN1
eb[15] => eb[15].IN1
eb[16] => eb[16].IN1
eb[17] => eb[17].IN1
eb[18] => eb[18].IN1
eb[19] => eb[19].IN1
eb[20] => eb[20].IN1
eb[21] => eb[21].IN1
eb[22] => eb[22].IN1
eb[23] => eb[23].IN1
eb[24] => eb[24].IN1
eb[25] => eb[25].IN1
eb[26] => eb[26].IN1
eb[27] => eb[27].IN1
eb[28] => eb[28].IN1
eb[29] => eb[29].IN1
eb[30] => eb[30].IN1
eb[31] => eb[31].IN1
ern[0] => ern[0].IN1
ern[1] => ern[1].IN1
ern[2] => ern[2].IN1
ern[3] => ern[3].IN1
ern[4] => ern[4].IN1
clock => clock.IN6
resetn => resetn.IN6
mwreg <= dff1:m_wreg.port3
mm2reg <= dff1:m_m2reg.port3
mwmem <= dff1:m_wmem.port3
malu[0] <= dff32:m_alu.port3
malu[1] <= dff32:m_alu.port3
malu[2] <= dff32:m_alu.port3
malu[3] <= dff32:m_alu.port3
malu[4] <= dff32:m_alu.port3
malu[5] <= dff32:m_alu.port3
malu[6] <= dff32:m_alu.port3
malu[7] <= dff32:m_alu.port3
malu[8] <= dff32:m_alu.port3
malu[9] <= dff32:m_alu.port3
malu[10] <= dff32:m_alu.port3
malu[11] <= dff32:m_alu.port3
malu[12] <= dff32:m_alu.port3
malu[13] <= dff32:m_alu.port3
malu[14] <= dff32:m_alu.port3
malu[15] <= dff32:m_alu.port3
malu[16] <= dff32:m_alu.port3
malu[17] <= dff32:m_alu.port3
malu[18] <= dff32:m_alu.port3
malu[19] <= dff32:m_alu.port3
malu[20] <= dff32:m_alu.port3
malu[21] <= dff32:m_alu.port3
malu[22] <= dff32:m_alu.port3
malu[23] <= dff32:m_alu.port3
malu[24] <= dff32:m_alu.port3
malu[25] <= dff32:m_alu.port3
malu[26] <= dff32:m_alu.port3
malu[27] <= dff32:m_alu.port3
malu[28] <= dff32:m_alu.port3
malu[29] <= dff32:m_alu.port3
malu[30] <= dff32:m_alu.port3
malu[31] <= dff32:m_alu.port3
mb[0] <= dff32:m_b.port3
mb[1] <= dff32:m_b.port3
mb[2] <= dff32:m_b.port3
mb[3] <= dff32:m_b.port3
mb[4] <= dff32:m_b.port3
mb[5] <= dff32:m_b.port3
mb[6] <= dff32:m_b.port3
mb[7] <= dff32:m_b.port3
mb[8] <= dff32:m_b.port3
mb[9] <= dff32:m_b.port3
mb[10] <= dff32:m_b.port3
mb[11] <= dff32:m_b.port3
mb[12] <= dff32:m_b.port3
mb[13] <= dff32:m_b.port3
mb[14] <= dff32:m_b.port3
mb[15] <= dff32:m_b.port3
mb[16] <= dff32:m_b.port3
mb[17] <= dff32:m_b.port3
mb[18] <= dff32:m_b.port3
mb[19] <= dff32:m_b.port3
mb[20] <= dff32:m_b.port3
mb[21] <= dff32:m_b.port3
mb[22] <= dff32:m_b.port3
mb[23] <= dff32:m_b.port3
mb[24] <= dff32:m_b.port3
mb[25] <= dff32:m_b.port3
mb[26] <= dff32:m_b.port3
mb[27] <= dff32:m_b.port3
mb[28] <= dff32:m_b.port3
mb[29] <= dff32:m_b.port3
mb[30] <= dff32:m_b.port3
mb[31] <= dff32:m_b.port3
mrn[0] <= dff5:m_rn.port3
mrn[1] <= dff5:m_rn.port3
mrn[2] <= dff5:m_rn.port3
mrn[3] <= dff5:m_rn.port3
mrn[4] <= dff5:m_rn.port3


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg|dff1:m_wreg
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg|dff1:m_m2reg
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg|dff1:m_wmem
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg|dff32:m_alu
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg|dff32:m_b
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipeemreg:em_reg|dff5:m_rn
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage
mwmem => mwmem.IN1
malu[0] => malu[0].IN1
malu[1] => malu[1].IN1
malu[2] => malu[2].IN1
malu[3] => malu[3].IN1
malu[4] => malu[4].IN1
malu[5] => malu[5].IN1
malu[6] => malu[6].IN1
malu[7] => malu[7].IN1
malu[8] => malu[8].IN1
malu[9] => malu[9].IN1
malu[10] => malu[10].IN1
malu[11] => malu[11].IN1
malu[12] => malu[12].IN1
malu[13] => malu[13].IN1
malu[14] => malu[14].IN1
malu[15] => malu[15].IN1
malu[16] => malu[16].IN1
malu[17] => malu[17].IN1
malu[18] => malu[18].IN1
malu[19] => malu[19].IN1
malu[20] => malu[20].IN1
malu[21] => malu[21].IN1
malu[22] => malu[22].IN1
malu[23] => malu[23].IN1
malu[24] => malu[24].IN1
malu[25] => malu[25].IN1
malu[26] => malu[26].IN1
malu[27] => malu[27].IN1
malu[28] => malu[28].IN1
malu[29] => malu[29].IN1
malu[30] => malu[30].IN1
malu[31] => malu[31].IN1
mb[0] => mb[0].IN1
mb[1] => mb[1].IN1
mb[2] => mb[2].IN1
mb[3] => mb[3].IN1
mb[4] => mb[4].IN1
mb[5] => mb[5].IN1
mb[6] => mb[6].IN1
mb[7] => mb[7].IN1
mb[8] => mb[8].IN1
mb[9] => mb[9].IN1
mb[10] => mb[10].IN1
mb[11] => mb[11].IN1
mb[12] => mb[12].IN1
mb[13] => mb[13].IN1
mb[14] => mb[14].IN1
mb[15] => mb[15].IN1
mb[16] => mb[16].IN1
mb[17] => mb[17].IN1
mb[18] => mb[18].IN1
mb[19] => mb[19].IN1
mb[20] => mb[20].IN1
mb[21] => mb[21].IN1
mb[22] => mb[22].IN1
mb[23] => mb[23].IN1
mb[24] => mb[24].IN1
mb[25] => mb[25].IN1
mb[26] => mb[26].IN1
mb[27] => mb[27].IN1
mb[28] => mb[28].IN1
mb[29] => mb[29].IN1
mb[30] => mb[30].IN1
mb[31] => mb[31].IN1
clock => clock.IN1
mem_clock => mem_clock.IN1
mmo[0] <= sc_datamem:datamem.port2
mmo[1] <= sc_datamem:datamem.port2
mmo[2] <= sc_datamem:datamem.port2
mmo[3] <= sc_datamem:datamem.port2
mmo[4] <= sc_datamem:datamem.port2
mmo[5] <= sc_datamem:datamem.port2
mmo[6] <= sc_datamem:datamem.port2
mmo[7] <= sc_datamem:datamem.port2
mmo[8] <= sc_datamem:datamem.port2
mmo[9] <= sc_datamem:datamem.port2
mmo[10] <= sc_datamem:datamem.port2
mmo[11] <= sc_datamem:datamem.port2
mmo[12] <= sc_datamem:datamem.port2
mmo[13] <= sc_datamem:datamem.port2
mmo[14] <= sc_datamem:datamem.port2
mmo[15] <= sc_datamem:datamem.port2
mmo[16] <= sc_datamem:datamem.port2
mmo[17] <= sc_datamem:datamem.port2
mmo[18] <= sc_datamem:datamem.port2
mmo[19] <= sc_datamem:datamem.port2
mmo[20] <= sc_datamem:datamem.port2
mmo[21] <= sc_datamem:datamem.port2
mmo[22] <= sc_datamem:datamem.port2
mmo[23] <= sc_datamem:datamem.port2
mmo[24] <= sc_datamem:datamem.port2
mmo[25] <= sc_datamem:datamem.port2
mmo[26] <= sc_datamem:datamem.port2
mmo[27] <= sc_datamem:datamem.port2
mmo[28] <= sc_datamem:datamem.port2
mmo[29] <= sc_datamem:datamem.port2
mmo[30] <= sc_datamem:datamem.port2
mmo[31] <= sc_datamem:datamem.port2
out_port0[0] <= sc_datamem:datamem.port6
out_port0[1] <= sc_datamem:datamem.port6
out_port0[2] <= sc_datamem:datamem.port6
out_port0[3] <= sc_datamem:datamem.port6
out_port0[4] <= sc_datamem:datamem.port6
out_port0[5] <= sc_datamem:datamem.port6
out_port0[6] <= sc_datamem:datamem.port6
out_port0[7] <= sc_datamem:datamem.port6
out_port0[8] <= sc_datamem:datamem.port6
out_port0[9] <= sc_datamem:datamem.port6
out_port0[10] <= sc_datamem:datamem.port6
out_port0[11] <= sc_datamem:datamem.port6
out_port0[12] <= sc_datamem:datamem.port6
out_port0[13] <= sc_datamem:datamem.port6
out_port0[14] <= sc_datamem:datamem.port6
out_port0[15] <= sc_datamem:datamem.port6
out_port0[16] <= sc_datamem:datamem.port6
out_port0[17] <= sc_datamem:datamem.port6
out_port0[18] <= sc_datamem:datamem.port6
out_port0[19] <= sc_datamem:datamem.port6
out_port0[20] <= sc_datamem:datamem.port6
out_port0[21] <= sc_datamem:datamem.port6
out_port0[22] <= sc_datamem:datamem.port6
out_port0[23] <= sc_datamem:datamem.port6
out_port0[24] <= sc_datamem:datamem.port6
out_port0[25] <= sc_datamem:datamem.port6
out_port0[26] <= sc_datamem:datamem.port6
out_port0[27] <= sc_datamem:datamem.port6
out_port0[28] <= sc_datamem:datamem.port6
out_port0[29] <= sc_datamem:datamem.port6
out_port0[30] <= sc_datamem:datamem.port6
out_port0[31] <= sc_datamem:datamem.port6
out_port1[0] <= sc_datamem:datamem.port7
out_port1[1] <= sc_datamem:datamem.port7
out_port1[2] <= sc_datamem:datamem.port7
out_port1[3] <= sc_datamem:datamem.port7
out_port1[4] <= sc_datamem:datamem.port7
out_port1[5] <= sc_datamem:datamem.port7
out_port1[6] <= sc_datamem:datamem.port7
out_port1[7] <= sc_datamem:datamem.port7
out_port1[8] <= sc_datamem:datamem.port7
out_port1[9] <= sc_datamem:datamem.port7
out_port1[10] <= sc_datamem:datamem.port7
out_port1[11] <= sc_datamem:datamem.port7
out_port1[12] <= sc_datamem:datamem.port7
out_port1[13] <= sc_datamem:datamem.port7
out_port1[14] <= sc_datamem:datamem.port7
out_port1[15] <= sc_datamem:datamem.port7
out_port1[16] <= sc_datamem:datamem.port7
out_port1[17] <= sc_datamem:datamem.port7
out_port1[18] <= sc_datamem:datamem.port7
out_port1[19] <= sc_datamem:datamem.port7
out_port1[20] <= sc_datamem:datamem.port7
out_port1[21] <= sc_datamem:datamem.port7
out_port1[22] <= sc_datamem:datamem.port7
out_port1[23] <= sc_datamem:datamem.port7
out_port1[24] <= sc_datamem:datamem.port7
out_port1[25] <= sc_datamem:datamem.port7
out_port1[26] <= sc_datamem:datamem.port7
out_port1[27] <= sc_datamem:datamem.port7
out_port1[28] <= sc_datamem:datamem.port7
out_port1[29] <= sc_datamem:datamem.port7
out_port1[30] <= sc_datamem:datamem.port7
out_port1[31] <= sc_datamem:datamem.port7
out_port2[0] <= sc_datamem:datamem.port8
out_port2[1] <= sc_datamem:datamem.port8
out_port2[2] <= sc_datamem:datamem.port8
out_port2[3] <= sc_datamem:datamem.port8
out_port2[4] <= sc_datamem:datamem.port8
out_port2[5] <= sc_datamem:datamem.port8
out_port2[6] <= sc_datamem:datamem.port8
out_port2[7] <= sc_datamem:datamem.port8
out_port2[8] <= sc_datamem:datamem.port8
out_port2[9] <= sc_datamem:datamem.port8
out_port2[10] <= sc_datamem:datamem.port8
out_port2[11] <= sc_datamem:datamem.port8
out_port2[12] <= sc_datamem:datamem.port8
out_port2[13] <= sc_datamem:datamem.port8
out_port2[14] <= sc_datamem:datamem.port8
out_port2[15] <= sc_datamem:datamem.port8
out_port2[16] <= sc_datamem:datamem.port8
out_port2[17] <= sc_datamem:datamem.port8
out_port2[18] <= sc_datamem:datamem.port8
out_port2[19] <= sc_datamem:datamem.port8
out_port2[20] <= sc_datamem:datamem.port8
out_port2[21] <= sc_datamem:datamem.port8
out_port2[22] <= sc_datamem:datamem.port8
out_port2[23] <= sc_datamem:datamem.port8
out_port2[24] <= sc_datamem:datamem.port8
out_port2[25] <= sc_datamem:datamem.port8
out_port2[26] <= sc_datamem:datamem.port8
out_port2[27] <= sc_datamem:datamem.port8
out_port2[28] <= sc_datamem:datamem.port8
out_port2[29] <= sc_datamem:datamem.port8
out_port2[30] <= sc_datamem:datamem.port8
out_port2[31] <= sc_datamem:datamem.port8
in_port0[0] => in_port0[0].IN1
in_port0[1] => in_port0[1].IN1
in_port0[2] => in_port0[2].IN1
in_port0[3] => in_port0[3].IN1
in_port0[4] => in_port0[4].IN1
in_port0[5] => in_port0[5].IN1
in_port0[6] => in_port0[6].IN1
in_port0[7] => in_port0[7].IN1
in_port0[8] => in_port0[8].IN1
in_port0[9] => in_port0[9].IN1
in_port0[10] => in_port0[10].IN1
in_port0[11] => in_port0[11].IN1
in_port0[12] => in_port0[12].IN1
in_port0[13] => in_port0[13].IN1
in_port0[14] => in_port0[14].IN1
in_port0[15] => in_port0[15].IN1
in_port0[16] => in_port0[16].IN1
in_port0[17] => in_port0[17].IN1
in_port0[18] => in_port0[18].IN1
in_port0[19] => in_port0[19].IN1
in_port0[20] => in_port0[20].IN1
in_port0[21] => in_port0[21].IN1
in_port0[22] => in_port0[22].IN1
in_port0[23] => in_port0[23].IN1
in_port0[24] => in_port0[24].IN1
in_port0[25] => in_port0[25].IN1
in_port0[26] => in_port0[26].IN1
in_port0[27] => in_port0[27].IN1
in_port0[28] => in_port0[28].IN1
in_port0[29] => in_port0[29].IN1
in_port0[30] => in_port0[30].IN1
in_port0[31] => in_port0[31].IN1
in_port1[0] => in_port1[0].IN1
in_port1[1] => in_port1[1].IN1
in_port1[2] => in_port1[2].IN1
in_port1[3] => in_port1[3].IN1
in_port1[4] => in_port1[4].IN1
in_port1[5] => in_port1[5].IN1
in_port1[6] => in_port1[6].IN1
in_port1[7] => in_port1[7].IN1
in_port1[8] => in_port1[8].IN1
in_port1[9] => in_port1[9].IN1
in_port1[10] => in_port1[10].IN1
in_port1[11] => in_port1[11].IN1
in_port1[12] => in_port1[12].IN1
in_port1[13] => in_port1[13].IN1
in_port1[14] => in_port1[14].IN1
in_port1[15] => in_port1[15].IN1
in_port1[16] => in_port1[16].IN1
in_port1[17] => in_port1[17].IN1
in_port1[18] => in_port1[18].IN1
in_port1[19] => in_port1[19].IN1
in_port1[20] => in_port1[20].IN1
in_port1[21] => in_port1[21].IN1
in_port1[22] => in_port1[22].IN1
in_port1[23] => in_port1[23].IN1
in_port1[24] => in_port1[24].IN1
in_port1[25] => in_port1[25].IN1
in_port1[26] => in_port1[26].IN1
in_port1[27] => in_port1[27].IN1
in_port1[28] => in_port1[28].IN1
in_port1[29] => in_port1[29].IN1
in_port1[30] => in_port1[30].IN1
in_port1[31] => in_port1[31].IN1
mem_dataout[0] <= sc_datamem:datamem.port11
mem_dataout[1] <= sc_datamem:datamem.port11
mem_dataout[2] <= sc_datamem:datamem.port11
mem_dataout[3] <= sc_datamem:datamem.port11
mem_dataout[4] <= sc_datamem:datamem.port11
mem_dataout[5] <= sc_datamem:datamem.port11
mem_dataout[6] <= sc_datamem:datamem.port11
mem_dataout[7] <= sc_datamem:datamem.port11
mem_dataout[8] <= sc_datamem:datamem.port11
mem_dataout[9] <= sc_datamem:datamem.port11
mem_dataout[10] <= sc_datamem:datamem.port11
mem_dataout[11] <= sc_datamem:datamem.port11
mem_dataout[12] <= sc_datamem:datamem.port11
mem_dataout[13] <= sc_datamem:datamem.port11
mem_dataout[14] <= sc_datamem:datamem.port11
mem_dataout[15] <= sc_datamem:datamem.port11
mem_dataout[16] <= sc_datamem:datamem.port11
mem_dataout[17] <= sc_datamem:datamem.port11
mem_dataout[18] <= sc_datamem:datamem.port11
mem_dataout[19] <= sc_datamem:datamem.port11
mem_dataout[20] <= sc_datamem:datamem.port11
mem_dataout[21] <= sc_datamem:datamem.port11
mem_dataout[22] <= sc_datamem:datamem.port11
mem_dataout[23] <= sc_datamem:datamem.port11
mem_dataout[24] <= sc_datamem:datamem.port11
mem_dataout[25] <= sc_datamem:datamem.port11
mem_dataout[26] <= sc_datamem:datamem.port11
mem_dataout[27] <= sc_datamem:datamem.port11
mem_dataout[28] <= sc_datamem:datamem.port11
mem_dataout[29] <= sc_datamem:datamem.port11
mem_dataout[30] <= sc_datamem:datamem.port11
mem_dataout[31] <= sc_datamem:datamem.port11
io_read_data[0] <= sc_datamem:datamem.port12
io_read_data[1] <= sc_datamem:datamem.port12
io_read_data[2] <= sc_datamem:datamem.port12
io_read_data[3] <= sc_datamem:datamem.port12
io_read_data[4] <= sc_datamem:datamem.port12
io_read_data[5] <= sc_datamem:datamem.port12
io_read_data[6] <= sc_datamem:datamem.port12
io_read_data[7] <= sc_datamem:datamem.port12
io_read_data[8] <= sc_datamem:datamem.port12
io_read_data[9] <= sc_datamem:datamem.port12
io_read_data[10] <= sc_datamem:datamem.port12
io_read_data[11] <= sc_datamem:datamem.port12
io_read_data[12] <= sc_datamem:datamem.port12
io_read_data[13] <= sc_datamem:datamem.port12
io_read_data[14] <= sc_datamem:datamem.port12
io_read_data[15] <= sc_datamem:datamem.port12
io_read_data[16] <= sc_datamem:datamem.port12
io_read_data[17] <= sc_datamem:datamem.port12
io_read_data[18] <= sc_datamem:datamem.port12
io_read_data[19] <= sc_datamem:datamem.port12
io_read_data[20] <= sc_datamem:datamem.port12
io_read_data[21] <= sc_datamem:datamem.port12
io_read_data[22] <= sc_datamem:datamem.port12
io_read_data[23] <= sc_datamem:datamem.port12
io_read_data[24] <= sc_datamem:datamem.port12
io_read_data[25] <= sc_datamem:datamem.port12
io_read_data[26] <= sc_datamem:datamem.port12
io_read_data[27] <= sc_datamem:datamem.port12
io_read_data[28] <= sc_datamem:datamem.port12
io_read_data[29] <= sc_datamem:datamem.port12
io_read_data[30] <= sc_datamem:datamem.port12
io_read_data[31] <= sc_datamem:datamem.port12
io_out <= sc_datamem:datamem.port13


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem
addr[0] => addr[0].IN2
addr[1] => addr[1].IN2
addr[2] => addr[2].IN3
addr[3] => addr[3].IN3
addr[4] => addr[4].IN3
addr[5] => addr[5].IN3
addr[6] => addr[6].IN3
addr[7] => addr[7].IN3
addr[8] => addr[8].IN2
addr[9] => addr[9].IN2
addr[10] => addr[10].IN2
addr[11] => addr[11].IN2
addr[12] => addr[12].IN2
addr[13] => addr[13].IN2
addr[14] => addr[14].IN2
addr[15] => addr[15].IN2
addr[16] => addr[16].IN2
addr[17] => addr[17].IN2
addr[18] => addr[18].IN2
addr[19] => addr[19].IN2
addr[20] => addr[20].IN2
addr[21] => addr[21].IN2
addr[22] => addr[22].IN2
addr[23] => addr[23].IN2
addr[24] => addr[24].IN2
addr[25] => addr[25].IN2
addr[26] => addr[26].IN2
addr[27] => addr[27].IN2
addr[28] => addr[28].IN2
addr[29] => addr[29].IN2
addr[30] => addr[30].IN2
addr[31] => addr[31].IN2
datain[0] => datain[0].IN2
datain[1] => datain[1].IN2
datain[2] => datain[2].IN2
datain[3] => datain[3].IN2
datain[4] => datain[4].IN2
datain[5] => datain[5].IN2
datain[6] => datain[6].IN2
datain[7] => datain[7].IN2
datain[8] => datain[8].IN2
datain[9] => datain[9].IN2
datain[10] => datain[10].IN2
datain[11] => datain[11].IN2
datain[12] => datain[12].IN2
datain[13] => datain[13].IN2
datain[14] => datain[14].IN2
datain[15] => datain[15].IN2
datain[16] => datain[16].IN2
datain[17] => datain[17].IN2
datain[18] => datain[18].IN2
datain[19] => datain[19].IN2
datain[20] => datain[20].IN2
datain[21] => datain[21].IN2
datain[22] => datain[22].IN2
datain[23] => datain[23].IN2
datain[24] => datain[24].IN2
datain[25] => datain[25].IN2
datain[26] => datain[26].IN2
datain[27] => datain[27].IN2
datain[28] => datain[28].IN2
datain[29] => datain[29].IN2
datain[30] => datain[30].IN2
datain[31] => datain[31].IN2
dataout[0] <= mux2x32:mem_io_dataout_mux.port3
dataout[1] <= mux2x32:mem_io_dataout_mux.port3
dataout[2] <= mux2x32:mem_io_dataout_mux.port3
dataout[3] <= mux2x32:mem_io_dataout_mux.port3
dataout[4] <= mux2x32:mem_io_dataout_mux.port3
dataout[5] <= mux2x32:mem_io_dataout_mux.port3
dataout[6] <= mux2x32:mem_io_dataout_mux.port3
dataout[7] <= mux2x32:mem_io_dataout_mux.port3
dataout[8] <= mux2x32:mem_io_dataout_mux.port3
dataout[9] <= mux2x32:mem_io_dataout_mux.port3
dataout[10] <= mux2x32:mem_io_dataout_mux.port3
dataout[11] <= mux2x32:mem_io_dataout_mux.port3
dataout[12] <= mux2x32:mem_io_dataout_mux.port3
dataout[13] <= mux2x32:mem_io_dataout_mux.port3
dataout[14] <= mux2x32:mem_io_dataout_mux.port3
dataout[15] <= mux2x32:mem_io_dataout_mux.port3
dataout[16] <= mux2x32:mem_io_dataout_mux.port3
dataout[17] <= mux2x32:mem_io_dataout_mux.port3
dataout[18] <= mux2x32:mem_io_dataout_mux.port3
dataout[19] <= mux2x32:mem_io_dataout_mux.port3
dataout[20] <= mux2x32:mem_io_dataout_mux.port3
dataout[21] <= mux2x32:mem_io_dataout_mux.port3
dataout[22] <= mux2x32:mem_io_dataout_mux.port3
dataout[23] <= mux2x32:mem_io_dataout_mux.port3
dataout[24] <= mux2x32:mem_io_dataout_mux.port3
dataout[25] <= mux2x32:mem_io_dataout_mux.port3
dataout[26] <= mux2x32:mem_io_dataout_mux.port3
dataout[27] <= mux2x32:mem_io_dataout_mux.port3
dataout[28] <= mux2x32:mem_io_dataout_mux.port3
dataout[29] <= mux2x32:mem_io_dataout_mux.port3
dataout[30] <= mux2x32:mem_io_dataout_mux.port3
dataout[31] <= mux2x32:mem_io_dataout_mux.port3
we => write_datamem_enable.IN0
we => write_io_output_reg_enable.IN0
clock => ~NO_FANOUT~
mem_clk => mem_clk.IN3
out_port0[0] <= io_output_reg:io_output_regx2.port4
out_port0[1] <= io_output_reg:io_output_regx2.port4
out_port0[2] <= io_output_reg:io_output_regx2.port4
out_port0[3] <= io_output_reg:io_output_regx2.port4
out_port0[4] <= io_output_reg:io_output_regx2.port4
out_port0[5] <= io_output_reg:io_output_regx2.port4
out_port0[6] <= io_output_reg:io_output_regx2.port4
out_port0[7] <= io_output_reg:io_output_regx2.port4
out_port0[8] <= io_output_reg:io_output_regx2.port4
out_port0[9] <= io_output_reg:io_output_regx2.port4
out_port0[10] <= io_output_reg:io_output_regx2.port4
out_port0[11] <= io_output_reg:io_output_regx2.port4
out_port0[12] <= io_output_reg:io_output_regx2.port4
out_port0[13] <= io_output_reg:io_output_regx2.port4
out_port0[14] <= io_output_reg:io_output_regx2.port4
out_port0[15] <= io_output_reg:io_output_regx2.port4
out_port0[16] <= io_output_reg:io_output_regx2.port4
out_port0[17] <= io_output_reg:io_output_regx2.port4
out_port0[18] <= io_output_reg:io_output_regx2.port4
out_port0[19] <= io_output_reg:io_output_regx2.port4
out_port0[20] <= io_output_reg:io_output_regx2.port4
out_port0[21] <= io_output_reg:io_output_regx2.port4
out_port0[22] <= io_output_reg:io_output_regx2.port4
out_port0[23] <= io_output_reg:io_output_regx2.port4
out_port0[24] <= io_output_reg:io_output_regx2.port4
out_port0[25] <= io_output_reg:io_output_regx2.port4
out_port0[26] <= io_output_reg:io_output_regx2.port4
out_port0[27] <= io_output_reg:io_output_regx2.port4
out_port0[28] <= io_output_reg:io_output_regx2.port4
out_port0[29] <= io_output_reg:io_output_regx2.port4
out_port0[30] <= io_output_reg:io_output_regx2.port4
out_port0[31] <= io_output_reg:io_output_regx2.port4
out_port1[0] <= io_output_reg:io_output_regx2.port5
out_port1[1] <= io_output_reg:io_output_regx2.port5
out_port1[2] <= io_output_reg:io_output_regx2.port5
out_port1[3] <= io_output_reg:io_output_regx2.port5
out_port1[4] <= io_output_reg:io_output_regx2.port5
out_port1[5] <= io_output_reg:io_output_regx2.port5
out_port1[6] <= io_output_reg:io_output_regx2.port5
out_port1[7] <= io_output_reg:io_output_regx2.port5
out_port1[8] <= io_output_reg:io_output_regx2.port5
out_port1[9] <= io_output_reg:io_output_regx2.port5
out_port1[10] <= io_output_reg:io_output_regx2.port5
out_port1[11] <= io_output_reg:io_output_regx2.port5
out_port1[12] <= io_output_reg:io_output_regx2.port5
out_port1[13] <= io_output_reg:io_output_regx2.port5
out_port1[14] <= io_output_reg:io_output_regx2.port5
out_port1[15] <= io_output_reg:io_output_regx2.port5
out_port1[16] <= io_output_reg:io_output_regx2.port5
out_port1[17] <= io_output_reg:io_output_regx2.port5
out_port1[18] <= io_output_reg:io_output_regx2.port5
out_port1[19] <= io_output_reg:io_output_regx2.port5
out_port1[20] <= io_output_reg:io_output_regx2.port5
out_port1[21] <= io_output_reg:io_output_regx2.port5
out_port1[22] <= io_output_reg:io_output_regx2.port5
out_port1[23] <= io_output_reg:io_output_regx2.port5
out_port1[24] <= io_output_reg:io_output_regx2.port5
out_port1[25] <= io_output_reg:io_output_regx2.port5
out_port1[26] <= io_output_reg:io_output_regx2.port5
out_port1[27] <= io_output_reg:io_output_regx2.port5
out_port1[28] <= io_output_reg:io_output_regx2.port5
out_port1[29] <= io_output_reg:io_output_regx2.port5
out_port1[30] <= io_output_reg:io_output_regx2.port5
out_port1[31] <= io_output_reg:io_output_regx2.port5
out_port2[0] <= io_output_reg:io_output_regx2.port6
out_port2[1] <= io_output_reg:io_output_regx2.port6
out_port2[2] <= io_output_reg:io_output_regx2.port6
out_port2[3] <= io_output_reg:io_output_regx2.port6
out_port2[4] <= io_output_reg:io_output_regx2.port6
out_port2[5] <= io_output_reg:io_output_regx2.port6
out_port2[6] <= io_output_reg:io_output_regx2.port6
out_port2[7] <= io_output_reg:io_output_regx2.port6
out_port2[8] <= io_output_reg:io_output_regx2.port6
out_port2[9] <= io_output_reg:io_output_regx2.port6
out_port2[10] <= io_output_reg:io_output_regx2.port6
out_port2[11] <= io_output_reg:io_output_regx2.port6
out_port2[12] <= io_output_reg:io_output_regx2.port6
out_port2[13] <= io_output_reg:io_output_regx2.port6
out_port2[14] <= io_output_reg:io_output_regx2.port6
out_port2[15] <= io_output_reg:io_output_regx2.port6
out_port2[16] <= io_output_reg:io_output_regx2.port6
out_port2[17] <= io_output_reg:io_output_regx2.port6
out_port2[18] <= io_output_reg:io_output_regx2.port6
out_port2[19] <= io_output_reg:io_output_regx2.port6
out_port2[20] <= io_output_reg:io_output_regx2.port6
out_port2[21] <= io_output_reg:io_output_regx2.port6
out_port2[22] <= io_output_reg:io_output_regx2.port6
out_port2[23] <= io_output_reg:io_output_regx2.port6
out_port2[24] <= io_output_reg:io_output_regx2.port6
out_port2[25] <= io_output_reg:io_output_regx2.port6
out_port2[26] <= io_output_reg:io_output_regx2.port6
out_port2[27] <= io_output_reg:io_output_regx2.port6
out_port2[28] <= io_output_reg:io_output_regx2.port6
out_port2[29] <= io_output_reg:io_output_regx2.port6
out_port2[30] <= io_output_reg:io_output_regx2.port6
out_port2[31] <= io_output_reg:io_output_regx2.port6
in_port0[0] => in_port0[0].IN1
in_port0[1] => in_port0[1].IN1
in_port0[2] => in_port0[2].IN1
in_port0[3] => in_port0[3].IN1
in_port0[4] => in_port0[4].IN1
in_port0[5] => in_port0[5].IN1
in_port0[6] => in_port0[6].IN1
in_port0[7] => in_port0[7].IN1
in_port0[8] => in_port0[8].IN1
in_port0[9] => in_port0[9].IN1
in_port0[10] => in_port0[10].IN1
in_port0[11] => in_port0[11].IN1
in_port0[12] => in_port0[12].IN1
in_port0[13] => in_port0[13].IN1
in_port0[14] => in_port0[14].IN1
in_port0[15] => in_port0[15].IN1
in_port0[16] => in_port0[16].IN1
in_port0[17] => in_port0[17].IN1
in_port0[18] => in_port0[18].IN1
in_port0[19] => in_port0[19].IN1
in_port0[20] => in_port0[20].IN1
in_port0[21] => in_port0[21].IN1
in_port0[22] => in_port0[22].IN1
in_port0[23] => in_port0[23].IN1
in_port0[24] => in_port0[24].IN1
in_port0[25] => in_port0[25].IN1
in_port0[26] => in_port0[26].IN1
in_port0[27] => in_port0[27].IN1
in_port0[28] => in_port0[28].IN1
in_port0[29] => in_port0[29].IN1
in_port0[30] => in_port0[30].IN1
in_port0[31] => in_port0[31].IN1
in_port1[0] => in_port1[0].IN1
in_port1[1] => in_port1[1].IN1
in_port1[2] => in_port1[2].IN1
in_port1[3] => in_port1[3].IN1
in_port1[4] => in_port1[4].IN1
in_port1[5] => in_port1[5].IN1
in_port1[6] => in_port1[6].IN1
in_port1[7] => in_port1[7].IN1
in_port1[8] => in_port1[8].IN1
in_port1[9] => in_port1[9].IN1
in_port1[10] => in_port1[10].IN1
in_port1[11] => in_port1[11].IN1
in_port1[12] => in_port1[12].IN1
in_port1[13] => in_port1[13].IN1
in_port1[14] => in_port1[14].IN1
in_port1[15] => in_port1[15].IN1
in_port1[16] => in_port1[16].IN1
in_port1[17] => in_port1[17].IN1
in_port1[18] => in_port1[18].IN1
in_port1[19] => in_port1[19].IN1
in_port1[20] => in_port1[20].IN1
in_port1[21] => in_port1[21].IN1
in_port1[22] => in_port1[22].IN1
in_port1[23] => in_port1[23].IN1
in_port1[24] => in_port1[24].IN1
in_port1[25] => in_port1[25].IN1
in_port1[26] => in_port1[26].IN1
in_port1[27] => in_port1[27].IN1
in_port1[28] => in_port1[28].IN1
in_port1[29] => in_port1[29].IN1
in_port1[30] => in_port1[30].IN1
in_port1[31] => in_port1[31].IN1
mem_dataout[0] <= mem_dataout[0].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[1] <= mem_dataout[1].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[2] <= mem_dataout[2].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[3] <= mem_dataout[3].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[4] <= mem_dataout[4].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[5] <= mem_dataout[5].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[6] <= mem_dataout[6].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[7] <= mem_dataout[7].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[8] <= mem_dataout[8].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[9] <= mem_dataout[9].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[10] <= mem_dataout[10].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[11] <= mem_dataout[11].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[12] <= mem_dataout[12].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[13] <= mem_dataout[13].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[14] <= mem_dataout[14].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[15] <= mem_dataout[15].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[16] <= mem_dataout[16].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[17] <= mem_dataout[17].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[18] <= mem_dataout[18].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[19] <= mem_dataout[19].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[20] <= mem_dataout[20].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[21] <= mem_dataout[21].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[22] <= mem_dataout[22].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[23] <= mem_dataout[23].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[24] <= mem_dataout[24].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[25] <= mem_dataout[25].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[26] <= mem_dataout[26].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[27] <= mem_dataout[27].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[28] <= mem_dataout[28].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[29] <= mem_dataout[29].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[30] <= mem_dataout[30].DB_MAX_OUTPUT_PORT_TYPE
mem_dataout[31] <= mem_dataout[31].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[0] <= io_read_data[0].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[1] <= io_read_data[1].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[2] <= io_read_data[2].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[3] <= io_read_data[3].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[4] <= io_read_data[4].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[5] <= io_read_data[5].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[6] <= io_read_data[6].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[7] <= io_read_data[7].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[8] <= io_read_data[8].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[9] <= io_read_data[9].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[10] <= io_read_data[10].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[11] <= io_read_data[11].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[12] <= io_read_data[12].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[13] <= io_read_data[13].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[14] <= io_read_data[14].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[15] <= io_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[16] <= io_read_data[16].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[17] <= io_read_data[17].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[18] <= io_read_data[18].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[19] <= io_read_data[19].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[20] <= io_read_data[20].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[21] <= io_read_data[21].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[22] <= io_read_data[22].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[23] <= io_read_data[23].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[24] <= io_read_data[24].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[25] <= io_read_data[25].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[26] <= io_read_data[26].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[27] <= io_read_data[27].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[28] <= io_read_data[28].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[29] <= io_read_data[29].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[30] <= io_read_data[30].DB_MAX_OUTPUT_PORT_TYPE
io_read_data[31] <= io_read_data[31].DB_MAX_OUTPUT_PORT_TYPE
write_io_output_reg_enable <= write_io_output_reg_enable.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|mux2x32:mem_io_dataout_mux
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|lpm_ram_dq_dram:dram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
wren_a => altsyncram_g6o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g6o1:auto_generated.data_a[0]
data_a[1] => altsyncram_g6o1:auto_generated.data_a[1]
data_a[2] => altsyncram_g6o1:auto_generated.data_a[2]
data_a[3] => altsyncram_g6o1:auto_generated.data_a[3]
data_a[4] => altsyncram_g6o1:auto_generated.data_a[4]
data_a[5] => altsyncram_g6o1:auto_generated.data_a[5]
data_a[6] => altsyncram_g6o1:auto_generated.data_a[6]
data_a[7] => altsyncram_g6o1:auto_generated.data_a[7]
data_a[8] => altsyncram_g6o1:auto_generated.data_a[8]
data_a[9] => altsyncram_g6o1:auto_generated.data_a[9]
data_a[10] => altsyncram_g6o1:auto_generated.data_a[10]
data_a[11] => altsyncram_g6o1:auto_generated.data_a[11]
data_a[12] => altsyncram_g6o1:auto_generated.data_a[12]
data_a[13] => altsyncram_g6o1:auto_generated.data_a[13]
data_a[14] => altsyncram_g6o1:auto_generated.data_a[14]
data_a[15] => altsyncram_g6o1:auto_generated.data_a[15]
data_a[16] => altsyncram_g6o1:auto_generated.data_a[16]
data_a[17] => altsyncram_g6o1:auto_generated.data_a[17]
data_a[18] => altsyncram_g6o1:auto_generated.data_a[18]
data_a[19] => altsyncram_g6o1:auto_generated.data_a[19]
data_a[20] => altsyncram_g6o1:auto_generated.data_a[20]
data_a[21] => altsyncram_g6o1:auto_generated.data_a[21]
data_a[22] => altsyncram_g6o1:auto_generated.data_a[22]
data_a[23] => altsyncram_g6o1:auto_generated.data_a[23]
data_a[24] => altsyncram_g6o1:auto_generated.data_a[24]
data_a[25] => altsyncram_g6o1:auto_generated.data_a[25]
data_a[26] => altsyncram_g6o1:auto_generated.data_a[26]
data_a[27] => altsyncram_g6o1:auto_generated.data_a[27]
data_a[28] => altsyncram_g6o1:auto_generated.data_a[28]
data_a[29] => altsyncram_g6o1:auto_generated.data_a[29]
data_a[30] => altsyncram_g6o1:auto_generated.data_a[30]
data_a[31] => altsyncram_g6o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g6o1:auto_generated.address_a[0]
address_a[1] => altsyncram_g6o1:auto_generated.address_a[1]
address_a[2] => altsyncram_g6o1:auto_generated.address_a[2]
address_a[3] => altsyncram_g6o1:auto_generated.address_a[3]
address_a[4] => altsyncram_g6o1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g6o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g6o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g6o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g6o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_g6o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_g6o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_g6o1:auto_generated.q_a[5]
q_a[6] <= altsyncram_g6o1:auto_generated.q_a[6]
q_a[7] <= altsyncram_g6o1:auto_generated.q_a[7]
q_a[8] <= altsyncram_g6o1:auto_generated.q_a[8]
q_a[9] <= altsyncram_g6o1:auto_generated.q_a[9]
q_a[10] <= altsyncram_g6o1:auto_generated.q_a[10]
q_a[11] <= altsyncram_g6o1:auto_generated.q_a[11]
q_a[12] <= altsyncram_g6o1:auto_generated.q_a[12]
q_a[13] <= altsyncram_g6o1:auto_generated.q_a[13]
q_a[14] <= altsyncram_g6o1:auto_generated.q_a[14]
q_a[15] <= altsyncram_g6o1:auto_generated.q_a[15]
q_a[16] <= altsyncram_g6o1:auto_generated.q_a[16]
q_a[17] <= altsyncram_g6o1:auto_generated.q_a[17]
q_a[18] <= altsyncram_g6o1:auto_generated.q_a[18]
q_a[19] <= altsyncram_g6o1:auto_generated.q_a[19]
q_a[20] <= altsyncram_g6o1:auto_generated.q_a[20]
q_a[21] <= altsyncram_g6o1:auto_generated.q_a[21]
q_a[22] <= altsyncram_g6o1:auto_generated.q_a[22]
q_a[23] <= altsyncram_g6o1:auto_generated.q_a[23]
q_a[24] <= altsyncram_g6o1:auto_generated.q_a[24]
q_a[25] <= altsyncram_g6o1:auto_generated.q_a[25]
q_a[26] <= altsyncram_g6o1:auto_generated.q_a[26]
q_a[27] <= altsyncram_g6o1:auto_generated.q_a[27]
q_a[28] <= altsyncram_g6o1:auto_generated.q_a[28]
q_a[29] <= altsyncram_g6o1:auto_generated.q_a[29]
q_a[30] <= altsyncram_g6o1:auto_generated.q_a[30]
q_a[31] <= altsyncram_g6o1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_g6o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_output_reg:io_output_regx2
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
datain[0] => out_port2.DATAB
datain[0] => out_port1.DATAB
datain[0] => out_port0.DATAB
datain[1] => out_port2.DATAB
datain[1] => out_port1.DATAB
datain[1] => out_port0.DATAB
datain[2] => out_port2.DATAB
datain[2] => out_port1.DATAB
datain[2] => out_port0.DATAB
datain[3] => out_port2.DATAB
datain[3] => out_port1.DATAB
datain[3] => out_port0.DATAB
datain[4] => out_port2.DATAB
datain[4] => out_port1.DATAB
datain[4] => out_port0.DATAB
datain[5] => out_port2.DATAB
datain[5] => out_port1.DATAB
datain[5] => out_port0.DATAB
datain[6] => out_port2.DATAB
datain[6] => out_port1.DATAB
datain[6] => out_port0.DATAB
datain[7] => out_port2.DATAB
datain[7] => out_port1.DATAB
datain[7] => out_port0.DATAB
datain[8] => out_port2.DATAB
datain[8] => out_port1.DATAB
datain[8] => out_port0.DATAB
datain[9] => out_port2.DATAB
datain[9] => out_port1.DATAB
datain[9] => out_port0.DATAB
datain[10] => out_port2.DATAB
datain[10] => out_port1.DATAB
datain[10] => out_port0.DATAB
datain[11] => out_port2.DATAB
datain[11] => out_port1.DATAB
datain[11] => out_port0.DATAB
datain[12] => out_port2.DATAB
datain[12] => out_port1.DATAB
datain[12] => out_port0.DATAB
datain[13] => out_port2.DATAB
datain[13] => out_port1.DATAB
datain[13] => out_port0.DATAB
datain[14] => out_port2.DATAB
datain[14] => out_port1.DATAB
datain[14] => out_port0.DATAB
datain[15] => out_port2.DATAB
datain[15] => out_port1.DATAB
datain[15] => out_port0.DATAB
datain[16] => out_port2.DATAB
datain[16] => out_port1.DATAB
datain[16] => out_port0.DATAB
datain[17] => out_port2.DATAB
datain[17] => out_port1.DATAB
datain[17] => out_port0.DATAB
datain[18] => out_port2.DATAB
datain[18] => out_port1.DATAB
datain[18] => out_port0.DATAB
datain[19] => out_port2.DATAB
datain[19] => out_port1.DATAB
datain[19] => out_port0.DATAB
datain[20] => out_port2.DATAB
datain[20] => out_port1.DATAB
datain[20] => out_port0.DATAB
datain[21] => out_port2.DATAB
datain[21] => out_port1.DATAB
datain[21] => out_port0.DATAB
datain[22] => out_port2.DATAB
datain[22] => out_port1.DATAB
datain[22] => out_port0.DATAB
datain[23] => out_port2.DATAB
datain[23] => out_port1.DATAB
datain[23] => out_port0.DATAB
datain[24] => out_port2.DATAB
datain[24] => out_port1.DATAB
datain[24] => out_port0.DATAB
datain[25] => out_port2.DATAB
datain[25] => out_port1.DATAB
datain[25] => out_port0.DATAB
datain[26] => out_port2.DATAB
datain[26] => out_port1.DATAB
datain[26] => out_port0.DATAB
datain[27] => out_port2.DATAB
datain[27] => out_port1.DATAB
datain[27] => out_port0.DATAB
datain[28] => out_port2.DATAB
datain[28] => out_port1.DATAB
datain[28] => out_port0.DATAB
datain[29] => out_port2.DATAB
datain[29] => out_port1.DATAB
datain[29] => out_port0.DATAB
datain[30] => out_port2.DATAB
datain[30] => out_port1.DATAB
datain[30] => out_port0.DATAB
datain[31] => out_port2.DATAB
datain[31] => out_port1.DATAB
datain[31] => out_port0.DATAB
write_io_enable => out_port0[16]~reg0.ENA
write_io_enable => out_port0[15]~reg0.ENA
write_io_enable => out_port0[14]~reg0.ENA
write_io_enable => out_port0[13]~reg0.ENA
write_io_enable => out_port0[12]~reg0.ENA
write_io_enable => out_port0[11]~reg0.ENA
write_io_enable => out_port0[10]~reg0.ENA
write_io_enable => out_port0[9]~reg0.ENA
write_io_enable => out_port0[8]~reg0.ENA
write_io_enable => out_port0[7]~reg0.ENA
write_io_enable => out_port0[6]~reg0.ENA
write_io_enable => out_port0[5]~reg0.ENA
write_io_enable => out_port0[4]~reg0.ENA
write_io_enable => out_port0[3]~reg0.ENA
write_io_enable => out_port0[2]~reg0.ENA
write_io_enable => out_port0[1]~reg0.ENA
write_io_enable => out_port0[0]~reg0.ENA
write_io_enable => out_port0[17]~reg0.ENA
write_io_enable => out_port0[18]~reg0.ENA
write_io_enable => out_port0[19]~reg0.ENA
write_io_enable => out_port0[20]~reg0.ENA
write_io_enable => out_port0[21]~reg0.ENA
write_io_enable => out_port0[22]~reg0.ENA
write_io_enable => out_port0[23]~reg0.ENA
write_io_enable => out_port0[24]~reg0.ENA
write_io_enable => out_port0[25]~reg0.ENA
write_io_enable => out_port0[26]~reg0.ENA
write_io_enable => out_port0[27]~reg0.ENA
write_io_enable => out_port0[28]~reg0.ENA
write_io_enable => out_port0[29]~reg0.ENA
write_io_enable => out_port0[30]~reg0.ENA
write_io_enable => out_port0[31]~reg0.ENA
write_io_enable => out_port1[0]~reg0.ENA
write_io_enable => out_port1[1]~reg0.ENA
write_io_enable => out_port1[2]~reg0.ENA
write_io_enable => out_port1[3]~reg0.ENA
write_io_enable => out_port1[4]~reg0.ENA
write_io_enable => out_port1[5]~reg0.ENA
write_io_enable => out_port1[6]~reg0.ENA
write_io_enable => out_port1[7]~reg0.ENA
write_io_enable => out_port1[8]~reg0.ENA
write_io_enable => out_port1[9]~reg0.ENA
write_io_enable => out_port1[10]~reg0.ENA
write_io_enable => out_port1[11]~reg0.ENA
write_io_enable => out_port1[12]~reg0.ENA
write_io_enable => out_port1[13]~reg0.ENA
write_io_enable => out_port1[14]~reg0.ENA
write_io_enable => out_port1[15]~reg0.ENA
write_io_enable => out_port1[16]~reg0.ENA
write_io_enable => out_port1[17]~reg0.ENA
write_io_enable => out_port1[18]~reg0.ENA
write_io_enable => out_port1[19]~reg0.ENA
write_io_enable => out_port1[20]~reg0.ENA
write_io_enable => out_port1[21]~reg0.ENA
write_io_enable => out_port1[22]~reg0.ENA
write_io_enable => out_port1[23]~reg0.ENA
write_io_enable => out_port1[24]~reg0.ENA
write_io_enable => out_port1[25]~reg0.ENA
write_io_enable => out_port1[26]~reg0.ENA
write_io_enable => out_port1[27]~reg0.ENA
write_io_enable => out_port1[28]~reg0.ENA
write_io_enable => out_port1[29]~reg0.ENA
write_io_enable => out_port1[30]~reg0.ENA
write_io_enable => out_port1[31]~reg0.ENA
write_io_enable => out_port2[0]~reg0.ENA
write_io_enable => out_port2[1]~reg0.ENA
write_io_enable => out_port2[2]~reg0.ENA
write_io_enable => out_port2[3]~reg0.ENA
write_io_enable => out_port2[4]~reg0.ENA
write_io_enable => out_port2[5]~reg0.ENA
write_io_enable => out_port2[6]~reg0.ENA
write_io_enable => out_port2[7]~reg0.ENA
write_io_enable => out_port2[8]~reg0.ENA
write_io_enable => out_port2[9]~reg0.ENA
write_io_enable => out_port2[10]~reg0.ENA
write_io_enable => out_port2[11]~reg0.ENA
write_io_enable => out_port2[12]~reg0.ENA
write_io_enable => out_port2[13]~reg0.ENA
write_io_enable => out_port2[14]~reg0.ENA
write_io_enable => out_port2[15]~reg0.ENA
write_io_enable => out_port2[16]~reg0.ENA
write_io_enable => out_port2[17]~reg0.ENA
write_io_enable => out_port2[18]~reg0.ENA
write_io_enable => out_port2[19]~reg0.ENA
write_io_enable => out_port2[20]~reg0.ENA
write_io_enable => out_port2[21]~reg0.ENA
write_io_enable => out_port2[22]~reg0.ENA
write_io_enable => out_port2[23]~reg0.ENA
write_io_enable => out_port2[24]~reg0.ENA
write_io_enable => out_port2[25]~reg0.ENA
write_io_enable => out_port2[26]~reg0.ENA
write_io_enable => out_port2[27]~reg0.ENA
write_io_enable => out_port2[28]~reg0.ENA
write_io_enable => out_port2[29]~reg0.ENA
write_io_enable => out_port2[30]~reg0.ENA
write_io_enable => out_port2[31]~reg0.ENA
io_clk => out_port0[0]~reg0.CLK
io_clk => out_port0[1]~reg0.CLK
io_clk => out_port0[2]~reg0.CLK
io_clk => out_port0[3]~reg0.CLK
io_clk => out_port0[4]~reg0.CLK
io_clk => out_port0[5]~reg0.CLK
io_clk => out_port0[6]~reg0.CLK
io_clk => out_port0[7]~reg0.CLK
io_clk => out_port0[8]~reg0.CLK
io_clk => out_port0[9]~reg0.CLK
io_clk => out_port0[10]~reg0.CLK
io_clk => out_port0[11]~reg0.CLK
io_clk => out_port0[12]~reg0.CLK
io_clk => out_port0[13]~reg0.CLK
io_clk => out_port0[14]~reg0.CLK
io_clk => out_port0[15]~reg0.CLK
io_clk => out_port0[16]~reg0.CLK
io_clk => out_port0[17]~reg0.CLK
io_clk => out_port0[18]~reg0.CLK
io_clk => out_port0[19]~reg0.CLK
io_clk => out_port0[20]~reg0.CLK
io_clk => out_port0[21]~reg0.CLK
io_clk => out_port0[22]~reg0.CLK
io_clk => out_port0[23]~reg0.CLK
io_clk => out_port0[24]~reg0.CLK
io_clk => out_port0[25]~reg0.CLK
io_clk => out_port0[26]~reg0.CLK
io_clk => out_port0[27]~reg0.CLK
io_clk => out_port0[28]~reg0.CLK
io_clk => out_port0[29]~reg0.CLK
io_clk => out_port0[30]~reg0.CLK
io_clk => out_port0[31]~reg0.CLK
io_clk => out_port1[0]~reg0.CLK
io_clk => out_port1[1]~reg0.CLK
io_clk => out_port1[2]~reg0.CLK
io_clk => out_port1[3]~reg0.CLK
io_clk => out_port1[4]~reg0.CLK
io_clk => out_port1[5]~reg0.CLK
io_clk => out_port1[6]~reg0.CLK
io_clk => out_port1[7]~reg0.CLK
io_clk => out_port1[8]~reg0.CLK
io_clk => out_port1[9]~reg0.CLK
io_clk => out_port1[10]~reg0.CLK
io_clk => out_port1[11]~reg0.CLK
io_clk => out_port1[12]~reg0.CLK
io_clk => out_port1[13]~reg0.CLK
io_clk => out_port1[14]~reg0.CLK
io_clk => out_port1[15]~reg0.CLK
io_clk => out_port1[16]~reg0.CLK
io_clk => out_port1[17]~reg0.CLK
io_clk => out_port1[18]~reg0.CLK
io_clk => out_port1[19]~reg0.CLK
io_clk => out_port1[20]~reg0.CLK
io_clk => out_port1[21]~reg0.CLK
io_clk => out_port1[22]~reg0.CLK
io_clk => out_port1[23]~reg0.CLK
io_clk => out_port1[24]~reg0.CLK
io_clk => out_port1[25]~reg0.CLK
io_clk => out_port1[26]~reg0.CLK
io_clk => out_port1[27]~reg0.CLK
io_clk => out_port1[28]~reg0.CLK
io_clk => out_port1[29]~reg0.CLK
io_clk => out_port1[30]~reg0.CLK
io_clk => out_port1[31]~reg0.CLK
io_clk => out_port2[0]~reg0.CLK
io_clk => out_port2[1]~reg0.CLK
io_clk => out_port2[2]~reg0.CLK
io_clk => out_port2[3]~reg0.CLK
io_clk => out_port2[4]~reg0.CLK
io_clk => out_port2[5]~reg0.CLK
io_clk => out_port2[6]~reg0.CLK
io_clk => out_port2[7]~reg0.CLK
io_clk => out_port2[8]~reg0.CLK
io_clk => out_port2[9]~reg0.CLK
io_clk => out_port2[10]~reg0.CLK
io_clk => out_port2[11]~reg0.CLK
io_clk => out_port2[12]~reg0.CLK
io_clk => out_port2[13]~reg0.CLK
io_clk => out_port2[14]~reg0.CLK
io_clk => out_port2[15]~reg0.CLK
io_clk => out_port2[16]~reg0.CLK
io_clk => out_port2[17]~reg0.CLK
io_clk => out_port2[18]~reg0.CLK
io_clk => out_port2[19]~reg0.CLK
io_clk => out_port2[20]~reg0.CLK
io_clk => out_port2[21]~reg0.CLK
io_clk => out_port2[22]~reg0.CLK
io_clk => out_port2[23]~reg0.CLK
io_clk => out_port2[24]~reg0.CLK
io_clk => out_port2[25]~reg0.CLK
io_clk => out_port2[26]~reg0.CLK
io_clk => out_port2[27]~reg0.CLK
io_clk => out_port2[28]~reg0.CLK
io_clk => out_port2[29]~reg0.CLK
io_clk => out_port2[30]~reg0.CLK
io_clk => out_port2[31]~reg0.CLK
out_port0[0] <= out_port0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[1] <= out_port0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[2] <= out_port0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[3] <= out_port0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[4] <= out_port0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[5] <= out_port0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[6] <= out_port0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[7] <= out_port0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[8] <= out_port0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[9] <= out_port0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[10] <= out_port0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[11] <= out_port0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[12] <= out_port0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[13] <= out_port0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[14] <= out_port0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[15] <= out_port0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[16] <= out_port0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[17] <= out_port0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[18] <= out_port0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[19] <= out_port0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[20] <= out_port0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[21] <= out_port0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[22] <= out_port0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[23] <= out_port0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[24] <= out_port0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[25] <= out_port0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[26] <= out_port0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[27] <= out_port0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[28] <= out_port0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[29] <= out_port0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[30] <= out_port0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[31] <= out_port0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[0] <= out_port1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[1] <= out_port1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[2] <= out_port1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[3] <= out_port1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[4] <= out_port1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[5] <= out_port1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[6] <= out_port1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[7] <= out_port1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[8] <= out_port1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[9] <= out_port1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[10] <= out_port1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[11] <= out_port1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[12] <= out_port1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[13] <= out_port1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[14] <= out_port1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[15] <= out_port1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[16] <= out_port1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[17] <= out_port1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[18] <= out_port1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[19] <= out_port1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[20] <= out_port1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[21] <= out_port1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[22] <= out_port1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[23] <= out_port1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[24] <= out_port1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[25] <= out_port1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[26] <= out_port1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[27] <= out_port1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[28] <= out_port1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[29] <= out_port1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[30] <= out_port1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[31] <= out_port1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[0] <= out_port2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[1] <= out_port2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[2] <= out_port2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[3] <= out_port2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[4] <= out_port2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[5] <= out_port2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[6] <= out_port2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[7] <= out_port2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[8] <= out_port2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[9] <= out_port2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[10] <= out_port2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[11] <= out_port2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[12] <= out_port2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[13] <= out_port2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[14] <= out_port2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[15] <= out_port2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[16] <= out_port2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[17] <= out_port2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[18] <= out_port2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[19] <= out_port2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[20] <= out_port2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[21] <= out_port2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[22] <= out_port2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[23] <= out_port2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[24] <= out_port2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[25] <= out_port2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[26] <= out_port2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[27] <= out_port2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[28] <= out_port2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[29] <= out_port2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[30] <= out_port2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[31] <= out_port2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
io_clk => in_reg1[0].CLK
io_clk => in_reg1[1].CLK
io_clk => in_reg1[2].CLK
io_clk => in_reg1[3].CLK
io_clk => in_reg1[4].CLK
io_clk => in_reg1[5].CLK
io_clk => in_reg1[6].CLK
io_clk => in_reg1[7].CLK
io_clk => in_reg1[8].CLK
io_clk => in_reg1[9].CLK
io_clk => in_reg1[10].CLK
io_clk => in_reg1[11].CLK
io_clk => in_reg1[12].CLK
io_clk => in_reg1[13].CLK
io_clk => in_reg1[14].CLK
io_clk => in_reg1[15].CLK
io_clk => in_reg1[16].CLK
io_clk => in_reg1[17].CLK
io_clk => in_reg1[18].CLK
io_clk => in_reg1[19].CLK
io_clk => in_reg1[20].CLK
io_clk => in_reg1[21].CLK
io_clk => in_reg1[22].CLK
io_clk => in_reg1[23].CLK
io_clk => in_reg1[24].CLK
io_clk => in_reg1[25].CLK
io_clk => in_reg1[26].CLK
io_clk => in_reg1[27].CLK
io_clk => in_reg1[28].CLK
io_clk => in_reg1[29].CLK
io_clk => in_reg1[30].CLK
io_clk => in_reg1[31].CLK
io_clk => in_reg0[0].CLK
io_clk => in_reg0[1].CLK
io_clk => in_reg0[2].CLK
io_clk => in_reg0[3].CLK
io_clk => in_reg0[4].CLK
io_clk => in_reg0[5].CLK
io_clk => in_reg0[6].CLK
io_clk => in_reg0[7].CLK
io_clk => in_reg0[8].CLK
io_clk => in_reg0[9].CLK
io_clk => in_reg0[10].CLK
io_clk => in_reg0[11].CLK
io_clk => in_reg0[12].CLK
io_clk => in_reg0[13].CLK
io_clk => in_reg0[14].CLK
io_clk => in_reg0[15].CLK
io_clk => in_reg0[16].CLK
io_clk => in_reg0[17].CLK
io_clk => in_reg0[18].CLK
io_clk => in_reg0[19].CLK
io_clk => in_reg0[20].CLK
io_clk => in_reg0[21].CLK
io_clk => in_reg0[22].CLK
io_clk => in_reg0[23].CLK
io_clk => in_reg0[24].CLK
io_clk => in_reg0[25].CLK
io_clk => in_reg0[26].CLK
io_clk => in_reg0[27].CLK
io_clk => in_reg0[28].CLK
io_clk => in_reg0[29].CLK
io_clk => in_reg0[30].CLK
io_clk => in_reg0[31].CLK
io_read_data[0] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[1] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[2] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[3] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[4] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[5] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[6] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[7] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[8] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[9] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[10] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[11] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[12] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[13] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[14] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[15] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[16] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[17] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[18] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[19] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[20] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[21] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[22] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[23] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[24] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[25] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[26] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[27] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[28] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[29] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[30] <= io_input_mux:io_imput_mux2x32.port3
io_read_data[31] <= io_input_mux:io_imput_mux2x32.port3
in_port0[0] => in_reg0[0].DATAIN
in_port0[1] => in_reg0[1].DATAIN
in_port0[2] => in_reg0[2].DATAIN
in_port0[3] => in_reg0[3].DATAIN
in_port0[4] => in_reg0[4].DATAIN
in_port0[5] => in_reg0[5].DATAIN
in_port0[6] => in_reg0[6].DATAIN
in_port0[7] => in_reg0[7].DATAIN
in_port0[8] => in_reg0[8].DATAIN
in_port0[9] => in_reg0[9].DATAIN
in_port0[10] => in_reg0[10].DATAIN
in_port0[11] => in_reg0[11].DATAIN
in_port0[12] => in_reg0[12].DATAIN
in_port0[13] => in_reg0[13].DATAIN
in_port0[14] => in_reg0[14].DATAIN
in_port0[15] => in_reg0[15].DATAIN
in_port0[16] => in_reg0[16].DATAIN
in_port0[17] => in_reg0[17].DATAIN
in_port0[18] => in_reg0[18].DATAIN
in_port0[19] => in_reg0[19].DATAIN
in_port0[20] => in_reg0[20].DATAIN
in_port0[21] => in_reg0[21].DATAIN
in_port0[22] => in_reg0[22].DATAIN
in_port0[23] => in_reg0[23].DATAIN
in_port0[24] => in_reg0[24].DATAIN
in_port0[25] => in_reg0[25].DATAIN
in_port0[26] => in_reg0[26].DATAIN
in_port0[27] => in_reg0[27].DATAIN
in_port0[28] => in_reg0[28].DATAIN
in_port0[29] => in_reg0[29].DATAIN
in_port0[30] => in_reg0[30].DATAIN
in_port0[31] => in_reg0[31].DATAIN
in_port1[0] => in_reg1[0].DATAIN
in_port1[1] => in_reg1[1].DATAIN
in_port1[2] => in_reg1[2].DATAIN
in_port1[3] => in_reg1[3].DATAIN
in_port1[4] => in_reg1[4].DATAIN
in_port1[5] => in_reg1[5].DATAIN
in_port1[6] => in_reg1[6].DATAIN
in_port1[7] => in_reg1[7].DATAIN
in_port1[8] => in_reg1[8].DATAIN
in_port1[9] => in_reg1[9].DATAIN
in_port1[10] => in_reg1[10].DATAIN
in_port1[11] => in_reg1[11].DATAIN
in_port1[12] => in_reg1[12].DATAIN
in_port1[13] => in_reg1[13].DATAIN
in_port1[14] => in_reg1[14].DATAIN
in_port1[15] => in_reg1[15].DATAIN
in_port1[16] => in_reg1[16].DATAIN
in_port1[17] => in_reg1[17].DATAIN
in_port1[18] => in_reg1[18].DATAIN
in_port1[19] => in_reg1[19].DATAIN
in_port1[20] => in_reg1[20].DATAIN
in_port1[21] => in_reg1[21].DATAIN
in_port1[22] => in_reg1[22].DATAIN
in_port1[23] => in_reg1[23].DATAIN
in_port1[24] => in_reg1[24].DATAIN
in_port1[25] => in_reg1[25].DATAIN
in_port1[26] => in_reg1[26].DATAIN
in_port1[27] => in_reg1[27].DATAIN
in_port1[28] => in_reg1[28].DATAIN
in_port1[29] => in_reg1[29].DATAIN
in_port1[30] => in_reg1[30].DATAIN
in_port1[31] => in_reg1[31].DATAIN


|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32
a0[0] => Selector0.IN2
a0[1] => Selector1.IN2
a0[2] => Selector2.IN2
a0[3] => Selector3.IN2
a0[4] => Selector4.IN2
a0[5] => Selector5.IN2
a0[6] => Selector6.IN2
a0[7] => Selector7.IN2
a0[8] => Selector8.IN2
a0[9] => Selector9.IN2
a0[10] => Selector10.IN2
a0[11] => Selector11.IN2
a0[12] => Selector12.IN2
a0[13] => Selector13.IN2
a0[14] => Selector14.IN2
a0[15] => Selector15.IN2
a0[16] => Selector16.IN2
a0[17] => Selector17.IN2
a0[18] => Selector18.IN2
a0[19] => Selector19.IN2
a0[20] => Selector20.IN2
a0[21] => Selector21.IN2
a0[22] => Selector22.IN2
a0[23] => Selector23.IN2
a0[24] => Selector24.IN2
a0[25] => Selector25.IN2
a0[26] => Selector26.IN2
a0[27] => Selector27.IN2
a0[28] => Selector28.IN2
a0[29] => Selector29.IN2
a0[30] => Selector30.IN2
a0[31] => Selector31.IN2
a1[0] => Selector0.IN3
a1[1] => Selector1.IN3
a1[2] => Selector2.IN3
a1[3] => Selector3.IN3
a1[4] => Selector4.IN3
a1[5] => Selector5.IN3
a1[6] => Selector6.IN3
a1[7] => Selector7.IN3
a1[8] => Selector8.IN3
a1[9] => Selector9.IN3
a1[10] => Selector10.IN3
a1[11] => Selector11.IN3
a1[12] => Selector12.IN3
a1[13] => Selector13.IN3
a1[14] => Selector14.IN3
a1[15] => Selector15.IN3
a1[16] => Selector16.IN3
a1[17] => Selector17.IN3
a1[18] => Selector18.IN3
a1[19] => Selector19.IN3
a1[20] => Selector20.IN3
a1[21] => Selector21.IN3
a1[22] => Selector22.IN3
a1[23] => Selector23.IN3
a1[24] => Selector24.IN3
a1[25] => Selector25.IN3
a1[26] => Selector26.IN3
a1[27] => Selector27.IN3
a1[28] => Selector28.IN3
a1[29] => Selector29.IN3
a1[30] => Selector30.IN3
a1[31] => Selector31.IN3
sel_addr[0] => Equal0.IN11
sel_addr[0] => Equal1.IN11
sel_addr[1] => Equal0.IN10
sel_addr[1] => Equal1.IN10
sel_addr[2] => Equal0.IN9
sel_addr[2] => Equal1.IN9
sel_addr[3] => Equal0.IN8
sel_addr[3] => Equal1.IN8
sel_addr[4] => Equal0.IN7
sel_addr[4] => Equal1.IN7
sel_addr[5] => Equal0.IN6
sel_addr[5] => Equal1.IN6
y[0] <= y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemwreg:mw_reg
mwreg => mwreg.IN1
mm2reg => mm2reg.IN1
mmo[0] => mmo[0].IN1
mmo[1] => mmo[1].IN1
mmo[2] => mmo[2].IN1
mmo[3] => mmo[3].IN1
mmo[4] => mmo[4].IN1
mmo[5] => mmo[5].IN1
mmo[6] => mmo[6].IN1
mmo[7] => mmo[7].IN1
mmo[8] => mmo[8].IN1
mmo[9] => mmo[9].IN1
mmo[10] => mmo[10].IN1
mmo[11] => mmo[11].IN1
mmo[12] => mmo[12].IN1
mmo[13] => mmo[13].IN1
mmo[14] => mmo[14].IN1
mmo[15] => mmo[15].IN1
mmo[16] => mmo[16].IN1
mmo[17] => mmo[17].IN1
mmo[18] => mmo[18].IN1
mmo[19] => mmo[19].IN1
mmo[20] => mmo[20].IN1
mmo[21] => mmo[21].IN1
mmo[22] => mmo[22].IN1
mmo[23] => mmo[23].IN1
mmo[24] => mmo[24].IN1
mmo[25] => mmo[25].IN1
mmo[26] => mmo[26].IN1
mmo[27] => mmo[27].IN1
mmo[28] => mmo[28].IN1
mmo[29] => mmo[29].IN1
mmo[30] => mmo[30].IN1
mmo[31] => mmo[31].IN1
malu[0] => malu[0].IN1
malu[1] => malu[1].IN1
malu[2] => malu[2].IN1
malu[3] => malu[3].IN1
malu[4] => malu[4].IN1
malu[5] => malu[5].IN1
malu[6] => malu[6].IN1
malu[7] => malu[7].IN1
malu[8] => malu[8].IN1
malu[9] => malu[9].IN1
malu[10] => malu[10].IN1
malu[11] => malu[11].IN1
malu[12] => malu[12].IN1
malu[13] => malu[13].IN1
malu[14] => malu[14].IN1
malu[15] => malu[15].IN1
malu[16] => malu[16].IN1
malu[17] => malu[17].IN1
malu[18] => malu[18].IN1
malu[19] => malu[19].IN1
malu[20] => malu[20].IN1
malu[21] => malu[21].IN1
malu[22] => malu[22].IN1
malu[23] => malu[23].IN1
malu[24] => malu[24].IN1
malu[25] => malu[25].IN1
malu[26] => malu[26].IN1
malu[27] => malu[27].IN1
malu[28] => malu[28].IN1
malu[29] => malu[29].IN1
malu[30] => malu[30].IN1
malu[31] => malu[31].IN1
mrn[0] => mrn[0].IN1
mrn[1] => mrn[1].IN1
mrn[2] => mrn[2].IN1
mrn[3] => mrn[3].IN1
mrn[4] => mrn[4].IN1
clock => clock.IN5
resetn => resetn.IN5
wwreg <= dff1:w_wreg.port3
wm2reg <= dff1:w_m2reg.port3
wmo[0] <= dff32:w_mo.port3
wmo[1] <= dff32:w_mo.port3
wmo[2] <= dff32:w_mo.port3
wmo[3] <= dff32:w_mo.port3
wmo[4] <= dff32:w_mo.port3
wmo[5] <= dff32:w_mo.port3
wmo[6] <= dff32:w_mo.port3
wmo[7] <= dff32:w_mo.port3
wmo[8] <= dff32:w_mo.port3
wmo[9] <= dff32:w_mo.port3
wmo[10] <= dff32:w_mo.port3
wmo[11] <= dff32:w_mo.port3
wmo[12] <= dff32:w_mo.port3
wmo[13] <= dff32:w_mo.port3
wmo[14] <= dff32:w_mo.port3
wmo[15] <= dff32:w_mo.port3
wmo[16] <= dff32:w_mo.port3
wmo[17] <= dff32:w_mo.port3
wmo[18] <= dff32:w_mo.port3
wmo[19] <= dff32:w_mo.port3
wmo[20] <= dff32:w_mo.port3
wmo[21] <= dff32:w_mo.port3
wmo[22] <= dff32:w_mo.port3
wmo[23] <= dff32:w_mo.port3
wmo[24] <= dff32:w_mo.port3
wmo[25] <= dff32:w_mo.port3
wmo[26] <= dff32:w_mo.port3
wmo[27] <= dff32:w_mo.port3
wmo[28] <= dff32:w_mo.port3
wmo[29] <= dff32:w_mo.port3
wmo[30] <= dff32:w_mo.port3
wmo[31] <= dff32:w_mo.port3
walu[0] <= dff32:w_alu.port3
walu[1] <= dff32:w_alu.port3
walu[2] <= dff32:w_alu.port3
walu[3] <= dff32:w_alu.port3
walu[4] <= dff32:w_alu.port3
walu[5] <= dff32:w_alu.port3
walu[6] <= dff32:w_alu.port3
walu[7] <= dff32:w_alu.port3
walu[8] <= dff32:w_alu.port3
walu[9] <= dff32:w_alu.port3
walu[10] <= dff32:w_alu.port3
walu[11] <= dff32:w_alu.port3
walu[12] <= dff32:w_alu.port3
walu[13] <= dff32:w_alu.port3
walu[14] <= dff32:w_alu.port3
walu[15] <= dff32:w_alu.port3
walu[16] <= dff32:w_alu.port3
walu[17] <= dff32:w_alu.port3
walu[18] <= dff32:w_alu.port3
walu[19] <= dff32:w_alu.port3
walu[20] <= dff32:w_alu.port3
walu[21] <= dff32:w_alu.port3
walu[22] <= dff32:w_alu.port3
walu[23] <= dff32:w_alu.port3
walu[24] <= dff32:w_alu.port3
walu[25] <= dff32:w_alu.port3
walu[26] <= dff32:w_alu.port3
walu[27] <= dff32:w_alu.port3
walu[28] <= dff32:w_alu.port3
walu[29] <= dff32:w_alu.port3
walu[30] <= dff32:w_alu.port3
walu[31] <= dff32:w_alu.port3
wrn[0] <= dff5:w_rn.port3
wrn[1] <= dff5:w_rn.port3
wrn[2] <= dff5:w_rn.port3
wrn[3] <= dff5:w_rn.port3
wrn[4] <= dff5:w_rn.port3


|pipelined_computer|pipelined_computer_main:computer|pipemwreg:mw_reg|dff1:w_wreg
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemwreg:mw_reg|dff1:w_m2reg
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemwreg:mw_reg|dff5:w_rn
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemwreg:mw_reg|dff32:w_mo
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|pipemwreg:mw_reg|dff32:w_alu
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipelined_computer_main:computer|mux2x32:wb_stage
a0[0] => y.DATAA
a0[1] => y.DATAA
a0[2] => y.DATAA
a0[3] => y.DATAA
a0[4] => y.DATAA
a0[5] => y.DATAA
a0[6] => y.DATAA
a0[7] => y.DATAA
a0[8] => y.DATAA
a0[9] => y.DATAA
a0[10] => y.DATAA
a0[11] => y.DATAA
a0[12] => y.DATAA
a0[13] => y.DATAA
a0[14] => y.DATAA
a0[15] => y.DATAA
a0[16] => y.DATAA
a0[17] => y.DATAA
a0[18] => y.DATAA
a0[19] => y.DATAA
a0[20] => y.DATAA
a0[21] => y.DATAA
a0[22] => y.DATAA
a0[23] => y.DATAA
a0[24] => y.DATAA
a0[25] => y.DATAA
a0[26] => y.DATAA
a0[27] => y.DATAA
a0[28] => y.DATAA
a0[29] => y.DATAA
a0[30] => y.DATAA
a0[31] => y.DATAA
a1[0] => y.DATAB
a1[1] => y.DATAB
a1[2] => y.DATAB
a1[3] => y.DATAB
a1[4] => y.DATAB
a1[5] => y.DATAB
a1[6] => y.DATAB
a1[7] => y.DATAB
a1[8] => y.DATAB
a1[9] => y.DATAB
a1[10] => y.DATAB
a1[11] => y.DATAB
a1[12] => y.DATAB
a1[13] => y.DATAB
a1[14] => y.DATAB
a1[15] => y.DATAB
a1[16] => y.DATAB
a1[17] => y.DATAB
a1[18] => y.DATAB
a1[19] => y.DATAB
a1[20] => y.DATAB
a1[21] => y.DATAB
a1[22] => y.DATAB
a1[23] => y.DATAB
a1[24] => y.DATAB
a1[25] => y.DATAB
a1[26] => y.DATAB
a1[27] => y.DATAB
a1[28] => y.DATAB
a1[29] => y.DATAB
a1[30] => y.DATAB
a1[31] => y.DATAB
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|clock_and_memclock:Clocks
refclk => mem_clock.DATAIN
refclk => clock_out.DATAIN
clock_out <= refclk.DB_MAX_OUTPUT_PORT_TYPE
mem_clock <= refclk.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|in_port:in1
sw4 => out[4].DATAIN
sw3 => out[3].DATAIN
sw2 => out[2].DATAIN
sw1 => out[1].DATAIN
sw0 => out[0].DATAIN
out[0] <= sw0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= sw1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= sw2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= sw3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= sw4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= <GND>
out[17] <= <GND>
out[18] <= <GND>
out[19] <= <GND>
out[20] <= <GND>
out[21] <= <GND>
out[22] <= <GND>
out[23] <= <GND>
out[24] <= <GND>
out[25] <= <GND>
out[26] <= <GND>
out[27] <= <GND>
out[28] <= <GND>
out[29] <= <GND>
out[30] <= <GND>
out[31] <= <GND>


|pipelined_computer|in_port:in2
sw4 => out[4].DATAIN
sw3 => out[3].DATAIN
sw2 => out[2].DATAIN
sw1 => out[1].DATAIN
sw0 => out[0].DATAIN
out[0] <= sw0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= sw1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= sw2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= sw3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= sw4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= <GND>
out[17] <= <GND>
out[18] <= <GND>
out[19] <= <GND>
out[20] <= <GND>
out[21] <= <GND>
out[22] <= <GND>
out[23] <= <GND>
out[24] <= <GND>
out[25] <= <GND>
out[26] <= <GND>
out[27] <= <GND>
out[28] <= <GND>
out[29] <= <GND>
out[30] <= <GND>
out[31] <= <GND>


|pipelined_computer|out_port:out3
in[0] => Div0.IN35
in[0] => Mod1.IN35
in[1] => Div0.IN34
in[1] => Mod1.IN34
in[2] => Div0.IN33
in[2] => Mod1.IN33
in[3] => Div0.IN32
in[3] => Mod1.IN32
in[4] => Div0.IN31
in[4] => Mod1.IN31
in[5] => Div0.IN30
in[5] => Mod1.IN30
in[6] => Div0.IN29
in[6] => Mod1.IN29
in[7] => Div0.IN28
in[7] => Mod1.IN28
in[8] => Div0.IN27
in[8] => Mod1.IN27
in[9] => Div0.IN26
in[9] => Mod1.IN26
in[10] => Div0.IN25
in[10] => Mod1.IN25
in[11] => Div0.IN24
in[11] => Mod1.IN24
in[12] => Div0.IN23
in[12] => Mod1.IN23
in[13] => Div0.IN22
in[13] => Mod1.IN22
in[14] => Div0.IN21
in[14] => Mod1.IN21
in[15] => Div0.IN20
in[15] => Mod1.IN20
in[16] => Div0.IN19
in[16] => Mod1.IN19
in[17] => Div0.IN18
in[17] => Mod1.IN18
in[18] => Div0.IN17
in[18] => Mod1.IN17
in[19] => Div0.IN16
in[19] => Mod1.IN16
in[20] => Div0.IN15
in[20] => Mod1.IN15
in[21] => Div0.IN14
in[21] => Mod1.IN14
in[22] => Div0.IN13
in[22] => Mod1.IN13
in[23] => Div0.IN12
in[23] => Mod1.IN12
in[24] => Div0.IN11
in[24] => Mod1.IN11
in[25] => Div0.IN10
in[25] => Mod1.IN10
in[26] => Div0.IN9
in[26] => Mod1.IN9
in[27] => Div0.IN8
in[27] => Mod1.IN8
in[28] => Div0.IN7
in[28] => Mod1.IN7
in[29] => Div0.IN6
in[29] => Mod1.IN6
in[30] => Div0.IN5
in[30] => Mod1.IN5
in[31] => Div0.IN4
in[31] => Mod1.IN4
out1[0] <= sevenseg:display_1.port1
out1[1] <= sevenseg:display_1.port1
out1[2] <= sevenseg:display_1.port1
out1[3] <= sevenseg:display_1.port1
out1[4] <= sevenseg:display_1.port1
out1[5] <= sevenseg:display_1.port1
out1[6] <= sevenseg:display_1.port1
out0[0] <= sevenseg:display_0.port1
out0[1] <= sevenseg:display_0.port1
out0[2] <= sevenseg:display_0.port1
out0[3] <= sevenseg:display_0.port1
out0[4] <= sevenseg:display_0.port1
out0[5] <= sevenseg:display_0.port1
out0[6] <= sevenseg:display_0.port1


|pipelined_computer|out_port:out3|sevenseg:display_1
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|out_port:out3|sevenseg:display_0
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|out_port:out2
in[0] => Div0.IN35
in[0] => Mod1.IN35
in[1] => Div0.IN34
in[1] => Mod1.IN34
in[2] => Div0.IN33
in[2] => Mod1.IN33
in[3] => Div0.IN32
in[3] => Mod1.IN32
in[4] => Div0.IN31
in[4] => Mod1.IN31
in[5] => Div0.IN30
in[5] => Mod1.IN30
in[6] => Div0.IN29
in[6] => Mod1.IN29
in[7] => Div0.IN28
in[7] => Mod1.IN28
in[8] => Div0.IN27
in[8] => Mod1.IN27
in[9] => Div0.IN26
in[9] => Mod1.IN26
in[10] => Div0.IN25
in[10] => Mod1.IN25
in[11] => Div0.IN24
in[11] => Mod1.IN24
in[12] => Div0.IN23
in[12] => Mod1.IN23
in[13] => Div0.IN22
in[13] => Mod1.IN22
in[14] => Div0.IN21
in[14] => Mod1.IN21
in[15] => Div0.IN20
in[15] => Mod1.IN20
in[16] => Div0.IN19
in[16] => Mod1.IN19
in[17] => Div0.IN18
in[17] => Mod1.IN18
in[18] => Div0.IN17
in[18] => Mod1.IN17
in[19] => Div0.IN16
in[19] => Mod1.IN16
in[20] => Div0.IN15
in[20] => Mod1.IN15
in[21] => Div0.IN14
in[21] => Mod1.IN14
in[22] => Div0.IN13
in[22] => Mod1.IN13
in[23] => Div0.IN12
in[23] => Mod1.IN12
in[24] => Div0.IN11
in[24] => Mod1.IN11
in[25] => Div0.IN10
in[25] => Mod1.IN10
in[26] => Div0.IN9
in[26] => Mod1.IN9
in[27] => Div0.IN8
in[27] => Mod1.IN8
in[28] => Div0.IN7
in[28] => Mod1.IN7
in[29] => Div0.IN6
in[29] => Mod1.IN6
in[30] => Div0.IN5
in[30] => Mod1.IN5
in[31] => Div0.IN4
in[31] => Mod1.IN4
out1[0] <= sevenseg:display_1.port1
out1[1] <= sevenseg:display_1.port1
out1[2] <= sevenseg:display_1.port1
out1[3] <= sevenseg:display_1.port1
out1[4] <= sevenseg:display_1.port1
out1[5] <= sevenseg:display_1.port1
out1[6] <= sevenseg:display_1.port1
out0[0] <= sevenseg:display_0.port1
out0[1] <= sevenseg:display_0.port1
out0[2] <= sevenseg:display_0.port1
out0[3] <= sevenseg:display_0.port1
out0[4] <= sevenseg:display_0.port1
out0[5] <= sevenseg:display_0.port1
out0[6] <= sevenseg:display_0.port1


|pipelined_computer|out_port:out2|sevenseg:display_1
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|out_port:out2|sevenseg:display_0
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|out_port:out1
in[0] => Div0.IN35
in[0] => Mod1.IN35
in[1] => Div0.IN34
in[1] => Mod1.IN34
in[2] => Div0.IN33
in[2] => Mod1.IN33
in[3] => Div0.IN32
in[3] => Mod1.IN32
in[4] => Div0.IN31
in[4] => Mod1.IN31
in[5] => Div0.IN30
in[5] => Mod1.IN30
in[6] => Div0.IN29
in[6] => Mod1.IN29
in[7] => Div0.IN28
in[7] => Mod1.IN28
in[8] => Div0.IN27
in[8] => Mod1.IN27
in[9] => Div0.IN26
in[9] => Mod1.IN26
in[10] => Div0.IN25
in[10] => Mod1.IN25
in[11] => Div0.IN24
in[11] => Mod1.IN24
in[12] => Div0.IN23
in[12] => Mod1.IN23
in[13] => Div0.IN22
in[13] => Mod1.IN22
in[14] => Div0.IN21
in[14] => Mod1.IN21
in[15] => Div0.IN20
in[15] => Mod1.IN20
in[16] => Div0.IN19
in[16] => Mod1.IN19
in[17] => Div0.IN18
in[17] => Mod1.IN18
in[18] => Div0.IN17
in[18] => Mod1.IN17
in[19] => Div0.IN16
in[19] => Mod1.IN16
in[20] => Div0.IN15
in[20] => Mod1.IN15
in[21] => Div0.IN14
in[21] => Mod1.IN14
in[22] => Div0.IN13
in[22] => Mod1.IN13
in[23] => Div0.IN12
in[23] => Mod1.IN12
in[24] => Div0.IN11
in[24] => Mod1.IN11
in[25] => Div0.IN10
in[25] => Mod1.IN10
in[26] => Div0.IN9
in[26] => Mod1.IN9
in[27] => Div0.IN8
in[27] => Mod1.IN8
in[28] => Div0.IN7
in[28] => Mod1.IN7
in[29] => Div0.IN6
in[29] => Mod1.IN6
in[30] => Div0.IN5
in[30] => Mod1.IN5
in[31] => Div0.IN4
in[31] => Mod1.IN4
out1[0] <= sevenseg:display_1.port1
out1[1] <= sevenseg:display_1.port1
out1[2] <= sevenseg:display_1.port1
out1[3] <= sevenseg:display_1.port1
out1[4] <= sevenseg:display_1.port1
out1[5] <= sevenseg:display_1.port1
out1[6] <= sevenseg:display_1.port1
out0[0] <= sevenseg:display_0.port1
out0[1] <= sevenseg:display_0.port1
out0[2] <= sevenseg:display_0.port1
out0[3] <= sevenseg:display_0.port1
out0[4] <= sevenseg:display_0.port1
out0[5] <= sevenseg:display_0.port1
out0[6] <= sevenseg:display_0.port1


|pipelined_computer|out_port:out1|sevenseg:display_1
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|out_port:out1|sevenseg:display_0
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


