
---------- Begin Simulation Statistics ----------
final_tick                               177938842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    406                       # Simulator instruction rate (inst/s)
host_mem_usage                               30152492                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172257.35                       # Real time elapsed on the host
host_tick_rate                                 730125                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69987600                       # Number of instructions simulated
sim_ops                                      71909849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125769                       # Number of seconds simulated
sim_ticks                                125769477500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.830280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  354134                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               455008                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4341                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36990                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            481521                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60430                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9823                       # Number of indirect misses.
system.cpu.branchPred.lookups                  825691                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  136477                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5356365                       # Number of instructions committed
system.cpu.committedOps                       5766844                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.641603                       # CPI: cycles per instruction
system.cpu.discardedOps                        104466                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3856997                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            836563                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372223                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7755279                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378558                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4245                       # number of quiesce instructions executed
system.cpu.numCycles                         14149390                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4245                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4242143     73.56%     73.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11105      0.19%     73.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                 923679     16.02%     89.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                589917     10.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5766844                       # Class of committed instruction
system.cpu.quiesceCycles                    187081774                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6394111                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1754065                       # Transaction distribution
system.membus.trans_dist::ReadResp            1766555                       # Transaction distribution
system.membus.trans_dist::WriteReq            1000354                       # Transaction distribution
system.membus.trans_dist::WriteResp           1000354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3824                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10380                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1854                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1854                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        26329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        26329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5421385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5421385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5551738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       564800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       564800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       594816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       730383                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    173480476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    173480476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               174775659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2771621                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000165                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012854                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2771163     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     458      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2771621                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7279362515                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88680747                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            25641827                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17122750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79762565                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10783582605                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44431000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5210803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1302701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6513504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1302701                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5210803                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6513504                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6513504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6513504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13027008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2310656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2310656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3922851                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3922851                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37562                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       512560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       778800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10948628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11378708                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12467014                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        59026                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96843                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      8198720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     12458560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    175177768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    182059048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       229236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       229236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198448167                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20559046126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         13748444                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          784                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16822415518                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10864803000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3719168                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       735232                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11984847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      5731884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5080533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6774044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29571308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6774044                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5080533                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11854577                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11984847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      5731884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11854577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11854577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41425886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       229236                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       868212                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7175                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646151                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5080533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11854577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16935111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5080533                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1822668                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6903201                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5080533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16935111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1822668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23838312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1749672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1749664                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       961024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       961024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       123160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5259284                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7196                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5421384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3938880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    168296488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       229236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    173480412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3321154                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3321154    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3321154                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7856429140                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9709195000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225396224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54356352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1719707550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23448615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48981550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1792137715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41686426                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41739857                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     83426283                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1761393976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65188472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48981550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1875563998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155320360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57540608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216268840                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87162880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    117637160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    204800040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     38830090                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1798144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     40734730                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21790720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3676170                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25466890                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21885374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1234960684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    457508524                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5210803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1719565385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    693036830                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    935339498                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1628376328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21885374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1927997514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1392848022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5210803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3347941713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       564864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       568448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       564864                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       564864                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8826                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           56                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8882                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4491265                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28497                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4519761                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4491265                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4491265                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4491265                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28497                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4519761                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       989760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110755880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       229364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         350080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112325084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       244736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57540608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61750272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        15500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1730570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1755136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       899072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             964848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7869636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    880626064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1823686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2783505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             893102891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1945909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23448615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    457508524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6774044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1302701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            490979793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1945909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31318250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1338134588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6774044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1302701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1823686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2783505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1384082684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     61580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2628209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384098750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2848                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2848                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3180693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1023836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1755142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     964848                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1755142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   964848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             60316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            60281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60309                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57657119190                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8768535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103691927940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32877.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59127.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2841                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1635183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  897068                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1755119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               964848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1530303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 151398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7871                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       186310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.859653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.603980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.081948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5803      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4590      2.46%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2535      1.36%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3342      1.79%      8.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3570      1.92%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2378      1.28%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2495      1.34%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3651      1.96%     15.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157946     84.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     615.749649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1046.746059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1955     68.64%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           14      0.49%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     69.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     69.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.07%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     69.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.39%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          270      9.48%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.07%     79.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     79.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.11%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.14%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          414     14.54%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           83      2.91%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.25%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           73      2.56%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2848                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     338.781250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     74.206904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.083502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1760     61.80%     61.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           103      3.62%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.84%     66.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.21%     66.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.28%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.25%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.39%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           26      0.91%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      0.32%     68.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.14%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     68.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.14%     68.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     68.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     69.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     69.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     69.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.07%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            3      0.11%     69.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     69.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     69.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     69.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     69.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18      0.63%     70.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          852     29.92%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2848                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112237248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   91776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61750336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112325468                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61750272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       892.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       490.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    893.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    490.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125769549000                       # Total gap between requests
system.mem_ctrls.avgGap                      46238.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       989760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110664168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       229684                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       350016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       246784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2949120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57538624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7869635.937701974995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 879896857.327724814415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1826230.056493635289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2782996.375253288075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1962193.092517220648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23448614.549583382905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 457492748.985937356949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6774044.203212977387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1302700.808310187887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        15500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1730570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       899072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1192665710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 101833786070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    438271295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227204865                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 121101325395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 181688387945                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1735622559990                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 299636593305                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  54907548250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76946.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58844.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    121674.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41536.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31668756.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3942890.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1930460.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  22508758.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  21448261.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         91936919.699995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64168607.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3189612806.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1340921133.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1204029552.600734                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1003683197.061500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1680616367.099887                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8574968584.464238                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         68.180045                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87779617300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6803580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31189101200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8490                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4245                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     27544832.744405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    156669469.539353                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4245    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545321750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4245                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     61011027500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 116927815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1653304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1653304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1653304                       # number of overall hits
system.cpu.icache.overall_hits::total         1653304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8826                       # number of overall misses
system.cpu.icache.overall_misses::total          8826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    382466250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    382466250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    382466250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    382466250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1662130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1662130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1662130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1662130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005310                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005310                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005310                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005310                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43334.041468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43334.041468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43334.041468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43334.041468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8826                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    368869625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    368869625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    368869625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    368869625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005310                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41793.521981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41793.521981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41793.521981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41793.521981                       # average overall mshr miss latency
system.cpu.icache.replacements                   8678                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1653304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1653304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    382466250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    382466250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1662130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1662130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005310                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005310                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43334.041468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43334.041468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    368869625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    368869625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41793.521981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41793.521981                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.315771                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16764463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1931.834870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.315771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3333085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3333085                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1473893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1473893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1473893                       # number of overall hits
system.cpu.dcache.overall_hits::total         1473893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7240                       # number of overall misses
system.cpu.dcache.overall_misses::total          7240                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    541985125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    541985125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    541985125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    541985125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1481133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1481133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1481133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1481133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004888                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004888                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004888                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74859.823895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74859.823895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74859.823895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74859.823895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3824                       # number of writebacks
system.cpu.dcache.writebacks::total              3824                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1714                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    409280875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    409280875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    409280875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    409280875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95519875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95519875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003731                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003731                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003731                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74064.581071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74064.581071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74064.581071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74064.581071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.659676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.659676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5526                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       927814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          927814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    284907625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    284907625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       931510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       931510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77085.396374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77085.396374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    278160625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    278160625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95519875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95519875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003942                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003942                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75751.804194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75751.804194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.654678                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.654678                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       546079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         546079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    257077500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    257077500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       549623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       549623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72538.797968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72538.797968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39330                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39330                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131120250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131120250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70722.896440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70722.896440                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              191766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.702497                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5930058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5930058                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177938842500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               177940958750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    406                       # Simulator instruction rate (inst/s)
host_mem_usage                               30152492                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172258.58                       # Real time elapsed on the host
host_tick_rate                                 730133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69989979                       # Number of instructions simulated
sim_ops                                      71912789                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125772                       # Number of seconds simulated
sim_ticks                                125771593750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.826303                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  354270                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               455206                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4341                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37006                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            481571                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60430                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9823                       # Number of indirect misses.
system.cpu.branchPred.lookups                  826018                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  136591                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5358744                       # Number of instructions committed
system.cpu.committedOps                       5769784                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.641062                       # CPI: cycles per instruction
system.cpu.discardedOps                        104509                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3858365                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            837119                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372456                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7755931                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378636                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4245                       # number of quiesce instructions executed
system.cpu.numCycles                         14152776                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4245                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4243840     73.55%     73.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11105      0.19%     73.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                 924360     16.02%     89.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                590478     10.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5769784                       # Class of committed instruction
system.cpu.quiesceCycles                    187081774                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6396845                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1754173                       # Transaction distribution
system.membus.trans_dist::ReadResp            1766673                       # Transaction distribution
system.membus.trans_dist::WriteReq            1000354                       # Transaction distribution
system.membus.trans_dist::WriteResp           1000354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3826                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10381                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1854                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1854                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3674                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        26331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        26331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5421608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5421608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5551969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       564864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       564864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       595072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96843                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       730639                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    173487776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    173487776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               174783279                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2771731                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000165                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012853                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2771273     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     458      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2771731                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7279484765                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            88680747                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            25643077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17122750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79773760                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10784211125                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44436000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5210716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1302679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6513394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1302679                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5210716                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6513394                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6513394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6513394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13026789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2310656                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2310656                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3923082                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3923082                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37562                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       512560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       778800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10948628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11378708                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12467476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        59026                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96843                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      8198720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     12458560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    175177768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    182059048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198455531                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20559854126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         13748906                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          784                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16823107518                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10865034000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3719168                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       735232                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11984646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      5731787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5080448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6773930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29570811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6773930                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5080448                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11854378                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11984646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      5731787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11854378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11854378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41425189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       236600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       875576                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7406                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646382                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5080448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11854378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16934826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5080448                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1881188                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6961636                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5080448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16934826                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1881188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23896461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1749780                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1749780                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       961024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       961024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       123160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5259284                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7420                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5421608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3938880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    168296488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    173487776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3321263                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3321263    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3321263                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7856538140                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9709772000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225396224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54356352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1719678614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23448220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48980726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1792107560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41685724                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41739155                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     83424879                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1761364338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65187375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48980726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1875532439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155320360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57540608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    216268840                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87162880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    117637160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    204800040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     38830090                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1798144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     40734730                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21790720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3676170                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25466890                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     21885005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1234939905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    457500826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5210716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1719536451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    693025169                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    935323760                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1628348929                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     21885005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1927965074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1392824586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5210716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3347885381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       564864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       568448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       564864                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       564864                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8826                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           56                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8882                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4491189                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4519685                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4491189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4491189                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4491189                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4519685                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       989760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110755880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       236600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         350208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112332448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       244864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57540608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61750400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        15500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1730570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1755252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3826                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       899072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             964850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7869504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    880611247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1881188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2784476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             893146414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1946894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23448220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    457500826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6773930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1302679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            490972549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1946894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31317724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1338112073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6773930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1302679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1881188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2784476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1384118964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     61580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2628209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384098750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2849                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2849                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3180888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1023851                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1755252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     964850                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1755252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   964850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             60316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            60281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60309                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57663131275                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8769090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103700853775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32878.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59128.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2841                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1635284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  897082                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    24                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1755228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               964850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1530387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 151398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7871                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       186320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.853499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.593666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.087273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5804      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4590      2.46%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2535      1.36%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3342      1.79%      8.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3571      1.92%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2379      1.28%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2496      1.34%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3651      1.96%     15.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157952     84.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     615.583012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1046.600069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1955     68.62%     68.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.53%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     69.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     69.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.07%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     69.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.39%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          270      9.48%     79.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.07%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     79.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     79.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.11%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.14%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          414     14.53%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           83      2.91%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.25%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           73      2.56%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2849                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     338.667954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     74.166952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    462.041947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1761     61.81%     61.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           103      3.62%     65.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.84%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      0.21%     66.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.28%     66.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.25%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.39%     67.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           26      0.91%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      0.32%     68.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.14%     68.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.14%     68.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     69.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     69.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     69.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     69.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.07%     69.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            3      0.11%     69.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     69.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     69.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     69.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     69.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18      0.63%     70.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          852     29.91%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1632-1663            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2849                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112244352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   91776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61751360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112332448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61750400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       892.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       490.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    893.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    490.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125771091000                       # Total gap between requests
system.mem_ctrls.avgGap                      46237.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       989760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110664168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       236600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       350144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       246784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2949120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57539648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7869503.522133748978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 879882052.063127398491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1881187.897406285396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2783967.266058437992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1962160.076388473157                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23448219.999995030463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 457493192.893566250801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6773930.222220786847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1302678.888888612855                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        15500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1730570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3826                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       899072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1192665710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 101833786070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    446880325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227521670                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 121101325395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 181688387945                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1735661095810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 299636593305                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  54907548250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76946.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58844.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120452.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41579.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31652202.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3942890.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1930502.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  22508758.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  21448261.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         91942840.799995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64172051.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3189821962.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1340943369.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1204066716.300735                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1003739385.674000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1680617078.099887                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8575303405.126738                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         68.181560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87779617300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6803790000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31191007450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8490                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4245                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     27544832.744405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    156669469.539353                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4245    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545321750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4245                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     61013143750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 116927815000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1654067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1654067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1654067                       # number of overall hits
system.cpu.icache.overall_hits::total         1654067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8826                       # number of overall misses
system.cpu.icache.overall_misses::total          8826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    382510000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    382510000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    382510000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    382510000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1662893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1662893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1662893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1662893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005308                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005308                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43338.998414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43338.998414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43338.998414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43338.998414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8826                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    368911625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    368911625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    368911625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    368911625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005308                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41798.280648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41798.280648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41798.280648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41798.280648                       # average overall mshr miss latency
system.cpu.icache.replacements                   8679                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1654067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1654067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    382510000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    382510000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1662893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1662893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43338.998414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43338.998414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    368911625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    368911625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41798.280648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41798.280648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.315800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20943681                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2302.009343                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.315800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3334612                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3334612                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1475149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1475149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1475149                       # number of overall hits
system.cpu.dcache.overall_hits::total         1475149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7242                       # number of overall misses
system.cpu.dcache.overall_misses::total          7242                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    542368875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    542368875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    542368875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    542368875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1482391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1482391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1482391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1482391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004885                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004885                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004885                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004885                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74892.139602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74892.139602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74892.139602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74892.139602                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3826                       # number of writebacks
system.cpu.dcache.writebacks::total              3826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1714                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    409662125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    409662125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    409662125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    409662125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95519875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95519875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003729                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003729                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74106.751990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74106.751990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74106.751990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74106.751990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.659676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.659676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5528                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       928509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          928509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    285291375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    285291375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       932207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       932207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77147.478367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77147.478367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    278541875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    278541875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95519875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95519875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75814.337235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75814.337235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.654678                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.654678                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       546640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         546640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    257077500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    257077500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       550184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       550184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72538.797968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72538.797968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39330                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39330                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131120250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131120250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70722.896440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70722.896440                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1483390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.594371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5935092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5935092                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 177940958750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
