// Seed: 1586876693
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri  id_2,
    input tri1 id_3
);
  wire id_5;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    output logic id_3
);
  assign id_3 = (-1);
  always @(posedge id_0) id_3 <= -1;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_0  = 32'd15,
    parameter id_11 = 32'd73
) (
    input tri0 _id_0,
    output wor id_1
    , _id_11,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply0 id_9
);
  wire [id_11 : id_0] id_12;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
