// Seed: 1537135389
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wand  id_2
);
  always @(id_0 == (1) or id_0 == 1) $unsigned(60);
  ;
endmodule
module module_1 #(
    parameter id_39 = 32'd28,
    parameter id_41 = 32'd25
) (
    input supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wire id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    output tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output wand id_11,
    input tri0 id_12,
    input wire id_13,
    input supply0 id_14,
    input wor id_15,
    output tri id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri id_19,
    output wire id_20,
    input uwire id_21,
    input uwire id_22,
    input wire id_23,
    output wand id_24,
    input supply1 id_25,
    output wire id_26,
    output supply1 id_27,
    input uwire id_28,
    input tri1 id_29,
    input tri id_30,
    output wor id_31,
    output wor id_32,
    output wor id_33,
    output tri id_34,
    input wor id_35,
    input tri id_36,
    input uwire id_37,
    input tri1 id_38,
    input supply0 _id_39,
    input wand id_40,
    input tri0 _id_41,
    input wor id_42,
    input wire id_43,
    input uwire id_44
);
  logic [7:0][-1 : id_41] id_46;
  wire id_47;
  ;
  module_0 modCall_1 (
      id_42,
      id_9,
      id_27
  );
  assign modCall_1.id_1 = 0;
  always @(1 or -1) begin : LABEL_0
    id_46[-1'b0+:id_39==-1] <= 1;
  end
endmodule
