
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//_sha512.cpython-38-aarch64-linux-gnu.so_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000e10 <.init>:
 e10:	stp	x29, x30, [sp, #-16]!
 e14:	mov	x29, sp
 e18:	bl	f80 <_Py_strhex@plt+0x10>
 e1c:	ldp	x29, x30, [sp], #16
 e20:	ret

Disassembly of section .plt:

0000000000000e30 <memcpy@plt-0x20>:
 e30:	stp	x16, x30, [sp, #-16]!
 e34:	adrp	x16, 14000 <PyInit__sha512@@Base+0x12fac>
 e38:	ldr	x17, [x16, #4088]
 e3c:	add	x16, x16, #0xff8
 e40:	br	x17
 e44:	nop
 e48:	nop
 e4c:	nop

0000000000000e50 <memcpy@plt>:
 e50:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 e54:	ldr	x17, [x16]
 e58:	add	x16, x16, #0x0
 e5c:	br	x17

0000000000000e60 <PyBuffer_Release@plt>:
 e60:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 e64:	ldr	x17, [x16, #8]
 e68:	add	x16, x16, #0x8
 e6c:	br	x17

0000000000000e70 <__cxa_finalize@plt>:
 e70:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 e74:	ldr	x17, [x16, #16]
 e78:	add	x16, x16, #0x10
 e7c:	br	x17

0000000000000e80 <PyBytes_FromStringAndSize@plt>:
 e80:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 e84:	ldr	x17, [x16, #24]
 e88:	add	x16, x16, #0x18
 e8c:	br	x17

0000000000000e90 <_Py_Dealloc@plt>:
 e90:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 e94:	ldr	x17, [x16, #32]
 e98:	add	x16, x16, #0x20
 e9c:	br	x17

0000000000000ea0 <_PyArg_UnpackKeywords@plt>:
 ea0:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 ea4:	ldr	x17, [x16, #40]
 ea8:	add	x16, x16, #0x28
 eac:	br	x17

0000000000000eb0 <PyErr_SetString@plt>:
 eb0:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 eb4:	ldr	x17, [x16, #48]
 eb8:	add	x16, x16, #0x30
 ebc:	br	x17

0000000000000ec0 <memset@plt>:
 ec0:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 ec4:	ldr	x17, [x16, #56]
 ec8:	add	x16, x16, #0x38
 ecc:	br	x17

0000000000000ed0 <PyObject_Free@plt>:
 ed0:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 ed4:	ldr	x17, [x16, #64]
 ed8:	add	x16, x16, #0x40
 edc:	br	x17

0000000000000ee0 <PyType_Ready@plt>:
 ee0:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 ee4:	ldr	x17, [x16, #72]
 ee8:	add	x16, x16, #0x48
 eec:	br	x17

0000000000000ef0 <PyLong_FromLong@plt>:
 ef0:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 ef4:	ldr	x17, [x16, #80]
 ef8:	add	x16, x16, #0x50
 efc:	br	x17

0000000000000f00 <__gmon_start__@plt>:
 f00:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f04:	ldr	x17, [x16, #88]
 f08:	add	x16, x16, #0x58
 f0c:	br	x17

0000000000000f10 <PyErr_Occurred@plt>:
 f10:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f14:	ldr	x17, [x16, #96]
 f18:	add	x16, x16, #0x60
 f1c:	br	x17

0000000000000f20 <PyModule_Create2@plt>:
 f20:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f24:	ldr	x17, [x16, #104]
 f28:	add	x16, x16, #0x68
 f2c:	br	x17

0000000000000f30 <PyObject_GetBuffer@plt>:
 f30:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f34:	ldr	x17, [x16, #112]
 f38:	add	x16, x16, #0x70
 f3c:	br	x17

0000000000000f40 <_PyObject_New@plt>:
 f40:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f44:	ldr	x17, [x16, #120]
 f48:	add	x16, x16, #0x78
 f4c:	br	x17

0000000000000f50 <PyModule_AddObject@plt>:
 f50:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f54:	ldr	x17, [x16, #128]
 f58:	add	x16, x16, #0x80
 f5c:	br	x17

0000000000000f60 <PyUnicode_FromStringAndSize@plt>:
 f60:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f64:	ldr	x17, [x16, #136]
 f68:	add	x16, x16, #0x88
 f6c:	br	x17

0000000000000f70 <_Py_strhex@plt>:
 f70:	adrp	x16, 15000 <memcpy@GLIBC_2.17>
 f74:	ldr	x17, [x16, #144]
 f78:	add	x16, x16, #0x90
 f7c:	br	x17

Disassembly of section .text:

0000000000000f80 <PyInit__sha512@@Base-0xd4>:
     f80:	adrp	x0, 14000 <PyInit__sha512@@Base+0x12fac>
     f84:	ldr	x0, [x0, #4040]
     f88:	cbz	x0, f90 <_Py_strhex@plt+0x20>
     f8c:	b	f00 <__gmon_start__@plt>
     f90:	ret
     f94:	nop
     f98:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
     f9c:	add	x0, x0, #0x690
     fa0:	adrp	x1, 15000 <PyInit__sha512@@Base+0x13fac>
     fa4:	add	x1, x1, #0x690
     fa8:	cmp	x1, x0
     fac:	b.eq	fc4 <_Py_strhex@plt+0x54>  // b.none
     fb0:	adrp	x1, 14000 <PyInit__sha512@@Base+0x12fac>
     fb4:	ldr	x1, [x1, #4008]
     fb8:	cbz	x1, fc4 <_Py_strhex@plt+0x54>
     fbc:	mov	x16, x1
     fc0:	br	x16
     fc4:	ret
     fc8:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
     fcc:	add	x0, x0, #0x690
     fd0:	adrp	x1, 15000 <PyInit__sha512@@Base+0x13fac>
     fd4:	add	x1, x1, #0x690
     fd8:	sub	x1, x1, x0
     fdc:	lsr	x2, x1, #63
     fe0:	add	x1, x2, x1, asr #3
     fe4:	cmp	xzr, x1, asr #1
     fe8:	asr	x1, x1, #1
     fec:	b.eq	1004 <_Py_strhex@plt+0x94>  // b.none
     ff0:	adrp	x2, 14000 <PyInit__sha512@@Base+0x12fac>
     ff4:	ldr	x2, [x2, #4064]
     ff8:	cbz	x2, 1004 <_Py_strhex@plt+0x94>
     ffc:	mov	x16, x2
    1000:	br	x16
    1004:	ret
    1008:	stp	x29, x30, [sp, #-32]!
    100c:	mov	x29, sp
    1010:	str	x19, [sp, #16]
    1014:	adrp	x19, 15000 <PyInit__sha512@@Base+0x13fac>
    1018:	ldrb	w0, [x19, #1680]
    101c:	cbnz	w0, 1044 <_Py_strhex@plt+0xd4>
    1020:	adrp	x0, 14000 <PyInit__sha512@@Base+0x12fac>
    1024:	ldr	x0, [x0, #4016]
    1028:	cbz	x0, 1038 <_Py_strhex@plt+0xc8>
    102c:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
    1030:	ldr	x0, [x0, #152]
    1034:	bl	e70 <__cxa_finalize@plt>
    1038:	bl	f98 <_Py_strhex@plt+0x28>
    103c:	mov	w0, #0x1                   	// #1
    1040:	strb	w0, [x19, #1680]
    1044:	ldr	x19, [sp, #16]
    1048:	ldp	x29, x30, [sp], #32
    104c:	ret
    1050:	b	fc8 <_Py_strhex@plt+0x58>

0000000000001054 <PyInit__sha512@@Base>:
    1054:	stp	x29, x30, [sp, #-48]!
    1058:	str	x21, [sp, #16]
    105c:	stp	x20, x19, [sp, #32]
    1060:	mov	x29, sp
    1064:	adrp	x21, 14000 <PyInit__sha512@@Base+0x12fac>
    1068:	ldr	x21, [x21, #4048]
    106c:	adrp	x19, 15000 <PyInit__sha512@@Base+0x13fac>
    1070:	add	x19, x19, #0xa0
    1074:	mov	x0, x19
    1078:	str	x21, [x19, #8]
    107c:	bl	ee0 <PyType_Ready@plt>
    1080:	tbnz	w0, #31, 10f8 <PyInit__sha512@@Base+0xa4>
    1084:	adrp	x20, 15000 <PyInit__sha512@@Base+0x13fac>
    1088:	add	x20, x20, #0x240
    108c:	mov	x0, x20
    1090:	str	x21, [x20, #8]
    1094:	bl	ee0 <PyType_Ready@plt>
    1098:	tbnz	w0, #31, 10f8 <PyInit__sha512@@Base+0xa4>
    109c:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
    10a0:	add	x0, x0, #0x3e0
    10a4:	mov	w1, #0x3f5                 	// #1013
    10a8:	bl	f20 <PyModule_Create2@plt>
    10ac:	mov	x21, x0
    10b0:	cbz	x0, 10fc <PyInit__sha512@@Base+0xa8>
    10b4:	ldr	x8, [x19]
    10b8:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    10bc:	add	x1, x1, #0xa0
    10c0:	mov	x0, x21
    10c4:	add	x8, x8, #0x1
    10c8:	mov	x2, x19
    10cc:	str	x8, [x19]
    10d0:	bl	f50 <PyModule_AddObject@plt>
    10d4:	ldr	x8, [x20]
    10d8:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    10dc:	add	x1, x1, #0xab
    10e0:	mov	x0, x21
    10e4:	add	x8, x8, #0x1
    10e8:	mov	x2, x20
    10ec:	str	x8, [x20]
    10f0:	bl	f50 <PyModule_AddObject@plt>
    10f4:	b	10fc <PyInit__sha512@@Base+0xa8>
    10f8:	mov	x21, xzr
    10fc:	mov	x0, x21
    1100:	ldp	x20, x19, [sp, #32]
    1104:	ldr	x21, [sp, #16]
    1108:	ldp	x29, x30, [sp], #48
    110c:	ret
    1110:	b	ed0 <PyObject_Free@plt>
    1114:	stp	x29, x30, [sp, #-32]!
    1118:	str	x19, [sp, #16]
    111c:	mov	x29, sp
    1120:	ldr	x8, [x0, #8]
    1124:	adrp	x9, 15000 <PyInit__sha512@@Base+0x13fac>
    1128:	add	x9, x9, #0x240
    112c:	mov	x19, x0
    1130:	cmp	x8, x9
    1134:	b.eq	11b4 <PyInit__sha512@@Base+0x160>  // b.none
    1138:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
    113c:	add	x0, x0, #0xa0
    1140:	bl	f40 <_PyObject_New@plt>
    1144:	cbz	x0, 11a8 <PyInit__sha512@@Base+0x154>
    1148:	ldr	x8, [x19, #216]
    114c:	str	x8, [x0, #216]
    1150:	ldr	x8, [x19, #80]
    1154:	str	x8, [x0, #80]
    1158:	ldp	q1, q0, [x19, #48]
    115c:	ldp	q3, q2, [x19, #16]
    1160:	stp	q1, q0, [x0, #48]
    1164:	stp	q3, q2, [x0, #16]
    1168:	ldur	q0, [x19, #152]
    116c:	ldur	q1, [x19, #200]
    1170:	ldur	q2, [x19, #184]
    1174:	ldur	q3, [x19, #168]
    1178:	stur	q0, [x0, #152]
    117c:	stur	q1, [x0, #200]
    1180:	stur	q2, [x0, #184]
    1184:	stur	q3, [x0, #168]
    1188:	ldur	q0, [x19, #136]
    118c:	ldur	q1, [x19, #120]
    1190:	ldur	q2, [x19, #104]
    1194:	ldur	q3, [x19, #88]
    1198:	stur	q0, [x0, #136]
    119c:	stur	q1, [x0, #120]
    11a0:	stur	q2, [x0, #104]
    11a4:	stur	q3, [x0, #88]
    11a8:	ldr	x19, [sp, #16]
    11ac:	ldp	x29, x30, [sp], #32
    11b0:	ret
    11b4:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
    11b8:	add	x0, x0, #0x240
    11bc:	bl	f40 <_PyObject_New@plt>
    11c0:	cbnz	x0, 1148 <PyInit__sha512@@Base+0xf4>
    11c4:	b	11a8 <PyInit__sha512@@Base+0x154>
    11c8:	sub	sp, sp, #0x140
    11cc:	stp	x29, x30, [sp, #288]
    11d0:	stp	x28, x19, [sp, #304]
    11d4:	add	x29, sp, #0x120
    11d8:	ldr	x8, [x0, #216]
    11dc:	mov	x19, x0
    11e0:	mov	x1, sp
    11e4:	str	x8, [sp, #216]
    11e8:	ldr	x8, [x0, #80]
    11ec:	str	x8, [sp, #80]
    11f0:	ldp	q0, q1, [x0, #48]
    11f4:	ldp	q2, q3, [x0, #16]
    11f8:	mov	x8, sp
    11fc:	stp	q0, q1, [sp, #48]
    1200:	stp	q2, q3, [sp, #16]
    1204:	ldur	q0, [x0, #152]
    1208:	ldur	q1, [x0, #200]
    120c:	ldur	q2, [x0, #184]
    1210:	ldur	q3, [x0, #168]
    1214:	stur	q0, [x8, #152]
    1218:	stur	q1, [x8, #200]
    121c:	stur	q2, [x8, #184]
    1220:	stur	q3, [x8, #168]
    1224:	ldur	q0, [x0, #136]
    1228:	ldur	q1, [x0, #120]
    122c:	ldur	q2, [x0, #104]
    1230:	ldur	q3, [x0, #88]
    1234:	sub	x0, x29, #0x40
    1238:	stur	q0, [x8, #136]
    123c:	stur	q1, [sp, #120]
    1240:	stur	q2, [sp, #104]
    1244:	stur	q3, [sp, #88]
    1248:	bl	14d0 <PyInit__sha512@@Base+0x47c>
    124c:	ldrsw	x1, [x19, #220]
    1250:	sub	x0, x29, #0x40
    1254:	bl	e80 <PyBytes_FromStringAndSize@plt>
    1258:	ldp	x28, x19, [sp, #304]
    125c:	ldp	x29, x30, [sp, #288]
    1260:	add	sp, sp, #0x140
    1264:	ret
    1268:	sub	sp, sp, #0x140
    126c:	stp	x29, x30, [sp, #288]
    1270:	stp	x28, x19, [sp, #304]
    1274:	add	x29, sp, #0x120
    1278:	ldr	x8, [x0, #216]
    127c:	mov	x19, x0
    1280:	mov	x1, sp
    1284:	str	x8, [sp, #216]
    1288:	ldr	x8, [x0, #80]
    128c:	str	x8, [sp, #80]
    1290:	ldp	q0, q1, [x0, #48]
    1294:	ldp	q2, q3, [x0, #16]
    1298:	mov	x8, sp
    129c:	stp	q0, q1, [sp, #48]
    12a0:	stp	q2, q3, [sp, #16]
    12a4:	ldur	q0, [x0, #152]
    12a8:	ldur	q1, [x0, #200]
    12ac:	ldur	q2, [x0, #184]
    12b0:	ldur	q3, [x0, #168]
    12b4:	stur	q0, [x8, #152]
    12b8:	stur	q1, [x8, #200]
    12bc:	stur	q2, [x8, #184]
    12c0:	stur	q3, [x8, #168]
    12c4:	ldur	q0, [x0, #136]
    12c8:	ldur	q1, [x0, #120]
    12cc:	ldur	q2, [x0, #104]
    12d0:	ldur	q3, [x0, #88]
    12d4:	sub	x0, x29, #0x40
    12d8:	stur	q0, [x8, #136]
    12dc:	stur	q1, [sp, #120]
    12e0:	stur	q2, [sp, #104]
    12e4:	stur	q3, [sp, #88]
    12e8:	bl	14d0 <PyInit__sha512@@Base+0x47c>
    12ec:	ldrsw	x1, [x19, #220]
    12f0:	sub	x0, x29, #0x40
    12f4:	bl	f70 <_Py_strhex@plt>
    12f8:	ldp	x28, x19, [sp, #304]
    12fc:	ldp	x29, x30, [sp, #288]
    1300:	add	sp, sp, #0x140
    1304:	ret
    1308:	sub	sp, sp, #0x90
    130c:	stp	x29, x30, [sp, #80]
    1310:	str	x23, [sp, #96]
    1314:	stp	x22, x21, [sp, #112]
    1318:	stp	x20, x19, [sp, #128]
    131c:	add	x29, sp, #0x50
    1320:	ldr	x9, [x1, #8]
    1324:	ldrb	w10, [x9, #171]
    1328:	tbnz	w10, #4, 138c <PyInit__sha512@@Base+0x338>
    132c:	ldr	x9, [x9, #160]
    1330:	cbz	x9, 13a0 <PyInit__sha512@@Base+0x34c>
    1334:	ldr	x9, [x9]
    1338:	cbz	x9, 13a0 <PyInit__sha512@@Base+0x34c>
    133c:	mov	x8, x1
    1340:	mov	x19, x0
    1344:	mov	x1, sp
    1348:	mov	x0, x8
    134c:	mov	w2, wzr
    1350:	bl	f30 <PyObject_GetBuffer@plt>
    1354:	cmn	w0, #0x1
    1358:	b.eq	13b8 <PyInit__sha512@@Base+0x364>  // b.none
    135c:	ldr	w8, [sp, #36]
    1360:	cmp	w8, #0x2
    1364:	b.lt	13d4 <PyInit__sha512@@Base+0x380>  // b.tstop
    1368:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    136c:	ldr	x8, [x8, #4024]
    1370:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    1374:	add	x1, x1, #0x134
    1378:	ldr	x0, [x8]
    137c:	bl	eb0 <PyErr_SetString@plt>
    1380:	mov	x0, sp
    1384:	bl	e60 <PyBuffer_Release@plt>
    1388:	b	13b8 <PyInit__sha512@@Base+0x364>
    138c:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    1390:	ldr	x8, [x8, #4032]
    1394:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    1398:	add	x1, x1, #0xdb
    139c:	b	13b0 <PyInit__sha512@@Base+0x35c>
    13a0:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    13a4:	ldr	x8, [x8, #4032]
    13a8:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    13ac:	add	x1, x1, #0x10a
    13b0:	ldr	x0, [x8]
    13b4:	bl	eb0 <PyErr_SetString@plt>
    13b8:	mov	x0, xzr
    13bc:	ldp	x20, x19, [sp, #128]
    13c0:	ldp	x22, x21, [sp, #112]
    13c4:	ldr	x23, [sp, #96]
    13c8:	ldp	x29, x30, [sp, #80]
    13cc:	add	sp, sp, #0x90
    13d0:	ret
    13d4:	ldr	x23, [sp, #16]
    13d8:	ldp	w8, w9, [x19, #80]
    13dc:	ldr	x20, [sp]
    13e0:	adds	w8, w8, w23, lsl #3
    13e4:	b.cc	13f0 <PyInit__sha512@@Base+0x39c>  // b.lo, b.ul, b.last
    13e8:	add	w9, w9, #0x1
    13ec:	str	w9, [x19, #84]
    13f0:	ldrsw	x10, [x19, #216]
    13f4:	add	w9, w9, w23, lsr #29
    13f8:	stp	w8, w9, [x19, #80]
    13fc:	cbz	w10, 144c <PyInit__sha512@@Base+0x3f8>
    1400:	mov	w8, #0x80                  	// #128
    1404:	sub	w8, w8, w10
    1408:	sxtw	x8, w8
    140c:	cmp	x23, x8
    1410:	add	x9, x19, x10
    1414:	csel	x21, x23, x8, lt  // lt = tstop
    1418:	add	x0, x9, #0x58
    141c:	mov	x1, x20
    1420:	mov	x2, x21
    1424:	bl	e50 <memcpy@plt>
    1428:	ldr	w8, [x19, #216]
    142c:	add	w8, w8, w21
    1430:	cmp	w8, #0x80
    1434:	str	w8, [x19, #216]
    1438:	b.ne	14b0 <PyInit__sha512@@Base+0x45c>  // b.any
    143c:	mov	x0, x19
    1440:	add	x20, x20, x21
    1444:	sub	x23, x23, x21
    1448:	bl	182c <PyInit__sha512@@Base+0x7d8>
    144c:	cmp	x23, #0x80
    1450:	add	x21, x19, #0x58
    1454:	b.lt	1498 <PyInit__sha512@@Base+0x444>  // b.tstop
    1458:	ldp	q1, q0, [x20, #32]
    145c:	ldp	q3, q2, [x20]
    1460:	mov	x0, x19
    1464:	sub	x22, x23, #0x80
    1468:	stp	q1, q0, [x21, #32]
    146c:	stp	q3, q2, [x21]
    1470:	ldp	q0, q1, [x20, #96]
    1474:	ldp	q2, q3, [x20, #64]
    1478:	add	x20, x20, #0x80
    147c:	stp	q0, q1, [x21, #96]
    1480:	stp	q2, q3, [x21, #64]
    1484:	bl	182c <PyInit__sha512@@Base+0x7d8>
    1488:	cmp	x23, #0xff
    148c:	mov	x23, x22
    1490:	b.gt	1458 <PyInit__sha512@@Base+0x404>
    1494:	b	149c <PyInit__sha512@@Base+0x448>
    1498:	mov	x22, x23
    149c:	mov	x0, x21
    14a0:	mov	x1, x20
    14a4:	mov	x2, x22
    14a8:	bl	e50 <memcpy@plt>
    14ac:	str	w22, [x19, #216]
    14b0:	mov	x0, sp
    14b4:	bl	e60 <PyBuffer_Release@plt>
    14b8:	adrp	x0, 14000 <PyInit__sha512@@Base+0x12fac>
    14bc:	ldr	x0, [x0, #4056]
    14c0:	ldr	x8, [x0]
    14c4:	add	x8, x8, #0x1
    14c8:	str	x8, [x0]
    14cc:	b	13bc <PyInit__sha512@@Base+0x368>
    14d0:	stp	x29, x30, [sp, #-48]!
    14d4:	stp	x22, x21, [sp, #16]
    14d8:	stp	x20, x19, [sp, #32]
    14dc:	mov	x29, sp
    14e0:	ldp	w21, w22, [x1, #80]
    14e4:	add	x9, x1, #0x58
    14e8:	mov	x20, x1
    14ec:	mov	x19, x0
    14f0:	ubfx	x8, x21, #3, #7
    14f4:	add	w11, w8, #0x1
    14f8:	mov	w10, #0x80                  	// #128
    14fc:	cmp	w8, #0x70
    1500:	add	x0, x9, x11
    1504:	strb	w10, [x9, x8]
    1508:	b.cc	1544 <PyInit__sha512@@Base+0x4f0>  // b.lo, b.ul, b.last
    150c:	eor	w2, w8, #0x7f
    1510:	mov	w1, wzr
    1514:	bl	ec0 <memset@plt>
    1518:	mov	x0, x20
    151c:	bl	182c <PyInit__sha512@@Base+0x7d8>
    1520:	movi	v0.2d, #0x0
    1524:	stur	q0, [x20, #184]
    1528:	stur	q0, [x20, #168]
    152c:	stur	q0, [x20, #152]
    1530:	stur	q0, [x20, #136]
    1534:	stur	q0, [x20, #120]
    1538:	stur	q0, [x20, #104]
    153c:	stur	q0, [x20, #88]
    1540:	b	1558 <PyInit__sha512@@Base+0x504>
    1544:	mov	w9, #0x6f                  	// #111
    1548:	sub	w8, w9, w8
    154c:	sxtw	x2, w8
    1550:	mov	w1, wzr
    1554:	bl	ec0 <memset@plt>
    1558:	lsr	w8, w22, #24
    155c:	lsr	w9, w22, #16
    1560:	lsr	w10, w22, #8
    1564:	lsr	w11, w21, #24
    1568:	lsr	w12, w21, #16
    156c:	lsr	w13, w21, #8
    1570:	mov	x0, x20
    1574:	str	xzr, [x20, #200]
    1578:	strb	w22, [x20, #211]
    157c:	strb	w8, [x20, #208]
    1580:	strb	w9, [x20, #209]
    1584:	strb	w10, [x20, #210]
    1588:	strb	w11, [x20, #212]
    158c:	strb	w12, [x20, #213]
    1590:	strb	w13, [x20, #214]
    1594:	strb	w21, [x20, #215]
    1598:	bl	182c <PyInit__sha512@@Base+0x7d8>
    159c:	ldrb	w8, [x20, #23]
    15a0:	strb	w8, [x19]
    15a4:	ldrh	w8, [x20, #22]
    15a8:	strb	w8, [x19, #1]
    15ac:	ldr	x8, [x20, #16]
    15b0:	lsr	x8, x8, #40
    15b4:	strb	w8, [x19, #2]
    15b8:	ldr	w8, [x20, #20]
    15bc:	strb	w8, [x19, #3]
    15c0:	ldr	x8, [x20, #16]
    15c4:	lsr	x8, x8, #24
    15c8:	strb	w8, [x19, #4]
    15cc:	ldr	x8, [x20, #16]
    15d0:	lsr	x8, x8, #16
    15d4:	strb	w8, [x19, #5]
    15d8:	ldr	x8, [x20, #16]
    15dc:	lsr	x8, x8, #8
    15e0:	strb	w8, [x19, #6]
    15e4:	ldr	x8, [x20, #16]
    15e8:	strb	w8, [x19, #7]
    15ec:	ldrb	w8, [x20, #31]
    15f0:	strb	w8, [x19, #8]
    15f4:	ldrh	w8, [x20, #30]
    15f8:	strb	w8, [x19, #9]
    15fc:	ldr	x8, [x20, #24]
    1600:	lsr	x8, x8, #40
    1604:	strb	w8, [x19, #10]
    1608:	ldr	w8, [x20, #28]
    160c:	strb	w8, [x19, #11]
    1610:	ldr	x8, [x20, #24]
    1614:	lsr	x8, x8, #24
    1618:	strb	w8, [x19, #12]
    161c:	ldr	x8, [x20, #24]
    1620:	lsr	x8, x8, #16
    1624:	strb	w8, [x19, #13]
    1628:	ldr	x8, [x20, #24]
    162c:	lsr	x8, x8, #8
    1630:	strb	w8, [x19, #14]
    1634:	ldr	x8, [x20, #24]
    1638:	strb	w8, [x19, #15]
    163c:	ldrb	w8, [x20, #39]
    1640:	strb	w8, [x19, #16]
    1644:	ldrh	w8, [x20, #38]
    1648:	strb	w8, [x19, #17]
    164c:	ldr	x8, [x20, #32]
    1650:	lsr	x8, x8, #40
    1654:	strb	w8, [x19, #18]
    1658:	ldr	w8, [x20, #36]
    165c:	strb	w8, [x19, #19]
    1660:	ldr	x8, [x20, #32]
    1664:	lsr	x8, x8, #24
    1668:	strb	w8, [x19, #20]
    166c:	ldr	x8, [x20, #32]
    1670:	lsr	x8, x8, #16
    1674:	strb	w8, [x19, #21]
    1678:	ldr	x8, [x20, #32]
    167c:	lsr	x8, x8, #8
    1680:	strb	w8, [x19, #22]
    1684:	ldr	x8, [x20, #32]
    1688:	strb	w8, [x19, #23]
    168c:	ldrb	w8, [x20, #47]
    1690:	strb	w8, [x19, #24]
    1694:	ldrh	w8, [x20, #46]
    1698:	strb	w8, [x19, #25]
    169c:	ldr	x8, [x20, #40]
    16a0:	lsr	x8, x8, #40
    16a4:	strb	w8, [x19, #26]
    16a8:	ldr	w8, [x20, #44]
    16ac:	strb	w8, [x19, #27]
    16b0:	ldr	x8, [x20, #40]
    16b4:	lsr	x8, x8, #24
    16b8:	strb	w8, [x19, #28]
    16bc:	ldr	x8, [x20, #40]
    16c0:	lsr	x8, x8, #16
    16c4:	strb	w8, [x19, #29]
    16c8:	ldr	x8, [x20, #40]
    16cc:	lsr	x8, x8, #8
    16d0:	strb	w8, [x19, #30]
    16d4:	ldr	x8, [x20, #40]
    16d8:	strb	w8, [x19, #31]
    16dc:	ldrb	w8, [x20, #55]
    16e0:	strb	w8, [x19, #32]
    16e4:	ldrh	w8, [x20, #54]
    16e8:	strb	w8, [x19, #33]
    16ec:	ldr	x8, [x20, #48]
    16f0:	lsr	x8, x8, #40
    16f4:	strb	w8, [x19, #34]
    16f8:	ldr	w8, [x20, #52]
    16fc:	strb	w8, [x19, #35]
    1700:	ldr	x8, [x20, #48]
    1704:	lsr	x8, x8, #24
    1708:	strb	w8, [x19, #36]
    170c:	ldr	x8, [x20, #48]
    1710:	lsr	x8, x8, #16
    1714:	strb	w8, [x19, #37]
    1718:	ldr	x8, [x20, #48]
    171c:	lsr	x8, x8, #8
    1720:	strb	w8, [x19, #38]
    1724:	ldr	x8, [x20, #48]
    1728:	strb	w8, [x19, #39]
    172c:	ldrb	w8, [x20, #63]
    1730:	strb	w8, [x19, #40]
    1734:	ldrh	w8, [x20, #62]
    1738:	strb	w8, [x19, #41]
    173c:	ldr	x8, [x20, #56]
    1740:	lsr	x8, x8, #40
    1744:	strb	w8, [x19, #42]
    1748:	ldr	w8, [x20, #60]
    174c:	strb	w8, [x19, #43]
    1750:	ldr	x8, [x20, #56]
    1754:	lsr	x8, x8, #24
    1758:	strb	w8, [x19, #44]
    175c:	ldr	x8, [x20, #56]
    1760:	lsr	x8, x8, #16
    1764:	strb	w8, [x19, #45]
    1768:	ldr	x8, [x20, #56]
    176c:	lsr	x8, x8, #8
    1770:	strb	w8, [x19, #46]
    1774:	ldr	x8, [x20, #56]
    1778:	strb	w8, [x19, #47]
    177c:	ldrb	w8, [x20, #71]
    1780:	strb	w8, [x19, #48]
    1784:	ldrh	w8, [x20, #70]
    1788:	strb	w8, [x19, #49]
    178c:	ldr	x8, [x20, #64]
    1790:	lsr	x8, x8, #40
    1794:	strb	w8, [x19, #50]
    1798:	ldr	w8, [x20, #68]
    179c:	strb	w8, [x19, #51]
    17a0:	ldr	x8, [x20, #64]
    17a4:	lsr	x8, x8, #24
    17a8:	strb	w8, [x19, #52]
    17ac:	ldr	x8, [x20, #64]
    17b0:	lsr	x8, x8, #16
    17b4:	strb	w8, [x19, #53]
    17b8:	ldr	x8, [x20, #64]
    17bc:	lsr	x8, x8, #8
    17c0:	strb	w8, [x19, #54]
    17c4:	ldr	x8, [x20, #64]
    17c8:	strb	w8, [x19, #55]
    17cc:	ldrb	w8, [x20, #79]
    17d0:	strb	w8, [x19, #56]
    17d4:	ldrh	w8, [x20, #78]
    17d8:	strb	w8, [x19, #57]
    17dc:	ldr	x8, [x20, #72]
    17e0:	lsr	x8, x8, #40
    17e4:	strb	w8, [x19, #58]
    17e8:	ldr	w8, [x20, #76]
    17ec:	strb	w8, [x19, #59]
    17f0:	ldr	x8, [x20, #72]
    17f4:	lsr	x8, x8, #24
    17f8:	strb	w8, [x19, #60]
    17fc:	ldr	x8, [x20, #72]
    1800:	lsr	x8, x8, #16
    1804:	strb	w8, [x19, #61]
    1808:	ldr	x8, [x20, #72]
    180c:	lsr	x8, x8, #8
    1810:	strb	w8, [x19, #62]
    1814:	ldr	x8, [x20, #72]
    1818:	strb	w8, [x19, #63]
    181c:	ldp	x20, x19, [sp, #32]
    1820:	ldp	x22, x21, [sp, #16]
    1824:	ldp	x29, x30, [sp], #48
    1828:	ret
    182c:	str	x29, [sp, #-16]!
    1830:	sub	sp, sp, #0x2c0
    1834:	ldur	q0, [x0, #136]
    1838:	ldur	q1, [x0, #120]
    183c:	ldur	q2, [x0, #104]
    1840:	ldur	q3, [x0, #88]
    1844:	mov	x8, xzr
    1848:	stp	q1, q0, [sp, #32]
    184c:	mov	x9, sp
    1850:	stp	q3, q2, [sp]
    1854:	ldur	q0, [x0, #200]
    1858:	ldur	q1, [x0, #184]
    185c:	ldur	q2, [x0, #168]
    1860:	ldur	q3, [x0, #152]
    1864:	stp	q1, q0, [sp, #96]
    1868:	stp	q3, q2, [sp, #64]
    186c:	ldr	x10, [x9, x8]
    1870:	rev	x10, x10
    1874:	str	x10, [x9, x8]
    1878:	add	x8, x8, #0x8
    187c:	cmp	w8, #0x80
    1880:	b.ne	186c <PyInit__sha512@@Base+0x818>  // b.any
    1884:	ldr	x10, [sp]
    1888:	mov	x9, sp
    188c:	mov	x8, xzr
    1890:	add	x9, x9, #0x80
    1894:	add	x11, x9, x8
    1898:	ldur	x13, [x11, #-56]
    189c:	ldur	x12, [x11, #-16]
    18a0:	add	x8, x8, #0x8
    18a4:	cmp	x8, #0x200
    18a8:	add	x10, x10, x13
    18ac:	ldur	x13, [x11, #-120]
    18b0:	ror	x14, x12, #61
    18b4:	eor	x14, x14, x12, lsr #6
    18b8:	eor	x12, x14, x12, ror #19
    18bc:	add	x10, x10, x12
    18c0:	ror	x12, x13, #8
    18c4:	eor	x12, x12, x13, lsr #7
    18c8:	eor	x12, x12, x13, ror #1
    18cc:	add	x10, x10, x12
    18d0:	str	x10, [x11]
    18d4:	mov	x10, x13
    18d8:	b.ne	1894 <PyInit__sha512@@Base+0x840>  // b.any
    18dc:	ldp	q0, q1, [x0, #48]
    18e0:	ldp	q3, q2, [x0, #16]
    18e4:	ldp	x9, x10, [sp]
    18e8:	stp	q0, q1, [sp, #672]
    18ec:	stp	q3, q2, [sp, #640]
    18f0:	ldr	x12, [sp, #696]
    18f4:	ldr	x13, [sp, #688]
    18f8:	ldr	x14, [sp, #672]
    18fc:	ldr	x15, [sp, #680]
    1900:	ldr	x8, [sp, #640]
    1904:	ldr	x11, [sp, #648]
    1908:	ldr	x16, [sp, #656]
    190c:	bic	x18, x13, x14
    1910:	add	x9, x12, x9
    1914:	and	x12, x15, x14
    1918:	add	x13, x13, x10
    191c:	orr	x10, x11, x8
    1920:	orr	x12, x12, x18
    1924:	and	x18, x11, x8
    1928:	and	x10, x10, x16
    192c:	orr	x10, x10, x18
    1930:	ror	x18, x14, #14
    1934:	eor	x18, x18, x14, ror #18
    1938:	eor	x18, x18, x14, ror #41
    193c:	add	x9, x9, x18
    1940:	ror	x18, x8, #28
    1944:	eor	x18, x18, x8, ror #34
    1948:	eor	x18, x18, x8, ror #39
    194c:	add	x10, x18, x10
    1950:	mov	x18, #0xae22                	// #44578
    1954:	movk	x18, #0xd728, lsl #16
    1958:	movk	x18, #0x2f98, lsl #32
    195c:	ldr	x17, [sp, #664]
    1960:	add	x9, x9, x12
    1964:	movk	x18, #0x428a, lsl #48
    1968:	add	x9, x9, x18
    196c:	ldp	x12, x18, [sp, #16]
    1970:	add	x17, x9, x17
    1974:	add	x10, x10, x9
    1978:	bic	x9, x15, x17
    197c:	add	x12, x15, x12
    1980:	and	x15, x14, x17
    1984:	orr	x9, x15, x9
    1988:	orr	x15, x10, x8
    198c:	add	x9, x13, x9
    1990:	and	x13, x10, x8
    1994:	and	x15, x15, x11
    1998:	orr	x13, x15, x13
    199c:	ror	x15, x17, #14
    19a0:	eor	x15, x15, x17, ror #18
    19a4:	eor	x15, x15, x17, ror #41
    19a8:	add	x9, x9, x15
    19ac:	ror	x15, x10, #28
    19b0:	eor	x15, x15, x10, ror #34
    19b4:	eor	x15, x15, x10, ror #39
    19b8:	add	x13, x15, x13
    19bc:	mov	x15, #0x65cd                	// #26061
    19c0:	movk	x15, #0x23ef, lsl #16
    19c4:	movk	x15, #0x4491, lsl #32
    19c8:	movk	x15, #0x7137, lsl #48
    19cc:	add	x9, x9, x15
    19d0:	add	x16, x9, x16
    19d4:	add	x18, x14, x18
    19d8:	add	x9, x13, x9
    19dc:	bic	x13, x14, x16
    19e0:	and	x14, x17, x16
    19e4:	orr	x13, x14, x13
    19e8:	orr	x14, x9, x10
    19ec:	add	x12, x12, x13
    19f0:	and	x13, x9, x10
    19f4:	and	x14, x14, x8
    19f8:	orr	x13, x14, x13
    19fc:	ror	x14, x16, #14
    1a00:	eor	x14, x14, x16, ror #18
    1a04:	mov	x15, #0x3b2f                	// #15151
    1a08:	eor	x14, x14, x16, ror #41
    1a0c:	movk	x15, #0xec4d, lsl #16
    1a10:	add	x12, x12, x14
    1a14:	ror	x14, x9, #28
    1a18:	movk	x15, #0xfbcf, lsl #32
    1a1c:	eor	x14, x14, x9, ror #34
    1a20:	movk	x15, #0xb5c0, lsl #48
    1a24:	eor	x14, x14, x9, ror #39
    1a28:	add	x13, x14, x13
    1a2c:	add	x12, x12, x15
    1a30:	ldp	x14, x15, [sp, #32]
    1a34:	add	x1, x12, x11
    1a38:	add	x11, x13, x12
    1a3c:	bic	x12, x17, x1
    1a40:	and	x13, x16, x1
    1a44:	orr	x12, x13, x12
    1a48:	orr	x13, x11, x9
    1a4c:	str	x17, [sp, #664]
    1a50:	add	x14, x17, x14
    1a54:	and	x17, x11, x9
    1a58:	and	x13, x13, x10
    1a5c:	orr	x13, x13, x17
    1a60:	ror	x17, x1, #14
    1a64:	eor	x17, x17, x1, ror #18
    1a68:	add	x12, x18, x12
    1a6c:	eor	x17, x17, x1, ror #41
    1a70:	add	x12, x12, x17
    1a74:	ror	x17, x11, #28
    1a78:	eor	x17, x17, x11, ror #34
    1a7c:	eor	x17, x17, x11, ror #39
    1a80:	add	x13, x17, x13
    1a84:	mov	x17, #0xdbbc                	// #56252
    1a88:	movk	x17, #0x8189, lsl #16
    1a8c:	movk	x17, #0xdba5, lsl #32
    1a90:	movk	x17, #0xe9b5, lsl #48
    1a94:	add	x12, x12, x17
    1a98:	add	x18, x12, x8
    1a9c:	add	x8, x13, x12
    1aa0:	bic	x12, x16, x18
    1aa4:	and	x13, x1, x18
    1aa8:	orr	x12, x13, x12
    1aac:	orr	x13, x8, x11
    1ab0:	add	x12, x14, x12
    1ab4:	and	x14, x8, x11
    1ab8:	and	x13, x13, x9
    1abc:	orr	x13, x13, x14
    1ac0:	ror	x14, x18, #14
    1ac4:	mov	x17, #0xb538                	// #46392
    1ac8:	eor	x14, x14, x18, ror #18
    1acc:	movk	x17, #0xf348, lsl #16
    1ad0:	eor	x14, x14, x18, ror #41
    1ad4:	movk	x17, #0xc25b, lsl #32
    1ad8:	add	x12, x12, x14
    1adc:	ror	x14, x8, #28
    1ae0:	movk	x17, #0x3956, lsl #48
    1ae4:	eor	x14, x14, x8, ror #34
    1ae8:	eor	x14, x14, x8, ror #39
    1aec:	add	x12, x12, x17
    1af0:	add	x13, x14, x13
    1af4:	add	x17, x12, x10
    1af8:	str	x10, [sp, #696]
    1afc:	add	x10, x13, x12
    1b00:	bic	x12, x1, x17
    1b04:	and	x13, x18, x17
    1b08:	add	x15, x16, x15
    1b0c:	orr	x12, x13, x12
    1b10:	orr	x13, x10, x8
    1b14:	add	x12, x15, x12
    1b18:	and	x15, x10, x8
    1b1c:	and	x13, x13, x11
    1b20:	orr	x13, x13, x15
    1b24:	ror	x15, x17, #14
    1b28:	eor	x15, x15, x17, ror #18
    1b2c:	eor	x15, x15, x17, ror #41
    1b30:	add	x12, x12, x15
    1b34:	ror	x15, x10, #28
    1b38:	eor	x15, x15, x10, ror #34
    1b3c:	eor	x15, x15, x10, ror #39
    1b40:	add	x13, x15, x13
    1b44:	mov	x15, #0xd019                	// #53273
    1b48:	str	x16, [sp, #656]
    1b4c:	ldp	x14, x16, [sp, #48]
    1b50:	movk	x15, #0xb605, lsl #16
    1b54:	movk	x15, #0x11f1, lsl #32
    1b58:	movk	x15, #0x59f1, lsl #48
    1b5c:	add	x12, x12, x15
    1b60:	str	x1, [sp, #648]
    1b64:	add	x14, x14, x1
    1b68:	add	x1, x12, x9
    1b6c:	str	x9, [sp, #688]
    1b70:	add	x9, x13, x12
    1b74:	bic	x12, x18, x1
    1b78:	and	x13, x17, x1
    1b7c:	orr	x12, x13, x12
    1b80:	orr	x13, x9, x10
    1b84:	add	x12, x14, x12
    1b88:	and	x14, x9, x10
    1b8c:	and	x13, x13, x8
    1b90:	orr	x13, x13, x14
    1b94:	ror	x14, x1, #14
    1b98:	mov	x15, #0x4f9b                	// #20379
    1b9c:	eor	x14, x14, x1, ror #18
    1ba0:	movk	x15, #0xaf19, lsl #16
    1ba4:	eor	x14, x14, x1, ror #41
    1ba8:	movk	x15, #0x82a4, lsl #32
    1bac:	add	x12, x12, x14
    1bb0:	ror	x14, x9, #28
    1bb4:	movk	x15, #0x923f, lsl #48
    1bb8:	eor	x14, x14, x9, ror #34
    1bbc:	eor	x14, x14, x9, ror #39
    1bc0:	add	x12, x12, x15
    1bc4:	str	x18, [sp, #640]
    1bc8:	add	x16, x16, x18
    1bcc:	add	x13, x14, x13
    1bd0:	add	x18, x12, x11
    1bd4:	str	x11, [sp, #680]
    1bd8:	add	x11, x13, x12
    1bdc:	bic	x12, x17, x18
    1be0:	and	x13, x1, x18
    1be4:	orr	x12, x13, x12
    1be8:	orr	x13, x11, x9
    1bec:	add	x12, x16, x12
    1bf0:	and	x16, x11, x9
    1bf4:	and	x13, x13, x10
    1bf8:	orr	x13, x13, x16
    1bfc:	ror	x16, x18, #14
    1c00:	eor	x16, x16, x18, ror #18
    1c04:	eor	x16, x16, x18, ror #41
    1c08:	add	x12, x12, x16
    1c0c:	ror	x16, x11, #28
    1c10:	eor	x16, x16, x11, ror #34
    1c14:	eor	x16, x16, x11, ror #39
    1c18:	add	x13, x16, x13
    1c1c:	mov	x16, #0x8118                	// #33048
    1c20:	ldp	x14, x15, [sp, #64]
    1c24:	movk	x16, #0xda6d, lsl #16
    1c28:	movk	x16, #0x5ed5, lsl #32
    1c2c:	movk	x16, #0xab1c, lsl #48
    1c30:	add	x12, x12, x16
    1c34:	str	x17, [sp, #696]
    1c38:	add	x14, x14, x17
    1c3c:	add	x17, x12, x8
    1c40:	str	x8, [sp, #672]
    1c44:	add	x8, x13, x12
    1c48:	bic	x12, x1, x17
    1c4c:	and	x13, x18, x17
    1c50:	orr	x12, x13, x12
    1c54:	orr	x13, x8, x11
    1c58:	add	x12, x14, x12
    1c5c:	and	x14, x8, x11
    1c60:	and	x13, x13, x9
    1c64:	orr	x13, x13, x14
    1c68:	ror	x14, x17, #14
    1c6c:	mov	x16, #0x242                 	// #578
    1c70:	eor	x14, x14, x17, ror #18
    1c74:	movk	x16, #0xa303, lsl #16
    1c78:	eor	x14, x14, x17, ror #41
    1c7c:	movk	x16, #0xaa98, lsl #32
    1c80:	add	x12, x12, x14
    1c84:	ror	x14, x8, #28
    1c88:	movk	x16, #0xd807, lsl #48
    1c8c:	eor	x14, x14, x8, ror #34
    1c90:	eor	x14, x14, x8, ror #39
    1c94:	add	x12, x12, x16
    1c98:	str	x1, [sp, #688]
    1c9c:	add	x15, x15, x1
    1ca0:	add	x13, x14, x13
    1ca4:	add	x1, x12, x10
    1ca8:	str	x10, [sp, #664]
    1cac:	add	x10, x13, x12
    1cb0:	bic	x12, x18, x1
    1cb4:	and	x13, x17, x1
    1cb8:	orr	x12, x13, x12
    1cbc:	orr	x13, x10, x8
    1cc0:	add	x12, x15, x12
    1cc4:	and	x15, x10, x8
    1cc8:	and	x13, x13, x11
    1ccc:	orr	x13, x13, x15
    1cd0:	ror	x15, x1, #14
    1cd4:	eor	x15, x15, x1, ror #18
    1cd8:	eor	x15, x15, x1, ror #41
    1cdc:	add	x12, x12, x15
    1ce0:	ror	x15, x10, #28
    1ce4:	eor	x15, x15, x10, ror #34
    1ce8:	eor	x15, x15, x10, ror #39
    1cec:	add	x13, x15, x13
    1cf0:	mov	x15, #0x6fbe                	// #28606
    1cf4:	ldp	x14, x16, [sp, #80]
    1cf8:	movk	x15, #0x4570, lsl #16
    1cfc:	movk	x15, #0x5b01, lsl #32
    1d00:	movk	x15, #0x1283, lsl #48
    1d04:	add	x12, x12, x15
    1d08:	str	x18, [sp, #680]
    1d0c:	add	x14, x14, x18
    1d10:	add	x18, x12, x9
    1d14:	str	x9, [sp, #656]
    1d18:	add	x9, x13, x12
    1d1c:	bic	x12, x17, x18
    1d20:	and	x13, x1, x18
    1d24:	orr	x12, x13, x12
    1d28:	orr	x13, x9, x10
    1d2c:	add	x12, x14, x12
    1d30:	and	x14, x9, x10
    1d34:	and	x13, x13, x8
    1d38:	orr	x13, x13, x14
    1d3c:	ror	x14, x18, #14
    1d40:	mov	x15, #0xb28c                	// #45708
    1d44:	eor	x14, x14, x18, ror #18
    1d48:	movk	x15, #0x4ee4, lsl #16
    1d4c:	eor	x14, x14, x18, ror #41
    1d50:	movk	x15, #0x85be, lsl #32
    1d54:	add	x12, x12, x14
    1d58:	ror	x14, x9, #28
    1d5c:	movk	x15, #0x2431, lsl #48
    1d60:	eor	x14, x14, x9, ror #34
    1d64:	eor	x14, x14, x9, ror #39
    1d68:	add	x12, x12, x15
    1d6c:	str	x17, [sp, #672]
    1d70:	add	x16, x16, x17
    1d74:	add	x13, x14, x13
    1d78:	add	x17, x12, x11
    1d7c:	str	x11, [sp, #648]
    1d80:	add	x11, x13, x12
    1d84:	bic	x12, x1, x17
    1d88:	and	x13, x18, x17
    1d8c:	orr	x12, x13, x12
    1d90:	orr	x13, x11, x9
    1d94:	add	x12, x16, x12
    1d98:	and	x16, x11, x9
    1d9c:	and	x13, x13, x10
    1da0:	orr	x13, x13, x16
    1da4:	ror	x16, x17, #14
    1da8:	eor	x16, x16, x17, ror #18
    1dac:	eor	x16, x16, x17, ror #41
    1db0:	add	x12, x12, x16
    1db4:	ror	x16, x11, #28
    1db8:	eor	x16, x16, x11, ror #34
    1dbc:	eor	x16, x16, x11, ror #39
    1dc0:	add	x13, x16, x13
    1dc4:	mov	x16, #0xb4e2                	// #46306
    1dc8:	ldp	x14, x15, [sp, #96]
    1dcc:	movk	x16, #0xd5ff, lsl #16
    1dd0:	movk	x16, #0x7dc3, lsl #32
    1dd4:	movk	x16, #0x550c, lsl #48
    1dd8:	add	x12, x12, x16
    1ddc:	str	x1, [sp, #664]
    1de0:	add	x14, x14, x1
    1de4:	add	x1, x12, x8
    1de8:	str	x8, [sp, #640]
    1dec:	add	x8, x13, x12
    1df0:	bic	x12, x18, x1
    1df4:	and	x13, x17, x1
    1df8:	orr	x12, x13, x12
    1dfc:	orr	x13, x8, x11
    1e00:	add	x12, x14, x12
    1e04:	and	x14, x8, x11
    1e08:	and	x13, x13, x9
    1e0c:	orr	x13, x13, x14
    1e10:	ror	x14, x1, #14
    1e14:	mov	x16, #0x896f                	// #35183
    1e18:	eor	x14, x14, x1, ror #18
    1e1c:	movk	x16, #0xf27b, lsl #16
    1e20:	eor	x14, x14, x1, ror #41
    1e24:	movk	x16, #0x5d74, lsl #32
    1e28:	add	x12, x12, x14
    1e2c:	ror	x14, x8, #28
    1e30:	movk	x16, #0x72be, lsl #48
    1e34:	eor	x14, x14, x8, ror #34
    1e38:	eor	x14, x14, x8, ror #39
    1e3c:	add	x12, x12, x16
    1e40:	str	x18, [sp, #656]
    1e44:	add	x15, x15, x18
    1e48:	add	x13, x14, x13
    1e4c:	add	x18, x12, x10
    1e50:	str	x10, [sp, #696]
    1e54:	add	x10, x13, x12
    1e58:	bic	x12, x17, x18
    1e5c:	and	x13, x1, x18
    1e60:	orr	x12, x13, x12
    1e64:	orr	x13, x10, x8
    1e68:	add	x12, x15, x12
    1e6c:	and	x15, x10, x8
    1e70:	and	x13, x13, x11
    1e74:	orr	x13, x13, x15
    1e78:	ror	x15, x18, #14
    1e7c:	eor	x15, x15, x18, ror #18
    1e80:	eor	x15, x15, x18, ror #41
    1e84:	add	x12, x12, x15
    1e88:	ror	x15, x10, #28
    1e8c:	eor	x15, x15, x10, ror #34
    1e90:	eor	x15, x15, x10, ror #39
    1e94:	add	x13, x15, x13
    1e98:	mov	x15, #0x96b1                	// #38577
    1e9c:	ldp	x14, x16, [sp, #112]
    1ea0:	movk	x15, #0x3b16, lsl #16
    1ea4:	movk	x15, #0xb1fe, lsl #32
    1ea8:	movk	x15, #0x80de, lsl #48
    1eac:	add	x12, x12, x15
    1eb0:	str	x17, [sp, #648]
    1eb4:	add	x14, x14, x17
    1eb8:	add	x17, x12, x9
    1ebc:	str	x9, [sp, #688]
    1ec0:	add	x9, x13, x12
    1ec4:	bic	x12, x1, x17
    1ec8:	and	x13, x18, x17
    1ecc:	orr	x12, x13, x12
    1ed0:	orr	x13, x9, x10
    1ed4:	add	x12, x14, x12
    1ed8:	and	x14, x9, x10
    1edc:	and	x13, x13, x8
    1ee0:	orr	x13, x13, x14
    1ee4:	ror	x14, x17, #14
    1ee8:	mov	x15, #0x1235                	// #4661
    1eec:	eor	x14, x14, x17, ror #18
    1ef0:	movk	x15, #0x25c7, lsl #16
    1ef4:	eor	x14, x14, x17, ror #41
    1ef8:	movk	x15, #0x6a7, lsl #32
    1efc:	add	x12, x12, x14
    1f00:	ror	x14, x9, #28
    1f04:	movk	x15, #0x9bdc, lsl #48
    1f08:	eor	x14, x14, x9, ror #34
    1f0c:	eor	x14, x14, x9, ror #39
    1f10:	add	x12, x12, x15
    1f14:	str	x1, [sp, #640]
    1f18:	add	x16, x16, x1
    1f1c:	add	x13, x14, x13
    1f20:	add	x1, x12, x11
    1f24:	str	x11, [sp, #680]
    1f28:	add	x11, x13, x12
    1f2c:	bic	x12, x18, x1
    1f30:	and	x13, x17, x1
    1f34:	orr	x12, x13, x12
    1f38:	orr	x13, x11, x9
    1f3c:	add	x12, x16, x12
    1f40:	and	x16, x11, x9
    1f44:	and	x13, x13, x10
    1f48:	orr	x13, x13, x16
    1f4c:	ror	x16, x1, #14
    1f50:	eor	x16, x16, x1, ror #18
    1f54:	eor	x16, x16, x1, ror #41
    1f58:	add	x12, x12, x16
    1f5c:	ror	x16, x11, #28
    1f60:	eor	x16, x16, x11, ror #34
    1f64:	eor	x16, x16, x11, ror #39
    1f68:	add	x13, x16, x13
    1f6c:	mov	x16, #0x2694                	// #9876
    1f70:	ldp	x14, x15, [sp, #128]
    1f74:	movk	x16, #0xcf69, lsl #16
    1f78:	movk	x16, #0xf174, lsl #32
    1f7c:	movk	x16, #0xc19b, lsl #48
    1f80:	add	x12, x12, x16
    1f84:	str	x18, [sp, #696]
    1f88:	add	x14, x14, x18
    1f8c:	add	x18, x12, x8
    1f90:	str	x8, [sp, #672]
    1f94:	add	x8, x13, x12
    1f98:	bic	x12, x17, x18
    1f9c:	and	x13, x1, x18
    1fa0:	orr	x12, x13, x12
    1fa4:	orr	x13, x8, x11
    1fa8:	add	x12, x14, x12
    1fac:	and	x14, x8, x11
    1fb0:	and	x13, x13, x9
    1fb4:	orr	x13, x13, x14
    1fb8:	ror	x14, x18, #14
    1fbc:	mov	x16, #0x4ad2                	// #19154
    1fc0:	eor	x14, x14, x18, ror #18
    1fc4:	movk	x16, #0x9ef1, lsl #16
    1fc8:	eor	x14, x14, x18, ror #41
    1fcc:	movk	x16, #0x69c1, lsl #32
    1fd0:	add	x12, x12, x14
    1fd4:	ror	x14, x8, #28
    1fd8:	movk	x16, #0xe49b, lsl #48
    1fdc:	eor	x14, x14, x8, ror #34
    1fe0:	eor	x14, x14, x8, ror #39
    1fe4:	add	x12, x12, x16
    1fe8:	str	x17, [sp, #688]
    1fec:	add	x15, x15, x17
    1ff0:	add	x13, x14, x13
    1ff4:	add	x17, x12, x10
    1ff8:	str	x10, [sp, #664]
    1ffc:	add	x10, x13, x12
    2000:	bic	x12, x1, x17
    2004:	and	x13, x18, x17
    2008:	orr	x12, x13, x12
    200c:	orr	x13, x10, x8
    2010:	add	x12, x15, x12
    2014:	and	x15, x10, x8
    2018:	and	x13, x13, x11
    201c:	orr	x13, x13, x15
    2020:	ror	x15, x17, #14
    2024:	eor	x15, x15, x17, ror #18
    2028:	eor	x15, x15, x17, ror #41
    202c:	add	x12, x12, x15
    2030:	ror	x15, x10, #28
    2034:	eor	x15, x15, x10, ror #34
    2038:	eor	x15, x15, x10, ror #39
    203c:	add	x13, x15, x13
    2040:	mov	x15, #0x25e3                	// #9699
    2044:	ldp	x14, x16, [sp, #144]
    2048:	movk	x15, #0x384f, lsl #16
    204c:	movk	x15, #0x4786, lsl #32
    2050:	movk	x15, #0xefbe, lsl #48
    2054:	add	x12, x12, x15
    2058:	str	x1, [sp, #680]
    205c:	add	x14, x14, x1
    2060:	add	x1, x12, x9
    2064:	str	x9, [sp, #656]
    2068:	add	x9, x13, x12
    206c:	bic	x12, x18, x1
    2070:	and	x13, x17, x1
    2074:	orr	x12, x13, x12
    2078:	orr	x13, x9, x10
    207c:	add	x12, x14, x12
    2080:	and	x14, x9, x10
    2084:	and	x13, x13, x8
    2088:	orr	x13, x13, x14
    208c:	ror	x14, x1, #14
    2090:	mov	x15, #0xd5b5                	// #54709
    2094:	eor	x14, x14, x1, ror #18
    2098:	movk	x15, #0x8b8c, lsl #16
    209c:	eor	x14, x14, x1, ror #41
    20a0:	movk	x15, #0x9dc6, lsl #32
    20a4:	add	x12, x12, x14
    20a8:	ror	x14, x9, #28
    20ac:	movk	x15, #0xfc1, lsl #48
    20b0:	eor	x14, x14, x9, ror #34
    20b4:	eor	x14, x14, x9, ror #39
    20b8:	add	x12, x12, x15
    20bc:	str	x18, [sp, #672]
    20c0:	add	x16, x16, x18
    20c4:	add	x13, x14, x13
    20c8:	add	x18, x12, x11
    20cc:	str	x11, [sp, #648]
    20d0:	add	x11, x13, x12
    20d4:	bic	x12, x17, x18
    20d8:	and	x13, x1, x18
    20dc:	orr	x12, x13, x12
    20e0:	orr	x13, x11, x9
    20e4:	add	x12, x16, x12
    20e8:	and	x16, x11, x9
    20ec:	and	x13, x13, x10
    20f0:	orr	x13, x13, x16
    20f4:	ror	x16, x18, #14
    20f8:	eor	x16, x16, x18, ror #18
    20fc:	eor	x16, x16, x18, ror #41
    2100:	add	x12, x12, x16
    2104:	ror	x16, x11, #28
    2108:	eor	x16, x16, x11, ror #34
    210c:	eor	x16, x16, x11, ror #39
    2110:	add	x13, x16, x13
    2114:	mov	x16, #0x9c65                	// #40037
    2118:	ldp	x14, x15, [sp, #160]
    211c:	movk	x16, #0x77ac, lsl #16
    2120:	movk	x16, #0xa1cc, lsl #32
    2124:	movk	x16, #0x240c, lsl #48
    2128:	add	x12, x12, x16
    212c:	str	x17, [sp, #664]
    2130:	add	x14, x14, x17
    2134:	add	x17, x12, x8
    2138:	str	x8, [sp, #640]
    213c:	add	x8, x13, x12
    2140:	bic	x12, x1, x17
    2144:	and	x13, x18, x17
    2148:	orr	x12, x13, x12
    214c:	orr	x13, x8, x11
    2150:	add	x12, x14, x12
    2154:	and	x14, x8, x11
    2158:	and	x13, x13, x9
    215c:	orr	x13, x13, x14
    2160:	ror	x14, x17, #14
    2164:	mov	x16, #0x275                 	// #629
    2168:	eor	x14, x14, x17, ror #18
    216c:	movk	x16, #0x592b, lsl #16
    2170:	eor	x14, x14, x17, ror #41
    2174:	movk	x16, #0x2c6f, lsl #32
    2178:	add	x12, x12, x14
    217c:	ror	x14, x8, #28
    2180:	movk	x16, #0x2de9, lsl #48
    2184:	eor	x14, x14, x8, ror #34
    2188:	eor	x14, x14, x8, ror #39
    218c:	add	x12, x12, x16
    2190:	str	x1, [sp, #656]
    2194:	add	x15, x15, x1
    2198:	add	x13, x14, x13
    219c:	add	x1, x12, x10
    21a0:	str	x10, [sp, #696]
    21a4:	add	x10, x13, x12
    21a8:	bic	x12, x18, x1
    21ac:	and	x13, x17, x1
    21b0:	orr	x12, x13, x12
    21b4:	orr	x13, x10, x8
    21b8:	add	x12, x15, x12
    21bc:	and	x15, x10, x8
    21c0:	and	x13, x13, x11
    21c4:	orr	x13, x13, x15
    21c8:	ror	x15, x1, #14
    21cc:	eor	x15, x15, x1, ror #18
    21d0:	eor	x15, x15, x1, ror #41
    21d4:	add	x12, x12, x15
    21d8:	ror	x15, x10, #28
    21dc:	eor	x15, x15, x10, ror #34
    21e0:	eor	x15, x15, x10, ror #39
    21e4:	add	x13, x15, x13
    21e8:	mov	x15, #0xe483                	// #58499
    21ec:	ldp	x14, x16, [sp, #176]
    21f0:	movk	x15, #0x6ea6, lsl #16
    21f4:	movk	x15, #0x84aa, lsl #32
    21f8:	movk	x15, #0x4a74, lsl #48
    21fc:	add	x12, x12, x15
    2200:	str	x18, [sp, #648]
    2204:	add	x14, x14, x18
    2208:	add	x18, x12, x9
    220c:	str	x9, [sp, #688]
    2210:	add	x9, x13, x12
    2214:	bic	x12, x17, x18
    2218:	and	x13, x1, x18
    221c:	orr	x12, x13, x12
    2220:	orr	x13, x9, x10
    2224:	add	x12, x14, x12
    2228:	and	x14, x9, x10
    222c:	and	x13, x13, x8
    2230:	orr	x13, x13, x14
    2234:	ror	x14, x18, #14
    2238:	mov	x15, #0xfbd4                	// #64468
    223c:	eor	x14, x14, x18, ror #18
    2240:	movk	x15, #0xbd41, lsl #16
    2244:	eor	x14, x14, x18, ror #41
    2248:	movk	x15, #0xa9dc, lsl #32
    224c:	add	x12, x12, x14
    2250:	ror	x14, x9, #28
    2254:	movk	x15, #0x5cb0, lsl #48
    2258:	eor	x14, x14, x9, ror #34
    225c:	eor	x14, x14, x9, ror #39
    2260:	add	x12, x12, x15
    2264:	str	x17, [sp, #640]
    2268:	add	x16, x16, x17
    226c:	add	x13, x14, x13
    2270:	add	x17, x12, x11
    2274:	str	x11, [sp, #680]
    2278:	add	x11, x13, x12
    227c:	bic	x12, x1, x17
    2280:	and	x13, x18, x17
    2284:	orr	x12, x13, x12
    2288:	orr	x13, x11, x9
    228c:	add	x12, x16, x12
    2290:	and	x16, x11, x9
    2294:	and	x13, x13, x10
    2298:	orr	x13, x13, x16
    229c:	ror	x16, x17, #14
    22a0:	eor	x16, x16, x17, ror #18
    22a4:	eor	x16, x16, x17, ror #41
    22a8:	add	x12, x12, x16
    22ac:	ror	x16, x11, #28
    22b0:	eor	x16, x16, x11, ror #34
    22b4:	eor	x16, x16, x11, ror #39
    22b8:	add	x13, x16, x13
    22bc:	mov	x16, #0x53b5                	// #21429
    22c0:	ldp	x14, x15, [sp, #192]
    22c4:	movk	x16, #0x8311, lsl #16
    22c8:	movk	x16, #0x88da, lsl #32
    22cc:	movk	x16, #0x76f9, lsl #48
    22d0:	add	x12, x12, x16
    22d4:	str	x1, [sp, #696]
    22d8:	add	x14, x14, x1
    22dc:	add	x1, x12, x8
    22e0:	str	x8, [sp, #672]
    22e4:	add	x8, x13, x12
    22e8:	bic	x12, x18, x1
    22ec:	and	x13, x17, x1
    22f0:	orr	x12, x13, x12
    22f4:	orr	x13, x8, x11
    22f8:	add	x12, x14, x12
    22fc:	and	x14, x8, x11
    2300:	and	x13, x13, x9
    2304:	orr	x13, x13, x14
    2308:	ror	x14, x1, #14
    230c:	mov	x16, #0xdfab                	// #57259
    2310:	eor	x14, x14, x1, ror #18
    2314:	movk	x16, #0xee66, lsl #16
    2318:	eor	x14, x14, x1, ror #41
    231c:	movk	x16, #0x5152, lsl #32
    2320:	add	x12, x12, x14
    2324:	ror	x14, x8, #28
    2328:	movk	x16, #0x983e, lsl #48
    232c:	eor	x14, x14, x8, ror #34
    2330:	eor	x14, x14, x8, ror #39
    2334:	add	x12, x12, x16
    2338:	str	x18, [sp, #688]
    233c:	add	x15, x15, x18
    2340:	add	x13, x14, x13
    2344:	add	x18, x12, x10
    2348:	str	x10, [sp, #664]
    234c:	add	x10, x13, x12
    2350:	bic	x12, x17, x18
    2354:	and	x13, x1, x18
    2358:	orr	x12, x13, x12
    235c:	orr	x13, x10, x8
    2360:	add	x12, x15, x12
    2364:	and	x15, x10, x8
    2368:	and	x13, x13, x11
    236c:	orr	x13, x13, x15
    2370:	ror	x15, x18, #14
    2374:	eor	x15, x15, x18, ror #18
    2378:	eor	x15, x15, x18, ror #41
    237c:	add	x12, x12, x15
    2380:	ror	x15, x10, #28
    2384:	eor	x15, x15, x10, ror #34
    2388:	eor	x15, x15, x10, ror #39
    238c:	add	x13, x15, x13
    2390:	mov	x15, #0x3210                	// #12816
    2394:	ldp	x14, x16, [sp, #208]
    2398:	movk	x15, #0x2db4, lsl #16
    239c:	movk	x15, #0xc66d, lsl #32
    23a0:	movk	x15, #0xa831, lsl #48
    23a4:	add	x12, x12, x15
    23a8:	str	x17, [sp, #680]
    23ac:	add	x14, x14, x17
    23b0:	add	x17, x12, x9
    23b4:	str	x9, [sp, #656]
    23b8:	add	x9, x13, x12
    23bc:	bic	x12, x1, x17
    23c0:	and	x13, x18, x17
    23c4:	orr	x12, x13, x12
    23c8:	orr	x13, x9, x10
    23cc:	add	x12, x14, x12
    23d0:	and	x14, x9, x10
    23d4:	and	x13, x13, x8
    23d8:	orr	x13, x13, x14
    23dc:	ror	x14, x17, #14
    23e0:	mov	x15, #0x213f                	// #8511
    23e4:	eor	x14, x14, x17, ror #18
    23e8:	movk	x15, #0x98fb, lsl #16
    23ec:	eor	x14, x14, x17, ror #41
    23f0:	movk	x15, #0x27c8, lsl #32
    23f4:	add	x12, x12, x14
    23f8:	ror	x14, x9, #28
    23fc:	movk	x15, #0xb003, lsl #48
    2400:	eor	x14, x14, x9, ror #34
    2404:	eor	x14, x14, x9, ror #39
    2408:	add	x12, x12, x15
    240c:	str	x1, [sp, #672]
    2410:	add	x16, x16, x1
    2414:	add	x13, x14, x13
    2418:	add	x1, x12, x11
    241c:	str	x11, [sp, #648]
    2420:	add	x11, x13, x12
    2424:	bic	x12, x18, x1
    2428:	and	x13, x17, x1
    242c:	orr	x12, x13, x12
    2430:	orr	x13, x11, x9
    2434:	add	x12, x16, x12
    2438:	and	x16, x11, x9
    243c:	and	x13, x13, x10
    2440:	orr	x13, x13, x16
    2444:	ror	x16, x1, #14
    2448:	eor	x16, x16, x1, ror #18
    244c:	eor	x16, x16, x1, ror #41
    2450:	add	x12, x12, x16
    2454:	ror	x16, x11, #28
    2458:	eor	x16, x16, x11, ror #34
    245c:	eor	x16, x16, x11, ror #39
    2460:	add	x13, x16, x13
    2464:	mov	x16, #0xee4                 	// #3812
    2468:	ldp	x14, x15, [sp, #224]
    246c:	movk	x16, #0xbeef, lsl #16
    2470:	movk	x16, #0x7fc7, lsl #32
    2474:	movk	x16, #0xbf59, lsl #48
    2478:	add	x12, x12, x16
    247c:	str	x18, [sp, #664]
    2480:	add	x14, x14, x18
    2484:	add	x18, x12, x8
    2488:	str	x8, [sp, #640]
    248c:	add	x8, x13, x12
    2490:	bic	x12, x17, x18
    2494:	and	x13, x1, x18
    2498:	orr	x12, x13, x12
    249c:	orr	x13, x8, x11
    24a0:	add	x12, x14, x12
    24a4:	and	x14, x8, x11
    24a8:	and	x13, x13, x9
    24ac:	orr	x13, x13, x14
    24b0:	ror	x14, x18, #14
    24b4:	mov	x16, #0x8fc2                	// #36802
    24b8:	eor	x14, x14, x18, ror #18
    24bc:	movk	x16, #0x3da8, lsl #16
    24c0:	eor	x14, x14, x18, ror #41
    24c4:	movk	x16, #0xbf3, lsl #32
    24c8:	add	x12, x12, x14
    24cc:	ror	x14, x8, #28
    24d0:	movk	x16, #0xc6e0, lsl #48
    24d4:	eor	x14, x14, x8, ror #34
    24d8:	eor	x14, x14, x8, ror #39
    24dc:	add	x12, x12, x16
    24e0:	str	x17, [sp, #656]
    24e4:	add	x15, x15, x17
    24e8:	add	x13, x14, x13
    24ec:	add	x17, x12, x10
    24f0:	str	x10, [sp, #696]
    24f4:	add	x10, x13, x12
    24f8:	bic	x12, x1, x17
    24fc:	and	x13, x18, x17
    2500:	orr	x12, x13, x12
    2504:	orr	x13, x10, x8
    2508:	add	x12, x15, x12
    250c:	and	x15, x10, x8
    2510:	and	x13, x13, x11
    2514:	orr	x13, x13, x15
    2518:	ror	x15, x17, #14
    251c:	eor	x15, x15, x17, ror #18
    2520:	eor	x15, x15, x17, ror #41
    2524:	add	x12, x12, x15
    2528:	ror	x15, x10, #28
    252c:	eor	x15, x15, x10, ror #34
    2530:	eor	x15, x15, x10, ror #39
    2534:	add	x13, x15, x13
    2538:	mov	x15, #0xa725                	// #42789
    253c:	ldp	x14, x16, [sp, #240]
    2540:	movk	x15, #0x930a, lsl #16
    2544:	movk	x15, #0x9147, lsl #32
    2548:	movk	x15, #0xd5a7, lsl #48
    254c:	add	x12, x12, x15
    2550:	str	x1, [sp, #648]
    2554:	add	x14, x14, x1
    2558:	add	x1, x12, x9
    255c:	str	x9, [sp, #688]
    2560:	add	x9, x13, x12
    2564:	bic	x12, x18, x1
    2568:	and	x13, x17, x1
    256c:	orr	x12, x13, x12
    2570:	orr	x13, x9, x10
    2574:	add	x12, x14, x12
    2578:	and	x14, x9, x10
    257c:	and	x13, x13, x8
    2580:	orr	x13, x13, x14
    2584:	ror	x14, x1, #14
    2588:	mov	x15, #0x826f                	// #33391
    258c:	eor	x14, x14, x1, ror #18
    2590:	movk	x15, #0xe003, lsl #16
    2594:	eor	x14, x14, x1, ror #41
    2598:	movk	x15, #0x6351, lsl #32
    259c:	add	x12, x12, x14
    25a0:	ror	x14, x9, #28
    25a4:	movk	x15, #0x6ca, lsl #48
    25a8:	eor	x14, x14, x9, ror #34
    25ac:	eor	x14, x14, x9, ror #39
    25b0:	add	x12, x12, x15
    25b4:	str	x18, [sp, #640]
    25b8:	add	x16, x16, x18
    25bc:	add	x13, x14, x13
    25c0:	add	x18, x12, x11
    25c4:	str	x11, [sp, #680]
    25c8:	add	x11, x13, x12
    25cc:	bic	x12, x17, x18
    25d0:	and	x13, x1, x18
    25d4:	orr	x12, x13, x12
    25d8:	orr	x13, x11, x9
    25dc:	add	x12, x16, x12
    25e0:	and	x16, x11, x9
    25e4:	and	x13, x13, x10
    25e8:	orr	x13, x13, x16
    25ec:	ror	x16, x18, #14
    25f0:	eor	x16, x16, x18, ror #18
    25f4:	eor	x16, x16, x18, ror #41
    25f8:	add	x12, x12, x16
    25fc:	ror	x16, x11, #28
    2600:	eor	x16, x16, x11, ror #34
    2604:	eor	x16, x16, x11, ror #39
    2608:	add	x13, x16, x13
    260c:	mov	x16, #0x6e70                	// #28272
    2610:	ldp	x14, x15, [sp, #256]
    2614:	movk	x16, #0xa0e, lsl #16
    2618:	movk	x16, #0x2967, lsl #32
    261c:	movk	x16, #0x1429, lsl #48
    2620:	add	x12, x12, x16
    2624:	str	x17, [sp, #696]
    2628:	add	x14, x14, x17
    262c:	add	x17, x12, x8
    2630:	str	x8, [sp, #672]
    2634:	add	x8, x13, x12
    2638:	bic	x12, x1, x17
    263c:	and	x13, x18, x17
    2640:	orr	x12, x13, x12
    2644:	orr	x13, x8, x11
    2648:	add	x12, x14, x12
    264c:	and	x14, x8, x11
    2650:	and	x13, x13, x9
    2654:	orr	x13, x13, x14
    2658:	ror	x14, x17, #14
    265c:	mov	x16, #0x2ffc                	// #12284
    2660:	eor	x14, x14, x17, ror #18
    2664:	movk	x16, #0x46d2, lsl #16
    2668:	eor	x14, x14, x17, ror #41
    266c:	movk	x16, #0xa85, lsl #32
    2670:	add	x12, x12, x14
    2674:	ror	x14, x8, #28
    2678:	movk	x16, #0x27b7, lsl #48
    267c:	eor	x14, x14, x8, ror #34
    2680:	eor	x14, x14, x8, ror #39
    2684:	add	x12, x12, x16
    2688:	str	x1, [sp, #688]
    268c:	add	x15, x15, x1
    2690:	add	x13, x14, x13
    2694:	add	x1, x12, x10
    2698:	str	x10, [sp, #664]
    269c:	add	x10, x13, x12
    26a0:	bic	x12, x18, x1
    26a4:	and	x13, x17, x1
    26a8:	orr	x12, x13, x12
    26ac:	orr	x13, x10, x8
    26b0:	add	x12, x15, x12
    26b4:	and	x15, x10, x8
    26b8:	and	x13, x13, x11
    26bc:	orr	x13, x13, x15
    26c0:	ror	x15, x1, #14
    26c4:	eor	x15, x15, x1, ror #18
    26c8:	eor	x15, x15, x1, ror #41
    26cc:	add	x12, x12, x15
    26d0:	ror	x15, x10, #28
    26d4:	eor	x15, x15, x10, ror #34
    26d8:	eor	x15, x15, x10, ror #39
    26dc:	add	x13, x15, x13
    26e0:	mov	x15, #0xc926                	// #51494
    26e4:	ldp	x14, x16, [sp, #272]
    26e8:	movk	x15, #0x5c26, lsl #16
    26ec:	movk	x15, #0x2138, lsl #32
    26f0:	movk	x15, #0x2e1b, lsl #48
    26f4:	add	x12, x12, x15
    26f8:	str	x18, [sp, #680]
    26fc:	add	x14, x14, x18
    2700:	add	x18, x12, x9
    2704:	str	x9, [sp, #656]
    2708:	add	x9, x13, x12
    270c:	bic	x12, x17, x18
    2710:	and	x13, x1, x18
    2714:	orr	x12, x13, x12
    2718:	orr	x13, x9, x10
    271c:	add	x12, x14, x12
    2720:	and	x14, x9, x10
    2724:	and	x13, x13, x8
    2728:	orr	x13, x13, x14
    272c:	ror	x14, x18, #14
    2730:	mov	x15, #0x2aed                	// #10989
    2734:	eor	x14, x14, x18, ror #18
    2738:	movk	x15, #0x5ac4, lsl #16
    273c:	eor	x14, x14, x18, ror #41
    2740:	movk	x15, #0x6dfc, lsl #32
    2744:	add	x12, x12, x14
    2748:	ror	x14, x9, #28
    274c:	movk	x15, #0x4d2c, lsl #48
    2750:	eor	x14, x14, x9, ror #34
    2754:	eor	x14, x14, x9, ror #39
    2758:	add	x12, x12, x15
    275c:	str	x17, [sp, #672]
    2760:	add	x16, x16, x17
    2764:	add	x13, x14, x13
    2768:	add	x17, x12, x11
    276c:	str	x11, [sp, #648]
    2770:	add	x11, x13, x12
    2774:	bic	x12, x1, x17
    2778:	and	x13, x18, x17
    277c:	orr	x12, x13, x12
    2780:	orr	x13, x11, x9
    2784:	add	x12, x16, x12
    2788:	and	x16, x11, x9
    278c:	and	x13, x13, x10
    2790:	orr	x13, x13, x16
    2794:	ror	x16, x17, #14
    2798:	eor	x16, x16, x17, ror #18
    279c:	eor	x16, x16, x17, ror #41
    27a0:	add	x12, x12, x16
    27a4:	ror	x16, x11, #28
    27a8:	eor	x16, x16, x11, ror #34
    27ac:	eor	x16, x16, x11, ror #39
    27b0:	add	x13, x16, x13
    27b4:	mov	x16, #0xb3df                	// #46047
    27b8:	ldp	x14, x15, [sp, #288]
    27bc:	movk	x16, #0x9d95, lsl #16
    27c0:	movk	x16, #0xd13, lsl #32
    27c4:	movk	x16, #0x5338, lsl #48
    27c8:	add	x12, x12, x16
    27cc:	str	x1, [sp, #664]
    27d0:	add	x14, x14, x1
    27d4:	add	x1, x12, x8
    27d8:	str	x8, [sp, #640]
    27dc:	add	x8, x13, x12
    27e0:	bic	x12, x18, x1
    27e4:	and	x13, x17, x1
    27e8:	orr	x12, x13, x12
    27ec:	orr	x13, x8, x11
    27f0:	add	x12, x14, x12
    27f4:	and	x14, x8, x11
    27f8:	and	x13, x13, x9
    27fc:	orr	x13, x13, x14
    2800:	ror	x14, x1, #14
    2804:	mov	x16, #0x63de                	// #25566
    2808:	eor	x14, x14, x1, ror #18
    280c:	movk	x16, #0x8baf, lsl #16
    2810:	eor	x14, x14, x1, ror #41
    2814:	movk	x16, #0x7354, lsl #32
    2818:	add	x12, x12, x14
    281c:	ror	x14, x8, #28
    2820:	movk	x16, #0x650a, lsl #48
    2824:	eor	x14, x14, x8, ror #34
    2828:	eor	x14, x14, x8, ror #39
    282c:	add	x12, x12, x16
    2830:	str	x18, [sp, #656]
    2834:	add	x15, x15, x18
    2838:	add	x13, x14, x13
    283c:	add	x18, x12, x10
    2840:	str	x10, [sp, #696]
    2844:	add	x10, x13, x12
    2848:	bic	x12, x17, x18
    284c:	and	x13, x1, x18
    2850:	orr	x12, x13, x12
    2854:	orr	x13, x10, x8
    2858:	add	x12, x15, x12
    285c:	and	x15, x10, x8
    2860:	and	x13, x13, x11
    2864:	orr	x13, x13, x15
    2868:	ror	x15, x18, #14
    286c:	eor	x15, x15, x18, ror #18
    2870:	eor	x15, x15, x18, ror #41
    2874:	add	x12, x12, x15
    2878:	ror	x15, x10, #28
    287c:	eor	x15, x15, x10, ror #34
    2880:	eor	x15, x15, x10, ror #39
    2884:	add	x13, x15, x13
    2888:	mov	x15, #0xb2a8                	// #45736
    288c:	ldp	x14, x16, [sp, #304]
    2890:	movk	x15, #0x3c77, lsl #16
    2894:	movk	x15, #0xabb, lsl #32
    2898:	movk	x15, #0x766a, lsl #48
    289c:	add	x12, x12, x15
    28a0:	str	x17, [sp, #648]
    28a4:	add	x14, x14, x17
    28a8:	add	x17, x12, x9
    28ac:	str	x9, [sp, #688]
    28b0:	add	x9, x13, x12
    28b4:	bic	x12, x1, x17
    28b8:	and	x13, x18, x17
    28bc:	orr	x12, x13, x12
    28c0:	orr	x13, x9, x10
    28c4:	add	x12, x14, x12
    28c8:	and	x14, x9, x10
    28cc:	and	x13, x13, x8
    28d0:	orr	x13, x13, x14
    28d4:	ror	x14, x17, #14
    28d8:	mov	x15, #0xaee6                	// #44774
    28dc:	eor	x14, x14, x17, ror #18
    28e0:	movk	x15, #0x47ed, lsl #16
    28e4:	eor	x14, x14, x17, ror #41
    28e8:	movk	x15, #0xc92e, lsl #32
    28ec:	add	x12, x12, x14
    28f0:	ror	x14, x9, #28
    28f4:	movk	x15, #0x81c2, lsl #48
    28f8:	eor	x14, x14, x9, ror #34
    28fc:	eor	x14, x14, x9, ror #39
    2900:	add	x12, x12, x15
    2904:	str	x1, [sp, #640]
    2908:	add	x16, x16, x1
    290c:	add	x13, x14, x13
    2910:	add	x1, x12, x11
    2914:	str	x11, [sp, #680]
    2918:	add	x11, x13, x12
    291c:	bic	x12, x18, x1
    2920:	and	x13, x17, x1
    2924:	orr	x12, x13, x12
    2928:	orr	x13, x11, x9
    292c:	add	x12, x16, x12
    2930:	and	x16, x11, x9
    2934:	and	x13, x13, x10
    2938:	orr	x13, x13, x16
    293c:	ror	x16, x1, #14
    2940:	eor	x16, x16, x1, ror #18
    2944:	eor	x16, x16, x1, ror #41
    2948:	add	x12, x12, x16
    294c:	ror	x16, x11, #28
    2950:	eor	x16, x16, x11, ror #34
    2954:	eor	x16, x16, x11, ror #39
    2958:	add	x13, x16, x13
    295c:	mov	x16, #0x353b                	// #13627
    2960:	ldp	x14, x15, [sp, #320]
    2964:	movk	x16, #0x1482, lsl #16
    2968:	movk	x16, #0x2c85, lsl #32
    296c:	movk	x16, #0x9272, lsl #48
    2970:	add	x12, x12, x16
    2974:	str	x18, [sp, #696]
    2978:	add	x14, x14, x18
    297c:	add	x18, x12, x8
    2980:	str	x8, [sp, #672]
    2984:	add	x8, x13, x12
    2988:	bic	x12, x17, x18
    298c:	and	x13, x1, x18
    2990:	orr	x12, x13, x12
    2994:	orr	x13, x8, x11
    2998:	add	x12, x14, x12
    299c:	and	x14, x8, x11
    29a0:	and	x13, x13, x9
    29a4:	orr	x13, x13, x14
    29a8:	ror	x14, x18, #14
    29ac:	mov	x16, #0x364                 	// #868
    29b0:	eor	x14, x14, x18, ror #18
    29b4:	movk	x16, #0x4cf1, lsl #16
    29b8:	eor	x14, x14, x18, ror #41
    29bc:	movk	x16, #0xe8a1, lsl #32
    29c0:	add	x12, x12, x14
    29c4:	ror	x14, x8, #28
    29c8:	movk	x16, #0xa2bf, lsl #48
    29cc:	eor	x14, x14, x8, ror #34
    29d0:	eor	x14, x14, x8, ror #39
    29d4:	add	x12, x12, x16
    29d8:	str	x17, [sp, #688]
    29dc:	add	x15, x15, x17
    29e0:	add	x13, x14, x13
    29e4:	add	x17, x12, x10
    29e8:	str	x10, [sp, #664]
    29ec:	add	x10, x13, x12
    29f0:	bic	x12, x1, x17
    29f4:	and	x13, x18, x17
    29f8:	orr	x12, x13, x12
    29fc:	orr	x13, x10, x8
    2a00:	add	x12, x15, x12
    2a04:	and	x15, x10, x8
    2a08:	and	x13, x13, x11
    2a0c:	orr	x13, x13, x15
    2a10:	ror	x15, x17, #14
    2a14:	eor	x15, x15, x17, ror #18
    2a18:	eor	x15, x15, x17, ror #41
    2a1c:	add	x12, x12, x15
    2a20:	ror	x15, x10, #28
    2a24:	eor	x15, x15, x10, ror #34
    2a28:	eor	x15, x15, x10, ror #39
    2a2c:	add	x13, x15, x13
    2a30:	mov	x15, #0x3001                	// #12289
    2a34:	ldp	x14, x16, [sp, #336]
    2a38:	movk	x15, #0xbc42, lsl #16
    2a3c:	movk	x15, #0x664b, lsl #32
    2a40:	movk	x15, #0xa81a, lsl #48
    2a44:	add	x12, x12, x15
    2a48:	str	x1, [sp, #680]
    2a4c:	add	x14, x14, x1
    2a50:	add	x1, x12, x9
    2a54:	str	x9, [sp, #656]
    2a58:	add	x9, x13, x12
    2a5c:	bic	x12, x18, x1
    2a60:	and	x13, x17, x1
    2a64:	orr	x12, x13, x12
    2a68:	orr	x13, x9, x10
    2a6c:	add	x12, x14, x12
    2a70:	and	x14, x9, x10
    2a74:	and	x13, x13, x8
    2a78:	orr	x13, x13, x14
    2a7c:	ror	x14, x1, #14
    2a80:	mov	x15, #0x9791                	// #38801
    2a84:	eor	x14, x14, x1, ror #18
    2a88:	movk	x15, #0xd0f8, lsl #16
    2a8c:	eor	x14, x14, x1, ror #41
    2a90:	movk	x15, #0x8b70, lsl #32
    2a94:	add	x12, x12, x14
    2a98:	ror	x14, x9, #28
    2a9c:	movk	x15, #0xc24b, lsl #48
    2aa0:	eor	x14, x14, x9, ror #34
    2aa4:	eor	x14, x14, x9, ror #39
    2aa8:	add	x12, x12, x15
    2aac:	str	x18, [sp, #672]
    2ab0:	add	x16, x16, x18
    2ab4:	add	x13, x14, x13
    2ab8:	add	x18, x12, x11
    2abc:	str	x11, [sp, #648]
    2ac0:	add	x11, x13, x12
    2ac4:	bic	x12, x17, x18
    2ac8:	and	x13, x1, x18
    2acc:	orr	x12, x13, x12
    2ad0:	orr	x13, x11, x9
    2ad4:	add	x12, x16, x12
    2ad8:	and	x16, x11, x9
    2adc:	and	x13, x13, x10
    2ae0:	orr	x13, x13, x16
    2ae4:	ror	x16, x18, #14
    2ae8:	eor	x16, x16, x18, ror #18
    2aec:	eor	x16, x16, x18, ror #41
    2af0:	add	x12, x12, x16
    2af4:	ror	x16, x11, #28
    2af8:	eor	x16, x16, x11, ror #34
    2afc:	eor	x16, x16, x11, ror #39
    2b00:	add	x13, x16, x13
    2b04:	mov	x16, #0xbe30                	// #48688
    2b08:	ldp	x14, x15, [sp, #352]
    2b0c:	movk	x16, #0x654, lsl #16
    2b10:	movk	x16, #0x51a3, lsl #32
    2b14:	movk	x16, #0xc76c, lsl #48
    2b18:	add	x12, x12, x16
    2b1c:	str	x17, [sp, #664]
    2b20:	add	x14, x14, x17
    2b24:	add	x17, x12, x8
    2b28:	str	x8, [sp, #640]
    2b2c:	add	x8, x13, x12
    2b30:	bic	x12, x1, x17
    2b34:	and	x13, x18, x17
    2b38:	orr	x12, x13, x12
    2b3c:	orr	x13, x8, x11
    2b40:	add	x12, x14, x12
    2b44:	and	x14, x8, x11
    2b48:	and	x13, x13, x9
    2b4c:	orr	x13, x13, x14
    2b50:	ror	x14, x17, #14
    2b54:	mov	x16, #0x5218                	// #21016
    2b58:	eor	x14, x14, x17, ror #18
    2b5c:	movk	x16, #0xd6ef, lsl #16
    2b60:	eor	x14, x14, x17, ror #41
    2b64:	movk	x16, #0xe819, lsl #32
    2b68:	add	x12, x12, x14
    2b6c:	ror	x14, x8, #28
    2b70:	movk	x16, #0xd192, lsl #48
    2b74:	eor	x14, x14, x8, ror #34
    2b78:	eor	x14, x14, x8, ror #39
    2b7c:	add	x12, x12, x16
    2b80:	str	x1, [sp, #656]
    2b84:	add	x15, x15, x1
    2b88:	add	x13, x14, x13
    2b8c:	add	x1, x12, x10
    2b90:	str	x10, [sp, #696]
    2b94:	add	x10, x13, x12
    2b98:	bic	x12, x18, x1
    2b9c:	and	x13, x17, x1
    2ba0:	orr	x12, x13, x12
    2ba4:	orr	x13, x10, x8
    2ba8:	add	x12, x15, x12
    2bac:	and	x15, x10, x8
    2bb0:	and	x13, x13, x11
    2bb4:	orr	x13, x13, x15
    2bb8:	ror	x15, x1, #14
    2bbc:	eor	x15, x15, x1, ror #18
    2bc0:	eor	x15, x15, x1, ror #41
    2bc4:	add	x12, x12, x15
    2bc8:	ror	x15, x10, #28
    2bcc:	eor	x15, x15, x10, ror #34
    2bd0:	eor	x15, x15, x10, ror #39
    2bd4:	add	x13, x15, x13
    2bd8:	mov	x15, #0xa910                	// #43280
    2bdc:	ldp	x14, x16, [sp, #368]
    2be0:	movk	x15, #0x5565, lsl #16
    2be4:	movk	x15, #0x624, lsl #32
    2be8:	movk	x15, #0xd699, lsl #48
    2bec:	add	x12, x12, x15
    2bf0:	str	x18, [sp, #648]
    2bf4:	add	x14, x14, x18
    2bf8:	add	x18, x12, x9
    2bfc:	str	x9, [sp, #688]
    2c00:	add	x9, x13, x12
    2c04:	bic	x12, x17, x18
    2c08:	and	x13, x1, x18
    2c0c:	orr	x12, x13, x12
    2c10:	orr	x13, x9, x10
    2c14:	add	x12, x14, x12
    2c18:	and	x14, x9, x10
    2c1c:	and	x13, x13, x8
    2c20:	orr	x13, x13, x14
    2c24:	ror	x14, x18, #14
    2c28:	mov	x15, #0x202a                	// #8234
    2c2c:	eor	x14, x14, x18, ror #18
    2c30:	movk	x15, #0x5771, lsl #16
    2c34:	eor	x14, x14, x18, ror #41
    2c38:	movk	x15, #0x3585, lsl #32
    2c3c:	add	x12, x12, x14
    2c40:	ror	x14, x9, #28
    2c44:	movk	x15, #0xf40e, lsl #48
    2c48:	eor	x14, x14, x9, ror #34
    2c4c:	eor	x14, x14, x9, ror #39
    2c50:	add	x12, x12, x15
    2c54:	str	x17, [sp, #640]
    2c58:	add	x16, x16, x17
    2c5c:	add	x13, x14, x13
    2c60:	add	x17, x12, x11
    2c64:	str	x11, [sp, #680]
    2c68:	add	x11, x13, x12
    2c6c:	bic	x12, x1, x17
    2c70:	and	x13, x18, x17
    2c74:	orr	x12, x13, x12
    2c78:	orr	x13, x11, x9
    2c7c:	add	x12, x16, x12
    2c80:	and	x16, x11, x9
    2c84:	and	x13, x13, x10
    2c88:	orr	x13, x13, x16
    2c8c:	ror	x16, x17, #14
    2c90:	eor	x16, x16, x17, ror #18
    2c94:	eor	x16, x16, x17, ror #41
    2c98:	add	x12, x12, x16
    2c9c:	ror	x16, x11, #28
    2ca0:	eor	x16, x16, x11, ror #34
    2ca4:	eor	x16, x16, x11, ror #39
    2ca8:	add	x13, x16, x13
    2cac:	mov	x16, #0xd1b8                	// #53688
    2cb0:	ldp	x14, x15, [sp, #384]
    2cb4:	movk	x16, #0x32bb, lsl #16
    2cb8:	movk	x16, #0xa070, lsl #32
    2cbc:	movk	x16, #0x106a, lsl #48
    2cc0:	add	x12, x12, x16
    2cc4:	str	x1, [sp, #696]
    2cc8:	add	x14, x14, x1
    2ccc:	add	x1, x12, x8
    2cd0:	str	x8, [sp, #672]
    2cd4:	add	x8, x13, x12
    2cd8:	bic	x12, x18, x1
    2cdc:	and	x13, x17, x1
    2ce0:	orr	x12, x13, x12
    2ce4:	orr	x13, x8, x11
    2ce8:	add	x12, x14, x12
    2cec:	and	x14, x8, x11
    2cf0:	and	x13, x13, x9
    2cf4:	orr	x13, x13, x14
    2cf8:	ror	x14, x1, #14
    2cfc:	mov	x16, #0xd0c8                	// #53448
    2d00:	eor	x14, x14, x1, ror #18
    2d04:	movk	x16, #0xb8d2, lsl #16
    2d08:	eor	x14, x14, x1, ror #41
    2d0c:	movk	x16, #0xc116, lsl #32
    2d10:	add	x12, x12, x14
    2d14:	ror	x14, x8, #28
    2d18:	movk	x16, #0x19a4, lsl #48
    2d1c:	eor	x14, x14, x8, ror #34
    2d20:	eor	x14, x14, x8, ror #39
    2d24:	add	x12, x12, x16
    2d28:	str	x18, [sp, #688]
    2d2c:	add	x15, x15, x18
    2d30:	add	x13, x14, x13
    2d34:	add	x18, x12, x10
    2d38:	str	x10, [sp, #664]
    2d3c:	add	x10, x13, x12
    2d40:	bic	x12, x17, x18
    2d44:	and	x13, x1, x18
    2d48:	orr	x12, x13, x12
    2d4c:	orr	x13, x10, x8
    2d50:	add	x12, x15, x12
    2d54:	and	x15, x10, x8
    2d58:	and	x13, x13, x11
    2d5c:	orr	x13, x13, x15
    2d60:	ror	x15, x18, #14
    2d64:	eor	x15, x15, x18, ror #18
    2d68:	eor	x15, x15, x18, ror #41
    2d6c:	add	x12, x12, x15
    2d70:	ror	x15, x10, #28
    2d74:	eor	x15, x15, x10, ror #34
    2d78:	eor	x15, x15, x10, ror #39
    2d7c:	add	x13, x15, x13
    2d80:	mov	x15, #0xab53                	// #43859
    2d84:	ldp	x14, x16, [sp, #400]
    2d88:	movk	x15, #0x5141, lsl #16
    2d8c:	movk	x15, #0x6c08, lsl #32
    2d90:	movk	x15, #0x1e37, lsl #48
    2d94:	add	x12, x12, x15
    2d98:	str	x17, [sp, #680]
    2d9c:	add	x14, x14, x17
    2da0:	add	x17, x12, x9
    2da4:	str	x9, [sp, #656]
    2da8:	add	x9, x13, x12
    2dac:	bic	x12, x1, x17
    2db0:	and	x13, x18, x17
    2db4:	orr	x12, x13, x12
    2db8:	orr	x13, x9, x10
    2dbc:	add	x12, x14, x12
    2dc0:	and	x14, x9, x10
    2dc4:	and	x13, x13, x8
    2dc8:	orr	x13, x13, x14
    2dcc:	ror	x14, x17, #14
    2dd0:	mov	x15, #0xeb99                	// #60313
    2dd4:	eor	x14, x14, x17, ror #18
    2dd8:	movk	x15, #0xdf8e, lsl #16
    2ddc:	eor	x14, x14, x17, ror #41
    2de0:	movk	x15, #0x774c, lsl #32
    2de4:	add	x12, x12, x14
    2de8:	ror	x14, x9, #28
    2dec:	movk	x15, #0x2748, lsl #48
    2df0:	eor	x14, x14, x9, ror #34
    2df4:	eor	x14, x14, x9, ror #39
    2df8:	add	x12, x12, x15
    2dfc:	str	x1, [sp, #672]
    2e00:	add	x16, x16, x1
    2e04:	add	x13, x14, x13
    2e08:	add	x1, x12, x11
    2e0c:	str	x11, [sp, #648]
    2e10:	add	x11, x13, x12
    2e14:	bic	x12, x18, x1
    2e18:	and	x13, x17, x1
    2e1c:	orr	x12, x13, x12
    2e20:	orr	x13, x11, x9
    2e24:	add	x12, x16, x12
    2e28:	and	x16, x11, x9
    2e2c:	and	x13, x13, x10
    2e30:	orr	x13, x13, x16
    2e34:	ror	x16, x1, #14
    2e38:	eor	x16, x16, x1, ror #18
    2e3c:	eor	x16, x16, x1, ror #41
    2e40:	add	x12, x12, x16
    2e44:	ror	x16, x11, #28
    2e48:	eor	x16, x16, x11, ror #34
    2e4c:	eor	x16, x16, x11, ror #39
    2e50:	add	x13, x16, x13
    2e54:	mov	x16, #0x48a8                	// #18600
    2e58:	ldp	x14, x15, [sp, #416]
    2e5c:	movk	x16, #0xe19b, lsl #16
    2e60:	movk	x16, #0xbcb5, lsl #32
    2e64:	movk	x16, #0x34b0, lsl #48
    2e68:	add	x12, x12, x16
    2e6c:	str	x18, [sp, #664]
    2e70:	add	x14, x14, x18
    2e74:	add	x18, x12, x8
    2e78:	str	x8, [sp, #640]
    2e7c:	add	x8, x13, x12
    2e80:	bic	x12, x17, x18
    2e84:	and	x13, x1, x18
    2e88:	orr	x12, x13, x12
    2e8c:	orr	x13, x8, x11
    2e90:	add	x12, x14, x12
    2e94:	and	x14, x8, x11
    2e98:	and	x13, x13, x9
    2e9c:	orr	x13, x13, x14
    2ea0:	ror	x14, x18, #14
    2ea4:	mov	x16, #0x5a63                	// #23139
    2ea8:	eor	x14, x14, x18, ror #18
    2eac:	movk	x16, #0xc5c9, lsl #16
    2eb0:	eor	x14, x14, x18, ror #41
    2eb4:	movk	x16, #0xcb3, lsl #32
    2eb8:	add	x12, x12, x14
    2ebc:	ror	x14, x8, #28
    2ec0:	movk	x16, #0x391c, lsl #48
    2ec4:	eor	x14, x14, x8, ror #34
    2ec8:	eor	x14, x14, x8, ror #39
    2ecc:	add	x12, x12, x16
    2ed0:	str	x17, [sp, #656]
    2ed4:	add	x15, x15, x17
    2ed8:	add	x13, x14, x13
    2edc:	add	x17, x12, x10
    2ee0:	str	x10, [sp, #696]
    2ee4:	add	x10, x13, x12
    2ee8:	bic	x12, x1, x17
    2eec:	and	x13, x18, x17
    2ef0:	orr	x12, x13, x12
    2ef4:	orr	x13, x10, x8
    2ef8:	add	x12, x15, x12
    2efc:	and	x15, x10, x8
    2f00:	and	x13, x13, x11
    2f04:	orr	x13, x13, x15
    2f08:	ror	x15, x17, #14
    2f0c:	eor	x15, x15, x17, ror #18
    2f10:	eor	x15, x15, x17, ror #41
    2f14:	add	x12, x12, x15
    2f18:	ror	x15, x10, #28
    2f1c:	eor	x15, x15, x10, ror #34
    2f20:	eor	x15, x15, x10, ror #39
    2f24:	add	x13, x15, x13
    2f28:	mov	x15, #0x8acb                	// #35531
    2f2c:	ldp	x14, x16, [sp, #432]
    2f30:	movk	x15, #0xe341, lsl #16
    2f34:	movk	x15, #0xaa4a, lsl #32
    2f38:	movk	x15, #0x4ed8, lsl #48
    2f3c:	add	x12, x12, x15
    2f40:	str	x1, [sp, #648]
    2f44:	add	x14, x14, x1
    2f48:	add	x1, x12, x9
    2f4c:	str	x9, [sp, #688]
    2f50:	add	x9, x13, x12
    2f54:	bic	x12, x18, x1
    2f58:	and	x13, x17, x1
    2f5c:	orr	x12, x13, x12
    2f60:	orr	x13, x9, x10
    2f64:	add	x12, x14, x12
    2f68:	and	x14, x9, x10
    2f6c:	and	x13, x13, x8
    2f70:	orr	x13, x13, x14
    2f74:	ror	x14, x1, #14
    2f78:	mov	x15, #0xe373                	// #58227
    2f7c:	eor	x14, x14, x1, ror #18
    2f80:	movk	x15, #0x7763, lsl #16
    2f84:	eor	x14, x14, x1, ror #41
    2f88:	movk	x15, #0xca4f, lsl #32
    2f8c:	add	x12, x12, x14
    2f90:	ror	x14, x9, #28
    2f94:	movk	x15, #0x5b9c, lsl #48
    2f98:	eor	x14, x14, x9, ror #34
    2f9c:	eor	x14, x14, x9, ror #39
    2fa0:	add	x12, x12, x15
    2fa4:	str	x18, [sp, #640]
    2fa8:	add	x16, x16, x18
    2fac:	add	x13, x14, x13
    2fb0:	add	x18, x12, x11
    2fb4:	str	x11, [sp, #680]
    2fb8:	add	x11, x13, x12
    2fbc:	bic	x12, x17, x18
    2fc0:	and	x13, x1, x18
    2fc4:	orr	x12, x13, x12
    2fc8:	orr	x13, x11, x9
    2fcc:	add	x12, x16, x12
    2fd0:	and	x16, x11, x9
    2fd4:	and	x13, x13, x10
    2fd8:	orr	x13, x13, x16
    2fdc:	ror	x16, x18, #14
    2fe0:	eor	x16, x16, x18, ror #18
    2fe4:	eor	x16, x16, x18, ror #41
    2fe8:	add	x12, x12, x16
    2fec:	ror	x16, x11, #28
    2ff0:	eor	x16, x16, x11, ror #34
    2ff4:	eor	x16, x16, x11, ror #39
    2ff8:	add	x13, x16, x13
    2ffc:	mov	x16, #0xb8a3                	// #47267
    3000:	ldp	x14, x15, [sp, #448]
    3004:	movk	x16, #0xd6b2, lsl #16
    3008:	movk	x16, #0x6ff3, lsl #32
    300c:	movk	x16, #0x682e, lsl #48
    3010:	add	x12, x12, x16
    3014:	str	x17, [sp, #696]
    3018:	add	x14, x14, x17
    301c:	add	x17, x12, x8
    3020:	str	x8, [sp, #672]
    3024:	add	x8, x13, x12
    3028:	bic	x12, x1, x17
    302c:	and	x13, x18, x17
    3030:	orr	x12, x13, x12
    3034:	orr	x13, x8, x11
    3038:	add	x12, x14, x12
    303c:	and	x14, x8, x11
    3040:	and	x13, x13, x9
    3044:	orr	x13, x13, x14
    3048:	ror	x14, x17, #14
    304c:	mov	x16, #0xb2fc                	// #45820
    3050:	eor	x14, x14, x17, ror #18
    3054:	movk	x16, #0x5def, lsl #16
    3058:	eor	x14, x14, x17, ror #41
    305c:	movk	x16, #0x82ee, lsl #32
    3060:	add	x12, x12, x14
    3064:	ror	x14, x8, #28
    3068:	movk	x16, #0x748f, lsl #48
    306c:	eor	x14, x14, x8, ror #34
    3070:	eor	x14, x14, x8, ror #39
    3074:	add	x12, x12, x16
    3078:	str	x1, [sp, #688]
    307c:	add	x15, x15, x1
    3080:	add	x13, x14, x13
    3084:	add	x1, x12, x10
    3088:	str	x10, [sp, #664]
    308c:	add	x10, x13, x12
    3090:	bic	x12, x18, x1
    3094:	and	x13, x17, x1
    3098:	orr	x12, x13, x12
    309c:	orr	x13, x10, x8
    30a0:	add	x12, x15, x12
    30a4:	and	x15, x10, x8
    30a8:	and	x13, x13, x11
    30ac:	orr	x13, x13, x15
    30b0:	ror	x15, x1, #14
    30b4:	eor	x15, x15, x1, ror #18
    30b8:	eor	x15, x15, x1, ror #41
    30bc:	add	x12, x12, x15
    30c0:	ror	x15, x10, #28
    30c4:	eor	x15, x15, x10, ror #34
    30c8:	eor	x15, x15, x10, ror #39
    30cc:	add	x13, x15, x13
    30d0:	mov	x15, #0x2f60                	// #12128
    30d4:	ldp	x14, x16, [sp, #464]
    30d8:	movk	x15, #0x4317, lsl #16
    30dc:	movk	x15, #0x636f, lsl #32
    30e0:	movk	x15, #0x78a5, lsl #48
    30e4:	add	x12, x12, x15
    30e8:	str	x18, [sp, #680]
    30ec:	add	x14, x14, x18
    30f0:	add	x18, x12, x9
    30f4:	str	x9, [sp, #656]
    30f8:	add	x9, x13, x12
    30fc:	bic	x12, x17, x18
    3100:	and	x13, x1, x18
    3104:	orr	x12, x13, x12
    3108:	orr	x13, x9, x10
    310c:	add	x12, x14, x12
    3110:	and	x14, x9, x10
    3114:	and	x13, x13, x8
    3118:	orr	x13, x13, x14
    311c:	ror	x14, x18, #14
    3120:	mov	x15, #0xab72                	// #43890
    3124:	eor	x14, x14, x18, ror #18
    3128:	movk	x15, #0xa1f0, lsl #16
    312c:	eor	x14, x14, x18, ror #41
    3130:	movk	x15, #0x7814, lsl #32
    3134:	add	x12, x12, x14
    3138:	ror	x14, x9, #28
    313c:	movk	x15, #0x84c8, lsl #48
    3140:	eor	x14, x14, x9, ror #34
    3144:	eor	x14, x14, x9, ror #39
    3148:	add	x12, x12, x15
    314c:	str	x17, [sp, #672]
    3150:	add	x16, x16, x17
    3154:	add	x13, x14, x13
    3158:	add	x17, x12, x11
    315c:	str	x11, [sp, #648]
    3160:	add	x11, x13, x12
    3164:	bic	x12, x1, x17
    3168:	and	x13, x18, x17
    316c:	orr	x12, x13, x12
    3170:	orr	x13, x11, x9
    3174:	add	x12, x16, x12
    3178:	and	x16, x11, x9
    317c:	and	x13, x13, x10
    3180:	orr	x13, x13, x16
    3184:	ror	x16, x17, #14
    3188:	eor	x16, x16, x17, ror #18
    318c:	eor	x16, x16, x17, ror #41
    3190:	add	x12, x12, x16
    3194:	ror	x16, x11, #28
    3198:	eor	x16, x16, x11, ror #34
    319c:	eor	x16, x16, x11, ror #39
    31a0:	add	x13, x16, x13
    31a4:	mov	x16, #0x39ec                	// #14828
    31a8:	ldp	x14, x15, [sp, #480]
    31ac:	movk	x16, #0x1a64, lsl #16
    31b0:	movk	x16, #0x208, lsl #32
    31b4:	movk	x16, #0x8cc7, lsl #48
    31b8:	add	x12, x12, x16
    31bc:	str	x1, [sp, #664]
    31c0:	add	x14, x14, x1
    31c4:	add	x1, x12, x8
    31c8:	str	x8, [sp, #640]
    31cc:	add	x8, x13, x12
    31d0:	bic	x12, x18, x1
    31d4:	and	x13, x17, x1
    31d8:	orr	x12, x13, x12
    31dc:	orr	x13, x8, x11
    31e0:	add	x12, x14, x12
    31e4:	and	x14, x8, x11
    31e8:	and	x13, x13, x9
    31ec:	orr	x13, x13, x14
    31f0:	ror	x14, x1, #14
    31f4:	mov	x16, #0x1e28                	// #7720
    31f8:	eor	x14, x14, x1, ror #18
    31fc:	movk	x16, #0x2363, lsl #16
    3200:	eor	x14, x14, x1, ror #41
    3204:	movk	x16, #0xfffa, lsl #32
    3208:	add	x12, x12, x14
    320c:	ror	x14, x8, #28
    3210:	movk	x16, #0x90be, lsl #48
    3214:	eor	x14, x14, x8, ror #34
    3218:	eor	x14, x14, x8, ror #39
    321c:	add	x12, x12, x16
    3220:	str	x18, [sp, #656]
    3224:	add	x15, x15, x18
    3228:	add	x13, x14, x13
    322c:	add	x18, x12, x10
    3230:	str	x10, [sp, #696]
    3234:	add	x12, x13, x12
    3238:	bic	x10, x17, x18
    323c:	and	x13, x1, x18
    3240:	orr	x10, x13, x10
    3244:	orr	x13, x12, x8
    3248:	add	x10, x15, x10
    324c:	and	x15, x12, x8
    3250:	and	x13, x13, x11
    3254:	orr	x13, x13, x15
    3258:	ror	x15, x18, #14
    325c:	eor	x15, x15, x18, ror #18
    3260:	eor	x15, x15, x18, ror #41
    3264:	add	x10, x10, x15
    3268:	ror	x15, x12, #28
    326c:	eor	x15, x15, x12, ror #34
    3270:	eor	x15, x15, x12, ror #39
    3274:	add	x13, x15, x13
    3278:	mov	x15, #0xbde9                	// #48617
    327c:	ldp	x14, x16, [sp, #496]
    3280:	movk	x15, #0xde82, lsl #16
    3284:	movk	x15, #0x6ceb, lsl #32
    3288:	movk	x15, #0xa450, lsl #48
    328c:	add	x10, x10, x15
    3290:	str	x17, [sp, #648]
    3294:	add	x14, x14, x17
    3298:	add	x17, x10, x9
    329c:	str	x9, [sp, #688]
    32a0:	add	x9, x13, x10
    32a4:	bic	x10, x1, x17
    32a8:	and	x13, x18, x17
    32ac:	orr	x10, x13, x10
    32b0:	orr	x13, x9, x12
    32b4:	add	x10, x14, x10
    32b8:	and	x14, x9, x12
    32bc:	and	x13, x13, x8
    32c0:	orr	x13, x13, x14
    32c4:	ror	x14, x17, #14
    32c8:	mov	x15, #0x7915                	// #30997
    32cc:	eor	x14, x14, x17, ror #18
    32d0:	movk	x15, #0xb2c6, lsl #16
    32d4:	eor	x14, x14, x17, ror #41
    32d8:	movk	x15, #0xa3f7, lsl #32
    32dc:	add	x10, x10, x14
    32e0:	ror	x14, x9, #28
    32e4:	movk	x15, #0xbef9, lsl #48
    32e8:	eor	x14, x14, x9, ror #34
    32ec:	eor	x14, x14, x9, ror #39
    32f0:	add	x10, x10, x15
    32f4:	str	x1, [sp, #640]
    32f8:	add	x16, x16, x1
    32fc:	add	x13, x14, x13
    3300:	add	x1, x10, x11
    3304:	str	x11, [sp, #680]
    3308:	add	x10, x13, x10
    330c:	bic	x11, x18, x1
    3310:	and	x13, x17, x1
    3314:	orr	x11, x13, x11
    3318:	orr	x13, x10, x9
    331c:	add	x11, x16, x11
    3320:	and	x16, x10, x9
    3324:	and	x13, x13, x12
    3328:	orr	x13, x13, x16
    332c:	ror	x16, x1, #14
    3330:	mov	x15, #0x532b                	// #21291
    3334:	eor	x16, x16, x1, ror #18
    3338:	ldr	x14, [sp, #512]
    333c:	movk	x15, #0xe372, lsl #16
    3340:	eor	x16, x16, x1, ror #41
    3344:	movk	x15, #0x78f2, lsl #32
    3348:	add	x11, x11, x16
    334c:	ror	x16, x10, #28
    3350:	movk	x15, #0xc671, lsl #48
    3354:	eor	x16, x16, x10, ror #34
    3358:	eor	x16, x16, x10, ror #39
    335c:	add	x11, x11, x15
    3360:	str	x18, [sp, #696]
    3364:	add	x14, x14, x18
    3368:	add	x13, x16, x13
    336c:	add	x18, x11, x8
    3370:	str	x8, [sp, #672]
    3374:	add	x8, x13, x11
    3378:	bic	x11, x17, x18
    337c:	and	x13, x1, x18
    3380:	orr	x11, x13, x11
    3384:	orr	x13, x8, x10
    3388:	add	x11, x14, x11
    338c:	and	x14, x8, x10
    3390:	and	x13, x13, x9
    3394:	orr	x13, x13, x14
    3398:	ror	x14, x18, #14
    339c:	mov	x15, #0x619c                	// #24988
    33a0:	eor	x14, x14, x18, ror #18
    33a4:	movk	x15, #0xea26, lsl #16
    33a8:	eor	x14, x14, x18, ror #41
    33ac:	ldr	x16, [sp, #520]
    33b0:	movk	x15, #0x3ece, lsl #32
    33b4:	add	x11, x11, x14
    33b8:	ror	x14, x8, #28
    33bc:	movk	x15, #0xca27, lsl #48
    33c0:	eor	x14, x14, x8, ror #34
    33c4:	eor	x14, x14, x8, ror #39
    33c8:	add	x11, x11, x15
    33cc:	add	x13, x14, x13
    33d0:	str	x12, [sp, #664]
    33d4:	add	x12, x11, x12
    33d8:	str	x17, [sp, #688]
    33dc:	add	x16, x16, x17
    33e0:	add	x11, x13, x11
    33e4:	bic	x13, x1, x12
    33e8:	and	x17, x18, x12
    33ec:	orr	x13, x17, x13
    33f0:	orr	x17, x11, x8
    33f4:	add	x13, x16, x13
    33f8:	and	x16, x11, x8
    33fc:	and	x17, x17, x10
    3400:	orr	x16, x17, x16
    3404:	ror	x17, x12, #14
    3408:	mov	x15, #0xc207                	// #49671
    340c:	eor	x17, x17, x12, ror #18
    3410:	ldr	x14, [sp, #528]
    3414:	movk	x15, #0x21c0, lsl #16
    3418:	eor	x17, x17, x12, ror #41
    341c:	movk	x15, #0xb8c7, lsl #32
    3420:	add	x13, x13, x17
    3424:	ror	x17, x11, #28
    3428:	movk	x15, #0xd186, lsl #48
    342c:	eor	x17, x17, x11, ror #34
    3430:	eor	x17, x17, x11, ror #39
    3434:	add	x13, x13, x15
    3438:	str	x1, [sp, #680]
    343c:	add	x14, x14, x1
    3440:	add	x16, x17, x16
    3444:	add	x1, x13, x9
    3448:	str	x9, [sp, #656]
    344c:	add	x9, x16, x13
    3450:	bic	x13, x18, x1
    3454:	and	x16, x12, x1
    3458:	orr	x13, x16, x13
    345c:	orr	x16, x9, x11
    3460:	add	x13, x14, x13
    3464:	and	x14, x9, x11
    3468:	and	x16, x16, x8
    346c:	orr	x14, x16, x14
    3470:	ror	x16, x1, #14
    3474:	eor	x16, x16, x1, ror #18
    3478:	eor	x16, x16, x1, ror #41
    347c:	add	x13, x13, x16
    3480:	ror	x16, x9, #28
    3484:	mov	x15, #0xeb1e                	// #60190
    3488:	eor	x16, x16, x9, ror #34
    348c:	ldr	x17, [sp, #536]
    3490:	movk	x15, #0xcde0, lsl #16
    3494:	eor	x16, x16, x9, ror #39
    3498:	movk	x15, #0x7dd6, lsl #32
    349c:	add	x14, x16, x14
    34a0:	ldr	x16, [sp, #544]
    34a4:	movk	x15, #0xeada, lsl #48
    34a8:	add	x13, x13, x15
    34ac:	str	x18, [sp, #672]
    34b0:	add	x17, x17, x18
    34b4:	add	x18, x13, x10
    34b8:	str	x10, [sp, #648]
    34bc:	str	x12, [sp, #664]
    34c0:	add	x16, x16, x12
    34c4:	add	x10, x14, x13
    34c8:	bic	x12, x12, x18
    34cc:	and	x13, x1, x18
    34d0:	orr	x12, x13, x12
    34d4:	orr	x13, x10, x9
    34d8:	and	x14, x10, x9
    34dc:	and	x13, x13, x11
    34e0:	orr	x13, x13, x14
    34e4:	ror	x14, x18, #14
    34e8:	mov	x15, #0xd178                	// #53624
    34ec:	eor	x14, x14, x18, ror #18
    34f0:	movk	x15, #0xee6e, lsl #16
    34f4:	add	x12, x17, x12
    34f8:	eor	x14, x14, x18, ror #41
    34fc:	movk	x15, #0x4f7f, lsl #32
    3500:	add	x12, x12, x14
    3504:	ror	x14, x10, #28
    3508:	movk	x15, #0xf57d, lsl #48
    350c:	eor	x14, x14, x10, ror #34
    3510:	eor	x14, x14, x10, ror #39
    3514:	add	x12, x12, x15
    3518:	add	x13, x14, x13
    351c:	add	x17, x12, x8
    3520:	str	x8, [sp, #640]
    3524:	add	x8, x13, x12
    3528:	bic	x12, x1, x17
    352c:	and	x13, x18, x17
    3530:	orr	x12, x13, x12
    3534:	orr	x13, x8, x10
    3538:	add	x12, x16, x12
    353c:	and	x16, x8, x10
    3540:	and	x13, x13, x9
    3544:	orr	x13, x13, x16
    3548:	ror	x16, x17, #14
    354c:	mov	x15, #0x6fba                	// #28602
    3550:	eor	x16, x16, x17, ror #18
    3554:	ldr	x14, [sp, #552]
    3558:	movk	x15, #0x7217, lsl #16
    355c:	eor	x16, x16, x17, ror #41
    3560:	movk	x15, #0x67aa, lsl #32
    3564:	add	x12, x12, x16
    3568:	ror	x16, x8, #28
    356c:	movk	x15, #0x6f0, lsl #48
    3570:	eor	x16, x16, x8, ror #34
    3574:	eor	x16, x16, x8, ror #39
    3578:	add	x12, x12, x15
    357c:	str	x1, [sp, #656]
    3580:	add	x14, x14, x1
    3584:	add	x13, x16, x13
    3588:	add	x1, x12, x11
    358c:	str	x11, [sp, #696]
    3590:	add	x12, x13, x12
    3594:	bic	x11, x18, x1
    3598:	and	x13, x17, x1
    359c:	orr	x11, x13, x11
    35a0:	orr	x13, x12, x8
    35a4:	add	x11, x14, x11
    35a8:	and	x14, x12, x8
    35ac:	and	x13, x13, x10
    35b0:	orr	x13, x13, x14
    35b4:	ror	x14, x1, #14
    35b8:	mov	x15, #0x98a6                	// #39078
    35bc:	eor	x14, x14, x1, ror #18
    35c0:	ldr	x16, [sp, #560]
    35c4:	movk	x15, #0xa2c8, lsl #16
    35c8:	eor	x14, x14, x1, ror #41
    35cc:	movk	x15, #0x7dc5, lsl #32
    35d0:	add	x11, x11, x14
    35d4:	ror	x14, x12, #28
    35d8:	movk	x15, #0xa63, lsl #48
    35dc:	eor	x14, x14, x12, ror #34
    35e0:	eor	x14, x14, x12, ror #39
    35e4:	add	x11, x11, x15
    35e8:	str	x18, [sp, #648]
    35ec:	add	x16, x16, x18
    35f0:	add	x13, x14, x13
    35f4:	add	x18, x11, x9
    35f8:	str	x9, [sp, #688]
    35fc:	add	x9, x13, x11
    3600:	bic	x11, x17, x18
    3604:	and	x13, x1, x18
    3608:	orr	x11, x13, x11
    360c:	orr	x13, x9, x12
    3610:	add	x11, x16, x11
    3614:	and	x16, x9, x12
    3618:	and	x13, x13, x8
    361c:	orr	x13, x13, x16
    3620:	ror	x16, x18, #14
    3624:	mov	x15, #0xdae                 	// #3502
    3628:	eor	x16, x16, x18, ror #18
    362c:	ldr	x14, [sp, #568]
    3630:	movk	x15, #0xbef9, lsl #16
    3634:	eor	x16, x16, x18, ror #41
    3638:	movk	x15, #0x9804, lsl #32
    363c:	add	x11, x11, x16
    3640:	ror	x16, x9, #28
    3644:	movk	x15, #0x113f, lsl #48
    3648:	eor	x16, x16, x9, ror #34
    364c:	eor	x16, x16, x9, ror #39
    3650:	add	x11, x11, x15
    3654:	str	x17, [sp, #640]
    3658:	add	x14, x14, x17
    365c:	add	x13, x16, x13
    3660:	add	x17, x11, x10
    3664:	str	x10, [sp, #680]
    3668:	add	x11, x13, x11
    366c:	bic	x10, x1, x17
    3670:	and	x13, x18, x17
    3674:	orr	x10, x13, x10
    3678:	orr	x13, x11, x9
    367c:	add	x10, x14, x10
    3680:	and	x14, x11, x9
    3684:	and	x13, x13, x12
    3688:	orr	x13, x13, x14
    368c:	ror	x14, x17, #14
    3690:	mov	x15, #0x471b                	// #18203
    3694:	eor	x14, x14, x17, ror #18
    3698:	ldr	x16, [sp, #576]
    369c:	movk	x15, #0x131c, lsl #16
    36a0:	eor	x14, x14, x17, ror #41
    36a4:	movk	x15, #0xb35, lsl #32
    36a8:	add	x10, x10, x14
    36ac:	ror	x14, x11, #28
    36b0:	movk	x15, #0x1b71, lsl #48
    36b4:	eor	x14, x14, x11, ror #34
    36b8:	eor	x14, x14, x11, ror #39
    36bc:	add	x10, x10, x15
    36c0:	str	x1, [sp, #696]
    36c4:	add	x16, x16, x1
    36c8:	add	x13, x14, x13
    36cc:	add	x1, x10, x8
    36d0:	str	x8, [sp, #672]
    36d4:	add	x10, x13, x10
    36d8:	bic	x8, x18, x1
    36dc:	and	x13, x17, x1
    36e0:	orr	x8, x13, x8
    36e4:	orr	x13, x10, x11
    36e8:	add	x8, x16, x8
    36ec:	and	x16, x10, x11
    36f0:	and	x13, x13, x9
    36f4:	orr	x13, x13, x16
    36f8:	ror	x16, x1, #14
    36fc:	eor	x16, x16, x1, ror #18
    3700:	eor	x16, x16, x1, ror #41
    3704:	add	x8, x8, x16
    3708:	ror	x16, x10, #28
    370c:	mov	x15, #0x7d84                	// #32132
    3710:	eor	x16, x16, x10, ror #34
    3714:	movk	x15, #0x2304, lsl #16
    3718:	eor	x16, x16, x10, ror #39
    371c:	movk	x15, #0x77f5, lsl #32
    3720:	add	x13, x16, x13
    3724:	ldr	x16, [sp, #592]
    3728:	ldr	x14, [sp, #584]
    372c:	movk	x15, #0x28db, lsl #48
    3730:	add	x8, x8, x15
    3734:	str	x12, [sp, #664]
    3738:	add	x12, x8, x12
    373c:	str	x17, [sp, #680]
    3740:	add	x16, x16, x17
    3744:	add	x8, x13, x8
    3748:	bic	x13, x17, x12
    374c:	and	x17, x1, x12
    3750:	add	x14, x14, x18
    3754:	orr	x13, x17, x13
    3758:	orr	x17, x8, x10
    375c:	add	x13, x14, x13
    3760:	and	x14, x8, x10
    3764:	and	x17, x17, x11
    3768:	orr	x14, x17, x14
    376c:	ror	x17, x12, #14
    3770:	mov	x15, #0x2493                	// #9363
    3774:	eor	x17, x17, x12, ror #18
    3778:	movk	x15, #0x40c7, lsl #16
    377c:	eor	x17, x17, x12, ror #41
    3780:	movk	x15, #0xab7b, lsl #32
    3784:	add	x13, x13, x17
    3788:	ror	x17, x8, #28
    378c:	movk	x15, #0x32ca, lsl #48
    3790:	eor	x17, x17, x8, ror #34
    3794:	eor	x17, x17, x8, ror #39
    3798:	add	x13, x13, x15
    379c:	str	x18, [sp, #688]
    37a0:	add	x14, x17, x14
    37a4:	add	x18, x13, x9
    37a8:	str	x9, [sp, #656]
    37ac:	add	x9, x14, x13
    37b0:	bic	x13, x1, x18
    37b4:	and	x14, x12, x18
    37b8:	orr	x13, x14, x13
    37bc:	orr	x14, x9, x8
    37c0:	add	x13, x16, x13
    37c4:	and	x16, x9, x8
    37c8:	and	x14, x14, x10
    37cc:	orr	x14, x14, x16
    37d0:	ror	x16, x18, #14
    37d4:	eor	x16, x16, x18, ror #18
    37d8:	eor	x16, x16, x18, ror #41
    37dc:	add	x13, x13, x16
    37e0:	ror	x16, x9, #28
    37e4:	mov	x15, #0xbebc                	// #48828
    37e8:	eor	x16, x16, x9, ror #34
    37ec:	ldr	x17, [sp, #600]
    37f0:	movk	x15, #0x15c9, lsl #16
    37f4:	eor	x16, x16, x9, ror #39
    37f8:	movk	x15, #0xbe0a, lsl #32
    37fc:	add	x14, x16, x14
    3800:	ldr	x16, [sp, #608]
    3804:	movk	x15, #0x3c9e, lsl #48
    3808:	add	x13, x13, x15
    380c:	str	x1, [sp, #672]
    3810:	add	x17, x17, x1
    3814:	add	x1, x13, x11
    3818:	str	x11, [sp, #648]
    381c:	str	x12, [sp, #664]
    3820:	add	x16, x16, x12
    3824:	add	x11, x14, x13
    3828:	bic	x12, x12, x1
    382c:	and	x13, x18, x1
    3830:	orr	x12, x13, x12
    3834:	orr	x13, x11, x9
    3838:	and	x14, x11, x9
    383c:	and	x13, x13, x8
    3840:	orr	x13, x13, x14
    3844:	ror	x14, x1, #14
    3848:	mov	x15, #0xd4c                 	// #3404
    384c:	eor	x14, x14, x1, ror #18
    3850:	movk	x15, #0x9c10, lsl #16
    3854:	add	x12, x17, x12
    3858:	eor	x14, x14, x1, ror #41
    385c:	movk	x15, #0x67c4, lsl #32
    3860:	add	x12, x12, x14
    3864:	ror	x14, x11, #28
    3868:	movk	x15, #0x431d, lsl #48
    386c:	eor	x14, x14, x11, ror #34
    3870:	eor	x14, x14, x11, ror #39
    3874:	add	x12, x12, x15
    3878:	add	x13, x14, x13
    387c:	add	x17, x12, x10
    3880:	str	x10, [sp, #640]
    3884:	add	x10, x13, x12
    3888:	bic	x12, x18, x17
    388c:	and	x13, x1, x17
    3890:	orr	x12, x13, x12
    3894:	orr	x13, x10, x11
    3898:	add	x12, x16, x12
    389c:	and	x16, x10, x11
    38a0:	and	x13, x13, x9
    38a4:	orr	x13, x13, x16
    38a8:	ror	x16, x17, #14
    38ac:	mov	x15, #0x42b6                	// #17078
    38b0:	eor	x16, x16, x17, ror #18
    38b4:	movk	x15, #0xcb3e, lsl #16
    38b8:	eor	x16, x16, x17, ror #41
    38bc:	ldr	x14, [sp, #616]
    38c0:	movk	x15, #0xd4be, lsl #32
    38c4:	add	x12, x12, x16
    38c8:	ror	x16, x10, #28
    38cc:	movk	x15, #0x4cc5, lsl #48
    38d0:	eor	x16, x16, x10, ror #34
    38d4:	eor	x16, x16, x10, ror #39
    38d8:	add	x12, x12, x15
    38dc:	add	x13, x16, x13
    38e0:	str	x8, [sp, #696]
    38e4:	add	x8, x12, x8
    38e8:	str	x18, [sp, #656]
    38ec:	add	x14, x14, x18
    38f0:	add	x12, x13, x12
    38f4:	bic	x13, x1, x8
    38f8:	and	x18, x17, x8
    38fc:	orr	x13, x18, x13
    3900:	orr	x18, x12, x10
    3904:	add	x13, x14, x13
    3908:	and	x14, x12, x10
    390c:	and	x18, x18, x11
    3910:	orr	x14, x18, x14
    3914:	ror	x18, x8, #14
    3918:	eor	x18, x18, x8, ror #18
    391c:	eor	x18, x18, x8, ror #41
    3920:	add	x13, x13, x18
    3924:	ror	x18, x12, #28
    3928:	mov	x15, #0x7e2a                	// #32298
    392c:	eor	x18, x18, x12, ror #34
    3930:	movk	x15, #0xfc65, lsl #16
    3934:	eor	x18, x18, x12, ror #39
    3938:	movk	x15, #0x299c, lsl #32
    393c:	add	x14, x18, x14
    3940:	ldr	x18, [sp, #632]
    3944:	ldr	x16, [sp, #624]
    3948:	movk	x15, #0x597f, lsl #48
    394c:	add	x13, x13, x15
    3950:	str	x9, [sp, #688]
    3954:	add	x9, x13, x9
    3958:	str	x17, [sp, #640]
    395c:	add	x18, x18, x17
    3960:	add	x13, x14, x13
    3964:	bic	x14, x17, x9
    3968:	and	x17, x8, x9
    396c:	add	x16, x16, x1
    3970:	orr	x14, x17, x14
    3974:	orr	x17, x13, x12
    3978:	add	x14, x16, x14
    397c:	and	x16, x13, x12
    3980:	and	x17, x17, x10
    3984:	orr	x16, x17, x16
    3988:	ror	x17, x9, #14
    398c:	mov	x15, #0xfaec                	// #64236
    3990:	eor	x17, x17, x9, ror #18
    3994:	movk	x15, #0x3ad6, lsl #16
    3998:	eor	x17, x17, x9, ror #41
    399c:	movk	x15, #0x6fab, lsl #32
    39a0:	add	x14, x14, x17
    39a4:	ror	x17, x13, #28
    39a8:	movk	x15, #0x5fcb, lsl #48
    39ac:	eor	x17, x17, x13, ror #34
    39b0:	eor	x17, x17, x13, ror #39
    39b4:	add	x14, x14, x15
    39b8:	add	x16, x17, x16
    39bc:	str	x11, [sp, #680]
    39c0:	add	x11, x14, x11
    39c4:	mov	x17, #0x5817                	// #22551
    39c8:	str	x8, [sp, #696]
    39cc:	str	x9, [sp, #688]
    39d0:	add	x14, x16, x14
    39d4:	ror	x15, x11, #14
    39d8:	bic	x8, x8, x11
    39dc:	and	x9, x9, x11
    39e0:	movk	x17, #0x4a47, lsl #16
    39e4:	ror	x16, x14, #28
    39e8:	orr	x8, x9, x8
    39ec:	orr	x9, x14, x13
    39f0:	eor	x15, x15, x11, ror #18
    39f4:	movk	x17, #0x198c, lsl #32
    39f8:	str	x12, [sp, #664]
    39fc:	and	x9, x9, x12
    3a00:	and	x12, x14, x13
    3a04:	eor	x16, x16, x14, ror #34
    3a08:	eor	x15, x15, x11, ror #41
    3a0c:	add	x8, x18, x8
    3a10:	movk	x17, #0x6c44, lsl #48
    3a14:	eor	x16, x16, x14, ror #39
    3a18:	orr	x9, x9, x12
    3a1c:	add	x8, x8, x15
    3a20:	add	x9, x16, x9
    3a24:	add	x8, x8, x17
    3a28:	str	x10, [sp, #672]
    3a2c:	add	x10, x8, x10
    3a30:	add	x8, x9, x8
    3a34:	str	x1, [sp, #648]
    3a38:	str	x13, [sp, #656]
    3a3c:	str	x11, [sp, #680]
    3a40:	str	x14, [sp, #648]
    3a44:	str	x10, [sp, #672]
    3a48:	str	x8, [sp, #640]
    3a4c:	ldp	x9, x12, [x0, #16]
    3a50:	ldp	x15, x16, [x0, #32]
    3a54:	ldp	x17, x18, [x0, #48]
    3a58:	ldr	q0, [x0, #64]
    3a5c:	add	x8, x8, x9
    3a60:	add	x9, x14, x12
    3a64:	stp	x8, x9, [x0, #16]
    3a68:	ldr	x8, [sp, #664]
    3a6c:	add	x12, x13, x15
    3a70:	add	x10, x10, x17
    3a74:	add	x9, x11, x18
    3a78:	add	x8, x8, x16
    3a7c:	stp	x10, x9, [x0, #48]
    3a80:	stp	x12, x8, [x0, #32]
    3a84:	ldr	q1, [sp, #688]
    3a88:	add	v0.2d, v1.2d, v0.2d
    3a8c:	str	q0, [x0, #64]
    3a90:	add	sp, sp, #0x2c0
    3a94:	ldr	x29, [sp], #16
    3a98:	ret
    3a9c:	mov	w0, #0x80                  	// #128
    3aa0:	b	ef0 <PyLong_FromLong@plt>
    3aa4:	ldr	w8, [x0, #220]
    3aa8:	adrp	x9, 4000 <PyInit__sha512@@Base+0x2fac>
    3aac:	adrp	x10, 4000 <PyInit__sha512@@Base+0x2fac>
    3ab0:	add	x9, x9, #0xbe
    3ab4:	add	x10, x10, #0x178
    3ab8:	cmp	w8, #0x40
    3abc:	csel	x0, x10, x9, eq  // eq = none
    3ac0:	mov	w1, #0x6                   	// #6
    3ac4:	b	f60 <PyUnicode_FromStringAndSize@plt>
    3ac8:	sub	sp, sp, #0xa0
    3acc:	stp	x29, x30, [sp, #96]
    3ad0:	str	x23, [sp, #112]
    3ad4:	stp	x22, x21, [sp, #128]
    3ad8:	stp	x20, x19, [sp, #144]
    3adc:	add	x29, sp, #0x60
    3ae0:	mov	x19, x2
    3ae4:	mov	x0, x1
    3ae8:	cbz	x3, 3b20 <PyInit__sha512@@Base+0x2acc>
    3aec:	ldr	x20, [x3, #16]
    3af0:	adrp	x4, 15000 <PyInit__sha512@@Base+0x13fac>
    3af4:	add	x8, x29, #0x18
    3af8:	add	x4, x4, #0x610
    3afc:	mov	w6, #0x1                   	// #1
    3b00:	mov	x1, x19
    3b04:	mov	x2, xzr
    3b08:	mov	w5, wzr
    3b0c:	mov	w7, wzr
    3b10:	str	x8, [sp]
    3b14:	bl	ea0 <_PyArg_UnpackKeywords@plt>
    3b18:	cbnz	x0, 3b30 <PyInit__sha512@@Base+0x2adc>
    3b1c:	b	3d14 <PyInit__sha512@@Base+0x2cc0>
    3b20:	mov	x20, xzr
    3b24:	cbz	x0, 3af0 <PyInit__sha512@@Base+0x2a9c>
    3b28:	cmp	x19, #0x2
    3b2c:	b.cs	3af0 <PyInit__sha512@@Base+0x2a9c>  // b.hs, b.nlast
    3b30:	cmn	x20, x19
    3b34:	b.eq	3b98 <PyInit__sha512@@Base+0x2b44>  // b.none
    3b38:	ldr	x0, [x0]
    3b3c:	cbz	x0, 3b98 <PyInit__sha512@@Base+0x2b44>
    3b40:	ldr	x8, [x0, #8]
    3b44:	ldrb	w9, [x8, #171]
    3b48:	tbnz	w9, #4, 3cd8 <PyInit__sha512@@Base+0x2c84>
    3b4c:	ldr	x8, [x8, #160]
    3b50:	cbz	x8, 3cfc <PyInit__sha512@@Base+0x2ca8>
    3b54:	ldr	x8, [x8]
    3b58:	cbz	x8, 3cfc <PyInit__sha512@@Base+0x2ca8>
    3b5c:	add	x1, sp, #0x10
    3b60:	mov	w2, wzr
    3b64:	bl	f30 <PyObject_GetBuffer@plt>
    3b68:	cmn	w0, #0x1
    3b6c:	b.eq	3d14 <PyInit__sha512@@Base+0x2cc0>  // b.none
    3b70:	ldr	w8, [sp, #52]
    3b74:	cmp	w8, #0x2
    3b78:	b.lt	3d58 <PyInit__sha512@@Base+0x2d04>  // b.tstop
    3b7c:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    3b80:	ldr	x8, [x8, #4024]
    3b84:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    3b88:	add	x1, x1, #0x134
    3b8c:	ldr	x0, [x8]
    3b90:	bl	eb0 <PyErr_SetString@plt>
    3b94:	b	3c04 <PyInit__sha512@@Base+0x2bb0>
    3b98:	mov	w20, wzr
    3b9c:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
    3ba0:	add	x0, x0, #0x240
    3ba4:	bl	f40 <_PyObject_New@plt>
    3ba8:	cbz	x0, 3c00 <PyInit__sha512@@Base+0x2bac>
    3bac:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3bb0:	ldr	q0, [x8, #16]
    3bb4:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3bb8:	ldr	q1, [x8, #32]
    3bbc:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3bc0:	ldr	q2, [x8, #48]
    3bc4:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3bc8:	ldr	q3, [x8, #64]
    3bcc:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3bd0:	stp	q0, q1, [x0, #16]
    3bd4:	ldr	d0, [x8, #144]
    3bd8:	mov	x19, x0
    3bdc:	stp	q2, q3, [x0, #48]
    3be0:	str	xzr, [x0, #80]
    3be4:	str	d0, [x0, #216]
    3be8:	bl	f10 <PyErr_Occurred@plt>
    3bec:	cbz	x0, 3c10 <PyInit__sha512@@Base+0x2bbc>
    3bf0:	ldr	x8, [x19]
    3bf4:	subs	x8, x8, #0x1
    3bf8:	str	x8, [x19]
    3bfc:	b.eq	3cec <PyInit__sha512@@Base+0x2c98>  // b.none
    3c00:	cbz	w20, 3d14 <PyInit__sha512@@Base+0x2cc0>
    3c04:	add	x0, sp, #0x10
    3c08:	bl	e60 <PyBuffer_Release@plt>
    3c0c:	b	3d14 <PyInit__sha512@@Base+0x2cc0>
    3c10:	cbz	w20, 3d18 <PyInit__sha512@@Base+0x2cc4>
    3c14:	ldr	x23, [sp, #32]
    3c18:	ldp	w8, w9, [x19, #80]
    3c1c:	ldr	x20, [sp, #16]
    3c20:	adds	w8, w8, w23, lsl #3
    3c24:	b.cc	3c30 <PyInit__sha512@@Base+0x2bdc>  // b.lo, b.ul, b.last
    3c28:	add	w9, w9, #0x1
    3c2c:	str	w9, [x19, #84]
    3c30:	ldrsw	x10, [x19, #216]
    3c34:	add	w9, w9, w23, lsr #29
    3c38:	stp	w8, w9, [x19, #80]
    3c3c:	cbz	w10, 3c8c <PyInit__sha512@@Base+0x2c38>
    3c40:	mov	w8, #0x80                  	// #128
    3c44:	sub	w8, w8, w10
    3c48:	sxtw	x8, w8
    3c4c:	cmp	x23, x8
    3c50:	add	x9, x19, x10
    3c54:	csel	x21, x23, x8, lt  // lt = tstop
    3c58:	add	x0, x9, #0x58
    3c5c:	mov	x1, x20
    3c60:	mov	x2, x21
    3c64:	bl	e50 <memcpy@plt>
    3c68:	ldr	w8, [x19, #216]
    3c6c:	add	w8, w8, w21
    3c70:	cmp	w8, #0x80
    3c74:	str	w8, [x19, #216]
    3c78:	b.ne	3d4c <PyInit__sha512@@Base+0x2cf8>  // b.any
    3c7c:	mov	x0, x19
    3c80:	add	x20, x20, x21
    3c84:	sub	x23, x23, x21
    3c88:	bl	182c <PyInit__sha512@@Base+0x7d8>
    3c8c:	cmp	x23, #0x80
    3c90:	add	x21, x19, #0x58
    3c94:	b.lt	3d34 <PyInit__sha512@@Base+0x2ce0>  // b.tstop
    3c98:	ldp	q1, q0, [x20, #32]
    3c9c:	ldp	q3, q2, [x20]
    3ca0:	mov	x0, x19
    3ca4:	sub	x22, x23, #0x80
    3ca8:	stp	q1, q0, [x21, #32]
    3cac:	stp	q3, q2, [x21]
    3cb0:	ldp	q0, q1, [x20, #96]
    3cb4:	ldp	q2, q3, [x20, #64]
    3cb8:	add	x20, x20, #0x80
    3cbc:	stp	q0, q1, [x21, #96]
    3cc0:	stp	q2, q3, [x21, #64]
    3cc4:	bl	182c <PyInit__sha512@@Base+0x7d8>
    3cc8:	cmp	x23, #0xff
    3ccc:	mov	x23, x22
    3cd0:	b.gt	3c98 <PyInit__sha512@@Base+0x2c44>
    3cd4:	b	3d38 <PyInit__sha512@@Base+0x2ce4>
    3cd8:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    3cdc:	ldr	x8, [x8, #4032]
    3ce0:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    3ce4:	add	x1, x1, #0xdb
    3ce8:	b	3d0c <PyInit__sha512@@Base+0x2cb8>
    3cec:	mov	x0, x19
    3cf0:	bl	e90 <_Py_Dealloc@plt>
    3cf4:	cbz	w20, 3d14 <PyInit__sha512@@Base+0x2cc0>
    3cf8:	b	3c04 <PyInit__sha512@@Base+0x2bb0>
    3cfc:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    3d00:	ldr	x8, [x8, #4032]
    3d04:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    3d08:	add	x1, x1, #0x10a
    3d0c:	ldr	x0, [x8]
    3d10:	bl	eb0 <PyErr_SetString@plt>
    3d14:	mov	x19, xzr
    3d18:	mov	x0, x19
    3d1c:	ldp	x20, x19, [sp, #144]
    3d20:	ldp	x22, x21, [sp, #128]
    3d24:	ldr	x23, [sp, #112]
    3d28:	ldp	x29, x30, [sp, #96]
    3d2c:	add	sp, sp, #0xa0
    3d30:	ret
    3d34:	mov	x22, x23
    3d38:	mov	x0, x21
    3d3c:	mov	x1, x20
    3d40:	mov	x2, x22
    3d44:	bl	e50 <memcpy@plt>
    3d48:	str	w22, [x19, #216]
    3d4c:	add	x0, sp, #0x10
    3d50:	bl	e60 <PyBuffer_Release@plt>
    3d54:	b	3d18 <PyInit__sha512@@Base+0x2cc4>
    3d58:	mov	w20, #0x1                   	// #1
    3d5c:	b	3b9c <PyInit__sha512@@Base+0x2b48>
    3d60:	sub	sp, sp, #0xa0
    3d64:	stp	x29, x30, [sp, #96]
    3d68:	str	x23, [sp, #112]
    3d6c:	stp	x22, x21, [sp, #128]
    3d70:	stp	x20, x19, [sp, #144]
    3d74:	add	x29, sp, #0x60
    3d78:	mov	x19, x2
    3d7c:	mov	x0, x1
    3d80:	cbz	x3, 3db8 <PyInit__sha512@@Base+0x2d64>
    3d84:	ldr	x20, [x3, #16]
    3d88:	adrp	x4, 15000 <PyInit__sha512@@Base+0x13fac>
    3d8c:	add	x8, x29, #0x18
    3d90:	add	x4, x4, #0x650
    3d94:	mov	w6, #0x1                   	// #1
    3d98:	mov	x1, x19
    3d9c:	mov	x2, xzr
    3da0:	mov	w5, wzr
    3da4:	mov	w7, wzr
    3da8:	str	x8, [sp]
    3dac:	bl	ea0 <_PyArg_UnpackKeywords@plt>
    3db0:	cbnz	x0, 3dc8 <PyInit__sha512@@Base+0x2d74>
    3db4:	b	3fac <PyInit__sha512@@Base+0x2f58>
    3db8:	mov	x20, xzr
    3dbc:	cbz	x0, 3d88 <PyInit__sha512@@Base+0x2d34>
    3dc0:	cmp	x19, #0x2
    3dc4:	b.cs	3d88 <PyInit__sha512@@Base+0x2d34>  // b.hs, b.nlast
    3dc8:	cmn	x20, x19
    3dcc:	b.eq	3e30 <PyInit__sha512@@Base+0x2ddc>  // b.none
    3dd0:	ldr	x0, [x0]
    3dd4:	cbz	x0, 3e30 <PyInit__sha512@@Base+0x2ddc>
    3dd8:	ldr	x8, [x0, #8]
    3ddc:	ldrb	w9, [x8, #171]
    3de0:	tbnz	w9, #4, 3f70 <PyInit__sha512@@Base+0x2f1c>
    3de4:	ldr	x8, [x8, #160]
    3de8:	cbz	x8, 3f94 <PyInit__sha512@@Base+0x2f40>
    3dec:	ldr	x8, [x8]
    3df0:	cbz	x8, 3f94 <PyInit__sha512@@Base+0x2f40>
    3df4:	add	x1, sp, #0x10
    3df8:	mov	w2, wzr
    3dfc:	bl	f30 <PyObject_GetBuffer@plt>
    3e00:	cmn	w0, #0x1
    3e04:	b.eq	3fac <PyInit__sha512@@Base+0x2f58>  // b.none
    3e08:	ldr	w8, [sp, #52]
    3e0c:	cmp	w8, #0x2
    3e10:	b.lt	3ff0 <PyInit__sha512@@Base+0x2f9c>  // b.tstop
    3e14:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    3e18:	ldr	x8, [x8, #4024]
    3e1c:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    3e20:	add	x1, x1, #0x134
    3e24:	ldr	x0, [x8]
    3e28:	bl	eb0 <PyErr_SetString@plt>
    3e2c:	b	3e9c <PyInit__sha512@@Base+0x2e48>
    3e30:	mov	w20, wzr
    3e34:	adrp	x0, 15000 <PyInit__sha512@@Base+0x13fac>
    3e38:	add	x0, x0, #0xa0
    3e3c:	bl	f40 <_PyObject_New@plt>
    3e40:	cbz	x0, 3e98 <PyInit__sha512@@Base+0x2e44>
    3e44:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3e48:	ldr	q0, [x8, #80]
    3e4c:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3e50:	ldr	q1, [x8, #96]
    3e54:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3e58:	ldr	q2, [x8, #112]
    3e5c:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3e60:	ldr	q3, [x8, #128]
    3e64:	adrp	x8, 4000 <PyInit__sha512@@Base+0x2fac>
    3e68:	stp	q0, q1, [x0, #16]
    3e6c:	ldr	d0, [x8, #152]
    3e70:	mov	x19, x0
    3e74:	stp	q2, q3, [x0, #48]
    3e78:	str	xzr, [x0, #80]
    3e7c:	str	d0, [x0, #216]
    3e80:	bl	f10 <PyErr_Occurred@plt>
    3e84:	cbz	x0, 3ea8 <PyInit__sha512@@Base+0x2e54>
    3e88:	ldr	x8, [x19]
    3e8c:	subs	x8, x8, #0x1
    3e90:	str	x8, [x19]
    3e94:	b.eq	3f84 <PyInit__sha512@@Base+0x2f30>  // b.none
    3e98:	cbz	w20, 3fac <PyInit__sha512@@Base+0x2f58>
    3e9c:	add	x0, sp, #0x10
    3ea0:	bl	e60 <PyBuffer_Release@plt>
    3ea4:	b	3fac <PyInit__sha512@@Base+0x2f58>
    3ea8:	cbz	w20, 3fb0 <PyInit__sha512@@Base+0x2f5c>
    3eac:	ldr	x23, [sp, #32]
    3eb0:	ldp	w8, w9, [x19, #80]
    3eb4:	ldr	x20, [sp, #16]
    3eb8:	adds	w8, w8, w23, lsl #3
    3ebc:	b.cc	3ec8 <PyInit__sha512@@Base+0x2e74>  // b.lo, b.ul, b.last
    3ec0:	add	w9, w9, #0x1
    3ec4:	str	w9, [x19, #84]
    3ec8:	ldrsw	x10, [x19, #216]
    3ecc:	add	w9, w9, w23, lsr #29
    3ed0:	stp	w8, w9, [x19, #80]
    3ed4:	cbz	w10, 3f24 <PyInit__sha512@@Base+0x2ed0>
    3ed8:	mov	w8, #0x80                  	// #128
    3edc:	sub	w8, w8, w10
    3ee0:	sxtw	x8, w8
    3ee4:	cmp	x23, x8
    3ee8:	add	x9, x19, x10
    3eec:	csel	x21, x23, x8, lt  // lt = tstop
    3ef0:	add	x0, x9, #0x58
    3ef4:	mov	x1, x20
    3ef8:	mov	x2, x21
    3efc:	bl	e50 <memcpy@plt>
    3f00:	ldr	w8, [x19, #216]
    3f04:	add	w8, w8, w21
    3f08:	cmp	w8, #0x80
    3f0c:	str	w8, [x19, #216]
    3f10:	b.ne	3fe4 <PyInit__sha512@@Base+0x2f90>  // b.any
    3f14:	mov	x0, x19
    3f18:	add	x20, x20, x21
    3f1c:	sub	x23, x23, x21
    3f20:	bl	182c <PyInit__sha512@@Base+0x7d8>
    3f24:	cmp	x23, #0x80
    3f28:	add	x21, x19, #0x58
    3f2c:	b.lt	3fcc <PyInit__sha512@@Base+0x2f78>  // b.tstop
    3f30:	ldp	q1, q0, [x20, #32]
    3f34:	ldp	q3, q2, [x20]
    3f38:	mov	x0, x19
    3f3c:	sub	x22, x23, #0x80
    3f40:	stp	q1, q0, [x21, #32]
    3f44:	stp	q3, q2, [x21]
    3f48:	ldp	q0, q1, [x20, #96]
    3f4c:	ldp	q2, q3, [x20, #64]
    3f50:	add	x20, x20, #0x80
    3f54:	stp	q0, q1, [x21, #96]
    3f58:	stp	q2, q3, [x21, #64]
    3f5c:	bl	182c <PyInit__sha512@@Base+0x7d8>
    3f60:	cmp	x23, #0xff
    3f64:	mov	x23, x22
    3f68:	b.gt	3f30 <PyInit__sha512@@Base+0x2edc>
    3f6c:	b	3fd0 <PyInit__sha512@@Base+0x2f7c>
    3f70:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    3f74:	ldr	x8, [x8, #4032]
    3f78:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    3f7c:	add	x1, x1, #0xdb
    3f80:	b	3fa4 <PyInit__sha512@@Base+0x2f50>
    3f84:	mov	x0, x19
    3f88:	bl	e90 <_Py_Dealloc@plt>
    3f8c:	cbz	w20, 3fac <PyInit__sha512@@Base+0x2f58>
    3f90:	b	3e9c <PyInit__sha512@@Base+0x2e48>
    3f94:	adrp	x8, 14000 <PyInit__sha512@@Base+0x12fac>
    3f98:	ldr	x8, [x8, #4032]
    3f9c:	adrp	x1, 4000 <PyInit__sha512@@Base+0x2fac>
    3fa0:	add	x1, x1, #0x10a
    3fa4:	ldr	x0, [x8]
    3fa8:	bl	eb0 <PyErr_SetString@plt>
    3fac:	mov	x19, xzr
    3fb0:	mov	x0, x19
    3fb4:	ldp	x20, x19, [sp, #144]
    3fb8:	ldp	x22, x21, [sp, #128]
    3fbc:	ldr	x23, [sp, #112]
    3fc0:	ldp	x29, x30, [sp, #96]
    3fc4:	add	sp, sp, #0xa0
    3fc8:	ret
    3fcc:	mov	x22, x23
    3fd0:	mov	x0, x21
    3fd4:	mov	x1, x20
    3fd8:	mov	x2, x22
    3fdc:	bl	e50 <memcpy@plt>
    3fe0:	str	w22, [x19, #216]
    3fe4:	add	x0, sp, #0x10
    3fe8:	bl	e60 <PyBuffer_Release@plt>
    3fec:	b	3fb0 <PyInit__sha512@@Base+0x2f5c>
    3ff0:	mov	w20, #0x1                   	// #1
    3ff4:	b	3e34 <PyInit__sha512@@Base+0x2de0>

Disassembly of section .fini:

0000000000003ff8 <.fini>:
    3ff8:	stp	x29, x30, [sp, #-16]!
    3ffc:	mov	x29, sp
    4000:	ldp	x29, x30, [sp], #16
    4004:	ret
