<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — chip stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="network.html">network</a></span> (196)
<br/><span class="tag"><a href="system.html">system</a></span> (187)
<br/><span class="tag"><a href="design.html">design</a></span> (135)
<br/><span class="tag"><a href="base.html">base</a></span> (88)
<br/><span class="tag"><a href="power.html">power</a></span> (77)
</div>
<h2><span class="ttl">Stem</span> chip$ (<a href="../words.html">all stems</a>)</h2>
<h3>752 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-BokhariJSHP.html">DAC-2015-BokhariJSHP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SuperNet: multimode interconnect architecture for manycore chips (<abbr title="Haseeb Bokhari">HB</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-CongGHRY.html">DAC-2015-CongGHRY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>On-chip interconnection network for accelerator-rich architectures (<abbr title="Jason Cong">JC</abbr>, <abbr title="Michael Gill">MG</abbr>, <abbr title="Yuchen Hao">YH</abbr>, <abbr title="Glenn Reinman">GR</abbr>, <abbr title="Bo Yuan">BY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-JangKGY0.html">DAC-2015-JangKGY0</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Bandwidth-efficient on-chip interconnect designs for GPGPUs (<abbr title="Hyunjun Jang">HJ</abbr>, <abbr title="Jinchun Kim">JK</abbr>, <abbr title="Paul Gratz">PG</abbr>, <abbr title="Ki Hwan Yum">KHY</abbr>, <abbr title="Eun Jung Kim">EJK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-KhdrPSH.html">DAC-2015-KhdrPSH</a> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips (<abbr title="Heba Khdr">HK</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiBTO.html">DAC-2015-LiBTO</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Complementary communication path for energy efficient on-chip optical interconnects (<abbr title="Hui Li">HL</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Ian O'Connor">IO</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-LiuSZLQ.html">DAC-2015-LiuSZLQ</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A statistical methodology for noise sensor placement and full-chip voltage map generation (<abbr title="Xiaochen Liu">XL</abbr>, <abbr title="Shupeng Sun">SS</abbr>, <abbr title="Pingqiang Zhou">PZ</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Haifeng Qian">HQ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ShafiqueKTH.html">DAC-2015-ShafiqueKTH</a> <span class="tag"><a href="../tag/anti.html" title="anti">#anti</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>EnAAM: energy-efficient anti-aging for on-chip video memories (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Muhammad Usman Karim Khan">MUKK</abbr>, <abbr title="Adnan Orcun Tüfek">AOT</abbr>, <abbr title="Jörg Henkel">JH</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-YangCK.html">DAC-2015-YangCK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability (<abbr title="Ming-Chang Yang">MCY</abbr>, <abbr title="Yuan-Hao Chang">YHC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-YuUK.html">DAC-2015-YuUK</a></dt><dd>Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks (<abbr title="Weize Yu">WY</abbr>, <abbr title="Orhun Aras Uzun">OAU</abbr>, <abbr title="Selçuk Köse">SK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-ZhanOGZ0.html">DAC-2015-ZhanOGZ0</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>DimNoC: a dim silicon approach towards power-efficient on-chip network (<abbr title="Jia Zhan">JZ</abbr>, <abbr title="Jin Ouyang">JO</abbr>, <abbr title="Fen Ge">FG</abbr>, <abbr title="Jishen Zhao">JZ</abbr>, <abbr title="Yuan Xie">YX</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BalboniFB.html">DATE-2015-BalboniFB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration (<abbr title="Marco Balboni">MB</abbr>, <abbr title="José Flich">JF</abbr>, <abbr title="Davide Bertozzi">DB</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-BokhariJSHP.html">DATE-2015-BokhariJSHP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Malleable NoC: dark silicon inspired adaptable Network-on-Chip (<abbr title="Haseeb Bokhari">HB</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 1245–1248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenKXMLYVSCY.html">DATE-2015-ChenKXMLYVSCY</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip (<abbr title="Pai-Yu Chen">PYC</abbr>, <abbr title="Deepak Kadetotad">DK</abbr>, <abbr title="Zihan Xu">ZX</abbr>, <abbr title="Abinash Mohanty">AM</abbr>, <abbr title="Binbin Lin">BL</abbr>, <abbr title="Jieping Ye">JY</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Jae-sun Seo">JsS</abbr>, <abbr title="Yu Cao">YC</abbr>, <abbr title="Shimeng Yu">SY</abbr>), pp. 854–859.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenZWWWZ.html">DATE-2015-ChenZWWWZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation (<abbr title="Xinke Chen">XC</abbr>, <abbr title="Guangfei Zhang">GZ</abbr>, <abbr title="Huandong Wang">HW</abbr>, <abbr title="Ruiyang Wu">RW</abbr>, <abbr title="Peng Wu">PW</abbr>, <abbr title="Longbing Zhang">LZ</abbr>), pp. 211–216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ErolOSPB.html">DATE-2015-ErolOSPB</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On-chip measurement of bandgap reference voltage using a small form factor VCO based zoom-in ADC (<abbr title="Osman Emir Erol">OEE</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Chandra K. H. Suresh">CKHS</abbr>, <abbr title="Rubin A. Parekhji">RAP</abbr>, <abbr title="Lakshmanan Balasubramanian">LB</abbr>), pp. 1559–1562.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KarkarTMY.html">DATE-2015-KarkarTMY</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting (<abbr title="Ammar Karkar">AK</abbr>, <abbr title="Kin-Fai Tong">KFT</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LaerEMWJ.html">DATE-2015-LaerEMWJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Coherence based message prediction for optically interconnected chip multiprocessors (<abbr title="Anouk Van Laer">AVL</abbr>, <abbr title="Chamath Ellawala">CE</abbr>, <abbr title="Muhammad Ridwan Madarbux">MRM</abbr>, <abbr title="Philip M. Watts">PMW</abbr>, <abbr title="Timothy M. Jones">TMJ</abbr>), pp. 613–616.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiFBLON.html">DATE-2015-LiFBLON</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Thermal aware design method for VCSEL-based on-chip optical interconnect (<abbr title="Hui Li">HL</abbr>, <abbr title="Alain Fourmigue">AF</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Xavier Letartre">XL</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 1120–1125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MajumderPK.html">DATE-2015-MajumderPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>On-chip network-enabled many-core architectures for computational biology applications (<abbr title="Turbo Majumder">TM</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Ananth Kalyanaraman">AK</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MazloumiM.html">DATE-2015-MazloumiM</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors (<abbr title="Abbas Mazloumi">AM</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>), pp. 908–911.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MirhosseiniSFMS.html">DATE-2015-MirhosseiniSFMS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>An energy-efficient virtual channel power-gating mechanism for on-chip networks (<abbr title="Amirhossein Mirhosseini">AM</abbr>, <abbr title="Mohammad Sadrosadati">MS</abbr>, <abbr title="Ali Fakhrzadehgan">AF</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 1527–1532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RamboE.html">DATE-2015-RamboE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case communication time analysis of networks-on-chip with shared virtual channels (<abbr title="Eberle A. Rambo">EAR</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 537–542.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-RenTB.html">DATE-2015-RenTB</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Detection of illegitimate access to JTAG via statistical learning in chip (<abbr title="Xuanle Ren">XR</abbr>, <abbr title="Vitor Grade Tavares">VGT</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>), pp. 109–114.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SarmaDGVN.html">DATE-2015-SarmaDGVN</a> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Cyberphysical-system-on-chip (CPSoC): a self-aware MPSoC paradigm with cross-layer virtual sensing and actuation (<abbr title="Santanu Sarma">SS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Puneet Gupta">PG</abbr>, <abbr title="Nalini Venkatasubramanian">NV</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 625–628.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShafiqueGGH.html">DATE-2015-ShafiqueGGH</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability-aware dark silicon management in on-chip many-core systems (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Dennis Gnad">DG</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2015-KriouileS.html">TACAS-2015-KriouileS</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using a Formal Model to Improve Verification of a Cache-Coherent System-on-Chip (<abbr title="Abderahman Kriouile">AK</abbr>, <abbr title="Wendelin Serwe">WS</abbr>), pp. 708–722.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-DingTKZK.html">PLDI-2015-DingTKZK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing off-chip accesses in multicores (<abbr title="Wei Ding">WD</abbr>, <abbr title="Xulong Tang">XT</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Emre Kultursay">EK</abbr>), pp. 131–142.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LongfieldNMT.html">PLDI-2015-LongfieldNMT</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Preventing glitches and short circuits in high-level self-timed chip specifications (<abbr title="Stephen Longfield Jr.">SLJ</abbr>, <abbr title="Brittany Nkounkou">BN</abbr>, <abbr title="Rajit Manohar">RM</abbr>, <abbr title="Ross Tate">RT</abbr>), pp. 270–279.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2015-KuritaIA.html">FM-2015-KuritaIA</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Practices for Formal Models as Documents: Evolution of VDM Application to “Mobile FeliCa” IC Chip Firmware (<abbr title="Taro Kurita">TK</abbr>, <abbr title="Fuyuki Ishikawa">FI</abbr>, <abbr title="Keijiro Araki">KA</abbr>), pp. 593–596.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2015-LiYLZ.html">CGO-2015-LiYLZ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Automatic data placement into GPU on-chip memory resources (<abbr title="Chao Li">CL</abbr>, <abbr title="Yi Yang">YY</abbr>, <abbr title="Zhen Lin">ZL</abbr>, <abbr title="Huiyang Zhou">HZ</abbr>), pp. 23–33.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-DuweJ0.html">HPCA-2015-DuweJ0</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Correction prediction: Reducing error correction latency for on-chip memories (<abbr title="Henry Duwe">HD</abbr>, <abbr title="Xun Jian">XJ</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 463–475.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-WangPBAK.html">HPCA-2015-WangPBAK</a> <span class="tag"><a href="../tag/alloy.html" title="alloy">#alloy</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems (<abbr title="Hao Wang">HW</abbr>, <abbr title="Chang-Jae Park">CJP</abbr>, <abbr title="Gyungsu Byun">GB</abbr>, <abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 296–308.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-AhnYC.html">DAC-2014-AhnYC</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes (<abbr title="Junwhan Ahn">JA</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-AlbalawiLL.html">DAC-2014-AlbalawiLL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation (<abbr title="Hassan Albalawi">HA</abbr>, <abbr title="Yuanning Li">YL</abbr>, <abbr title="Xin Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-BokhariJSHP.html">DAC-2014-BokhariJSHP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon (<abbr title="Haseeb Bokhari">HB</abbr>, <abbr title="Haris Javaid">HJ</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-GuinZFT.html">DAC-2014-GuinZFT</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Low-cost On-Chip Structures for Combating Die and IC Recycling (<abbr title="Ujjwal Guin">UG</abbr>, <abbr title="Xuehui Zhang">XZ</abbr>, <abbr title="Domenic Forte">DF</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KoestersG.html">DAC-2014-KoestersG</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Non-Mainline Functions in Todays Processor Chips (<abbr title="Johannes Koesters">JK</abbr>, <abbr title="Alex Goryachev">AG</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-Kose.html">DAC-2014-Kose</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions (<abbr title="Selçuk Köse">SK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LiuHM.html">DAC-2014-LiuHM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting (<abbr title="Yu Liu">YL</abbr>, <abbr title="Ke Huang">KH</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-PengPL.html">DAC-2014-PengPL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling (<abbr title="Yarui Peng">YP</abbr>, <abbr title="Dusan Petranovic">DP</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-RenMRZ.html">DAC-2014-RenMRZ</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fault-tolerant Routing for On-chip Network Without Using Virtual Channels (<abbr title="Pengju Ren">PR</abbr>, <abbr title="Qingxin Meng">QM</abbr>, <abbr title="Xiaowei Ren">XR</abbr>, <abbr title="Nanning Zheng">NZ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-XueQBYT.html">DAC-2014-XueQBYT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis (<abbr title="Yuankun Xue">YX</abbr>, <abbr title="Zhiliang Qian">ZQ</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Fan Ye">FY</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ZhengBB.html">DAC-2014-ZhengBB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification (<abbr title="Yu Zheng">YZ</abbr>, <abbr title="Abhishek Basak">AB</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BahrebarS.html">DATE-2014-BahrebarS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Improving hamiltonian-based routing methods for on-chip networks: A turn model approach (<abbr title="Poona Bahrebar">PB</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BeneventiBVDB.html">DATE-2014-BeneventiBVDB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip (<abbr title="Francesco Beneventi">FB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Pascal Vivet">PV</abbr>, <abbr title="Denis Dutoit">DD</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BeuxLOCLTN.html">DATE-2014-BeuxLOCLTN</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Chameleon: Channel efficient Optical Network-on-Chip (<abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Hui Li">HL</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Kazem Cheshmi">KC</abbr>, <abbr title="Xuchen Liu">XL</abbr>, <abbr title="Jelena Trajkovic">JT</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Bolle.html">DATE-2014-Bolle</a> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>The connected car and its implication to the automotive chip roadmap (<abbr title="Michael Bolle">MB</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DamodaranWH.html">DATE-2014-DamodaranWH</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Distributed cooperative shared last-level caching in tiled multiprocessor system on chip (<abbr title="Preethi P. Damodaran">PPD</abbr>, <abbr title="Stefan Wallentowitz">SW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DinechinAPL.html">DATE-2014-DinechinAPL</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Time-critical computing on a single-chip massively parallel processor (<abbr title="Benoît Dupont de Dinechin">BDdD</abbr>, <abbr title="Duco van Amstel">DvA</abbr>, <abbr title="Marc Poulhiès">MP</abbr>, <abbr title="Guillaume Lager">GL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GaillardonAZM.html">DATE-2014-GaillardonAZM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced system on a chip design based on controllable-polarity FETs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Jian Zhang">JZ</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Huang14a.html">DATE-2014-Huang14a</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Leveraging on-chip networks for efficient prediction on multicore coherence (<abbr title="Libo Huang">LH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KarkarDATMY.html">DATE-2014-KarkarDATMY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip (<abbr title="Ammar Karkar">AK</abbr>, <abbr title="Nizar Dahir">ND</abbr>, <abbr title="Ra'ed Al-Dujaily">RAD</abbr>, <abbr title="Kenneth Tong">KT</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KhdrESAH.html">DATE-2014-KhdrESAH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>mDTM: Multi-objective dynamic thermal management for on-chip systems (<abbr title="Heba Khdr">HK</abbr>, <abbr title="Thomas Ebi">TE</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Hussam Amrouch">HA</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-MatsutaniKFKTKBMA.html">DATE-2014-MatsutaniKFKTKBMA</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Low-latency wireless 3D NoCs via randomized shortcut chips (<abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Ikki Fujiwara">IF</abbr>, <abbr title="Takahiro Kagami">TK</abbr>, <abbr title="Yasuhiro Take">YT</abbr>, <abbr title="Tadahiro Kuroda">TK</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Hideharu Amano">HA</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PaternaZR.html">DATE-2014-PaternaZR</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Ambient variation-tolerant and inter components aware thermal management for mobile system on chips (<abbr title="Francesco Paterna">FP</abbr>, <abbr title="Joe Zanotelli">JZ</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PrenatPLGJDSPN.html">DATE-2014-PrenatPLGJDSPN</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Magnetic memories: From DRAM replacement to ultra low power logic chips (<abbr title="Guillaume Prenat">GP</abbr>, <abbr title="Gregory di Pendina">GdP</abbr>, <abbr title="C. Layer">CL</abbr>, <abbr title="Olivier Goncalves">OG</abbr>, <abbr title="K. Jaber">KJ</abbr>, <abbr title="Bernard Dieny">BD</abbr>, <abbr title="R. C. Sousa">RCS</abbr>, <abbr title="I. L. Prejbeanu">ILP</abbr>, <abbr title="Jean-Pierre Nozieres">JPN</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RamboTDAE.html">DATE-2014-RamboTDAE</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Failure analysis of a network-on-chip for real-time mixed-critical systems (<abbr title="Eberle A. Rambo">EAR</abbr>, <abbr title="Alexander Tschiene">AT</abbr>, <abbr title="Jonas Diemer">JD</abbr>, <abbr title="Leonie Ahrendts">LA</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RehmanKSH.html">DATE-2014-RehmanKSH</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiler-driven dynamic reliability management for on-chip systems under variabilities (<abbr title="Semeen Rehman">SR</abbr>, <abbr title="Florian Kriebel">FK</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SeitanidisPDN.html">DATE-2014-SeitanidisPDN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ElastiStore: An elastic buffer architecture for Network-on-Chip routers (<abbr title="I. Seitanidis">IS</abbr>, <abbr title="Anastasios Psarras">AP</abbr>, <abbr title="Giorgos Dimitrakopoulos">GD</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ShangZXY.html">DATE-2014-ShangZXY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Asynchronous design for new on-chip wide dynamic range power electronics (<abbr title="Delong Shang">DS</abbr>, <abbr title="Xuefu Zhang">XZ</abbr>, <abbr title="Fei Xia">FX</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TsaiCCC.html">DATE-2014-TsaiCCC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs (<abbr title="Meng-Ling Tsai">MLT</abbr>, <abbr title="Yi-Jung Chen">YJC</abbr>, <abbr title="Yi-Ting Chen">YTC</abbr>, <abbr title="Ru-Hua Chang">RHC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WangXWCWW.html">DATE-2014-WangXWCWW</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Zhe Wang">ZW</abbr>, <abbr title="Kevin J. Chen">KJC</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhuCYP.html">DATE-2014-ZhuCYP</a></dt><dd>Application mapping for express channel-based networks-on-chip (<abbr title="Di Zhu">DZ</abbr>, <abbr title="Lizhong Chen">LC</abbr>, <abbr title="Siyu Yue">SY</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-ChangTK.html">SAC-2014-ChangTK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>A traffic-balanced routing scheme for heat balance in 3D networks-on-chip (<abbr title="Wan-Chi Chang">WCC</abbr>, <abbr title="Hsueh-Wen Tseng">HWT</abbr>, <abbr title="Chin-Fu Kuo">CFK</abbr>), pp. 1437–1442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-TsaiC.html">SAC-2014-TsaiC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>A thermal-throttling server in 3D multicore chips (<abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>), pp. 1425–1430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-AgrawalAT.html">HPCA-2014-AgrawalAT</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules (<abbr title="Aditya Agrawal">AA</abbr>, <abbr title="Amin Ansari">AA</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 84–95.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-AnsariMXT.html">HPCA-2014-AnsariMXT</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks (<abbr title="Amin Ansari">AA</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Jianping Xu">JX</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 440–451.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-ChenZWP.html">HPCA-2014-ChenZWP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>MP3: Minimizing performance penalty for power-gating of Clos network-on-chip (<abbr title="Lizhong Chen">LC</abbr>, <abbr title="Lihang Zhao">LZ</abbr>, <abbr title="Ruisheng Wang">RW</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>), pp. 296–307.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-DiTomasoKL.html">HPCA-2014-DiTomasoKL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers (<abbr title="Dominic DiTomaso">DD</abbr>, <abbr title="Avinash Karanth Kodi">AKK</abbr>, <abbr title="Ahmed Louri">AL</abbr>), pp. 320–331.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-JungK.html">HPCA-2014-JungK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Sprinkler: Maximizing resource utilization in many-chip solid state disks (<abbr title="Myoungsoo Jung">MJ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 524–535.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-KimKMYK.html">HPCA-2014-KimKMYK</a></dt><dd>Transportation-network-inspired network-on-chip (<abbr title="Hanjoon Kim">HK</abbr>, <abbr title="Gwangsun Kim">GK</abbr>, <abbr title="Seungryoul Maeng">SM</abbr>, <abbr title="Hwasoo Yeo">HY</abbr>, <abbr title="John Kim">JK</abbr>), pp. 332–343.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-LoK.html">HPCA-2014-LoK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Dynamic management of TurboMode in modern multi-core chips (<abbr title="David Lo">DL</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>), pp. 603–613.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2014-ZhaoVZLZ0.html">HPCA-2014-ZhaoVZLZ0</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs (<abbr title="Kai Zhao">KZ</abbr>, <abbr title="Kalyana S. Venkataraman">KSV</abbr>, <abbr title="Xuebin Zhang">XZ</abbr>, <abbr title="Jiangpeng Li">JL</abbr>, <abbr title="Ning Zheng">NZ</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 536–545.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-CalhounC.html">DAC-2013-CalhounC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Flexible on-chip power delivery for energy efficient heterogeneous systems (<abbr title="Benton H. Calhoun">BHC</abbr>, <abbr title="Kyle Craig">KC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChakrabortyLAP.html">DAC-2013-ChakrabortyLAP</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique (<abbr title="Raj Chakraborty">RC</abbr>, <abbr title="Charles Lamech">CL</abbr>, <abbr title="Dhruva Acharyya">DA</abbr>, <abbr title="Jim Plusquellic">JP</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-Ghosh.html">DAC-2013-Ghosh</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power (<abbr title="Swaroop Ghosh">SG</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HenkelBDGNSTW.html">DAC-2013-HenkelBDGNSTW</a> <span class="tag"><a href="../tag/lessons%20learnt.html" title="lessons learnt">#lessons learnt</a></span> <span class="tag"><a href="../tag/roadmap.html" title="roadmap">#roadmap</a></span></dt><dd>Reliable on-chip systems in the nano-era: lessons learnt and future trends (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Puneet Gupta">PG</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Norbert Wehn">NW</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-HoC.html">DAC-2013-HoC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple chip planning for chip-interposer codesign (<abbr title="Yuan-Kai Ho">YKH</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-KinsmanKN.html">DAC-2013-KinsmanKN</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation (<abbr title="Adam B. Kinsman">ABK</abbr>, <abbr title="Ho Fai Ko">HFK</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LiP.html">DAC-2013-LiP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An accurate semi-analytical framework for full-chip TSV-induced stress modeling (<abbr title="Yang Li">YL</abbr>, <abbr title="David Z. Pan">DZP</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-LuYHF0.html">DAC-2013-LuYHF0</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RISO: relaxed network-on-chip isolation for cloud processors (<abbr title="Hang Lu">HL</abbr>, <abbr title="Guihai Yan">GY</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Binzhang Fu">BF</abbr>, <abbr title="Xiaowei Li">XL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-MishraMD.html">DAC-2013-MishraMD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A heterogeneous multiple network-on-chip design: an application-aware approach (<abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Chita R. Das">CRD</abbr>), p. 10.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-SongLPL.html">DAC-2013-SongLPL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs (<abbr title="Taigon Song">TS</abbr>, <abbr title="Chang Liu">CL</abbr>, <abbr title="Yarui Peng">YP</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-TurakhiaRGM.html">DAC-2013-TurakhiaRGM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors (<abbr title="Yatish Turakhia">YT</abbr>, <abbr title="Bharathwaj Raghunathan">BR</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), p. 7.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AkhlaghiKAP.html">DATE-2013-AkhlaghiKAP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient network on-chip architecture based on isolating local and non-local communications (<abbr title="Vahideh Akhlaghi">VA</abbr>, <abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 350–353.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BanaiyanMofradDG.html">DATE-2013-BanaiyanMofradDG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and analysis of fault-tolerant distributed memories for networks-on-chip (<abbr title="Abbas BanaiyanMofrad">AB</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Gustavo Girão">GG</abbr>), pp. 1605–1608.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DasKV.html">DATE-2013-DasKV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems (<abbr title="Anup Das">AD</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Bharadwaj Veeravalli">BV</abbr>), pp. 689–694.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-DimitrakopoulosGNK.html">DATE-2013-DimitrakopoulosGNK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Switch folding: network-on-chip routers with time-multiplexed output ports (<abbr title="Giorgos Dimitrakopoulos">GD</abbr>, <abbr title="N. Georgiadis">NG</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Emmanouil Kalligeros">EK</abbr>), pp. 344–349.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-Feng.html">DATE-2013-Feng</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Large-scale flip-chip power grid reduction with geometric templates (<abbr title="Zhuo Feng">ZF</abbr>), pp. 1679–1682.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-FettweisHLF.html">DATE-2013-FettweisHLF</a></dt><dd>Wireless interconnect for board and chip level (<abbr title="Gerhard Fettweis">GF</abbr>, <abbr title="Najeeb ul Hassan">NuH</abbr>, <abbr title="Lukas Landau">LL</abbr>, <abbr title="Erik Fischer">EF</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LeeJS.html">DATE-2013-LeeJS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast shared on-chip memory architecture for efficient hybrid computing with CGRAs (<abbr title="Jongeun Lee">JL</abbr>, <abbr title="Yeonghun Jeong">YJ</abbr>, <abbr title="Sungsok Seo">SS</abbr>), pp. 1575–1578.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MandalKM.html">DATE-2013-MandalKM</a></dt><dd>Exploring topologies for source-synchronous ring-based network-on-chip (<abbr title="Ayan Mandal">AM</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 1026–1031.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MartinB.html">DATE-2013-MartinB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Configurable I/O integration to reduce system-on-chip time to market: DDR, PCIe examples (<abbr title="Frank Martin">FM</abbr>, <abbr title="Peter Bennett">PB</abbr>), p. 169.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ParkQPC.html">DATE-2013-ParkQPC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS (<abbr title="Sunghyun Park">SP</abbr>, <abbr title="Masood Qazi">MQ</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Anantha P. Chandrakasan">APC</abbr>), pp. 1637–1642.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-QianJBTMM.html">DATE-2013-QianJBTMM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model (<abbr title="Zhiliang Qian">ZQ</abbr>, <abbr title="Da-Cheng Juan">DCJ</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Diana Marculescu">DM</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 354–357.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RaghunathanTGM.html">DATE-2013-RaghunathanTGM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors (<abbr title="Bharathwaj Raghunathan">BR</abbr>, <abbr title="Yatish Turakhia">YT</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SparsoKS.html">DATE-2013-SparsoKS</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>An area-efficient network interface for a TDM-based network-on-chip (<abbr title="Jens Sparsø">JS</abbr>, <abbr title="Evangelia Kasapaki">EK</abbr>, <abbr title="Martin Schoeberl">MS</abbr>), pp. 1044–1047.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-TodorovMRS.html">DATE-2013-TodorovMRS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A spectral clustering approach to application-specific network-on-chip synthesis (<abbr title="Vladimir Todorov">VT</abbr>, <abbr title="Daniel Müller-Gritschneder">DMG</abbr>, <abbr title="Helmut Reinig">HR</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1783–1788.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangXZWYWNW.html">DATE-2013-WangXZWYWNW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Yaoyao Ye">YY</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Zhe Wang">ZW</abbr>), pp. 1221–1224.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WettinMPSG.html">DATE-2013-WettinMPSG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Energy-efficient multicore chip design through cross-layer approach (<abbr title="Paul Wettin">PW</abbr>, <abbr title="Jacob Murray">JM</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Behrooz Shirazi">BS</abbr>, <abbr title="Amlan Ganguly">AG</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YingHH.html">DATE-2013-YingHH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems (<abbr title="Haoyuan Ying">HY</abbr>, <abbr title="Thomas Hollstein">TH</abbr>, <abbr title="Klaus Hofmann">KH</abbr>), pp. 1777–1782.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-AgrawalJAT.html">HPCA-2013-AgrawalJAT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies (<abbr title="Aditya Agrawal">AA</abbr>, <abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Amin Ansari">AA</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 400–411.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-ChangHPNXK.html">HPCA-2013-ChangHPNXK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network (<abbr title="Yuan-Ying Chang">YYC</abbr>, <abbr title="Yoshi Shih-Chieh Huang">YSCH</abbr>, <abbr title="Matthew Poremba">MP</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Chung-Ta King">CTK</abbr>), pp. 390–399.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-KoibuchiFMC.html">HPCA-2013-KoibuchiFMC</a> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Layout-conscious random topologies for HPC off-chip interconnects (<abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Ikki Fujiwara">IF</abbr>, <abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Henri Casanova">HC</abbr>), pp. 484–495.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-KrishnaCKP.html">HPCA-2013-KrishnaCKP</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Breaking the on-chip latency barrier using SMART (<abbr title="Tushar Krishna">TK</abbr>, <abbr title="Chia-Hsin Owen Chen">CHOC</abbr>, <abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 378–389.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2013-LeeKH0.html">HPCA-2013-LeeKH0</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Skinflint DRAM system: Minimizing DRAM chip writes for low power (<abbr title="Yebin Lee">YL</abbr>, <abbr title="Soontae Kim">SK</abbr>, <abbr title="Seokin Hong">SH</abbr>, <abbr title="Jongmin Lee">JL</abbr>), pp. 25–34.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-IchikawaA.html">CASE-2012-IchikawaA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Magnetically driven micro-robot with suction mechanism for on-chip automatic (<abbr title="Akihiko Ichikawa">AI</abbr>, <abbr title="Fumihito Arai">FA</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-BathenD.html">DAC-2012-BathenD</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories (<abbr title="Luis Angel D. Bathen">LADB</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 447–452.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JoubertDBTH.html">DAC-2012-JoubertDBTH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/exclamation.html" title="exclamation">#exclamation</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems! (<abbr title="Antoine Joubert">AJ</abbr>, <abbr title="Marc Duranton">MD</abbr>, <abbr title="Bilel Belhadj">BB</abbr>, <abbr title="Olivier Temam">OT</abbr>, <abbr title="Rodolphe Héliot">RH</abbr>), pp. 1264–1265.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-JungPL.html">DAC-2012-JungPL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs (<abbr title="Moongon Jung">MJ</abbr>, <abbr title="David Z. Pan">DZP</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 317–326.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KimLCKWYL.html">DAC-2012-KimLCKWYL</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU (<abbr title="Dongki Kim">DK</abbr>, <abbr title="Sungkwang Lee">SL</abbr>, <abbr title="Jaewoong Chung">JC</abbr>, <abbr title="Daehyun Kim">DK</abbr>, <abbr title="Dong Hyuk Woo">DHW</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sunggu Lee">SL</abbr>), pp. 888–896.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-LeeC.html">DAC-2012-LeeC</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A chip-package-board co-design methodology (<abbr title="Hsu-Chieh Lee">HCL</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 1082–1087.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-LeeLHCCLS.html">DAC-2012-LeeLHCCLS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Obstacle-avoiding free-assignment routing for flip-chip designs (<abbr title="Po-Wei Lee">PWL</abbr>, <abbr title="Hsu-Chieh Lee">HCL</abbr>, <abbr title="Yuan-Kai Ho">YKH</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Chen-Feng Chang">CFC</abbr>, <abbr title="I-Jye Lin">IJL</abbr>, <abbr title="Chin-Fang Shen">CFS</abbr>), pp. 1088–1093.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-LionelPSE.html">DAC-2012-LionelPSE</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Embedding statistical tests for on-chip dynamic voltage and temperature monitoring (<abbr title="Lionel Vincent">LV</abbr>, <abbr title="Philippe Maurine">PM</abbr>, <abbr title="Suzanne Lesecq">SL</abbr>, <abbr title="Edith Beigné">EB</abbr>), pp. 994–999.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ParkKCDCP.html">DAC-2012-ParkKCDCP</a> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI (<abbr title="Sunghyun Park">SP</abbr>, <abbr title="Tushar Krishna">TK</abbr>, <abbr title="Chia-Hsin Owen Chen">CHOC</abbr>, <abbr title="Bhavya K. Daya">BKD</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 398–405.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ShafiqueZWBH.html">DAC-2012-ShafiqueZWBH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Adaptive power management of on-chip video memory for multiview video coding (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Bruno Zatt">BZ</abbr>, <abbr title="Fabio Leandro Walter">FLW</abbr>, <abbr title="Sergio Bampi">SB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 866–875.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhangTT.html">DAC-2012-ZhangTT</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Identification of recovered ICs using fingerprints from a light-weight on-chip sensor (<abbr title="Xuehui Zhang">XZ</abbr>, <abbr title="Nicholas Tuzzio">NT</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhaoJDZKI.html">DAC-2012-ZhaoJDZKI</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A hybrid NoC design for cache coherence optimization for chip multiprocessors (<abbr title="Hui Zhao">HZ</abbr>, <abbr title="Ohyoung Jang">OJ</abbr>, <abbr title="Wei Ding">WD</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 834–842.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-ZhouLCKQY.html">DAC-2012-ZhouLCKQY</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring (<abbr title="Huapeng Zhou">HZ</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Chen-Yong Cher">CYC</abbr>, <abbr title="Eren Kursun">EK</abbr>, <abbr title="Haifeng Qian">HQ</abbr>, <abbr title="Shi-Chune Yao">SCY</abbr>), pp. 642–647.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BartoliniSFCB.html">DATE-2012-BartoliniSFCB</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Quantifying the impact of frequency scaling on the energy efficiency of the single-chip cloud computer (<abbr title="Andrea Bartolini">AB</abbr>, <abbr title="MohammadSadegh Sadri">MS</abbr>, <abbr title="John-Nicholas Furst">JNF</abbr>, <abbr title="Ayse Kivilcim Coskun">AKC</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 181–186.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BoseBDGHJNRSVW.html">DATE-2012-BoseBDGHJNRSVW</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power management of multi-core chips: Challenges and pitfalls (<abbr title="Pradip Bose">PB</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="John A. Darringer">JAD</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Michael B. Healy">MBH</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Indira Nair">IN</abbr>, <abbr title="Jude A. Rivers">JAR</abbr>, <abbr title="Jeonghee Shin">JS</abbr>, <abbr title="Augusto Vega">AV</abbr>, <abbr title="Alan J. Weger">AJW</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-CondoMM.html">DATE-2012-CondoMM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Network-on-Chip-based turbo/LDPC decoder architecture (<abbr title="Carlo Condo">CC</abbr>, <abbr title="Maurizio Martina">MM</abbr>, <abbr title="Guido Masera">GM</abbr>), pp. 1525–1530.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DasSHMC.html">DATE-2012-DasSHMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores (<abbr title="Abhishek Das">AD</abbr>, <abbr title="Matthew Schuchhardt">MS</abbr>, <abbr title="Nikos Hardavellas">NH</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DimitrakopoulosK.html">DATE-2012-DimitrakopoulosK</a> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches (<abbr title="Giorgos Dimitrakopoulos">GD</abbr>, <abbr title="Emmanouil Kalligeros">EK</abbr>), pp. 542–545.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-EbrahimiDLPT.html">DATE-2012-EbrahimiDLPT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks (<abbr title="Masoumeh Ebrahimi">ME</abbr>, <abbr title="Masoud Daneshtalab">MD</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Juha Plosila">JP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HammamiLB.html">DATE-2012-HammamiLB</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>NOCEVE: Network on chip emulation and verification environment (<abbr title="Omar Hammami">OH</abbr>, <abbr title="Xinyu Li">XL</abbr>, <abbr title="Jean-Marc Brault">JMB</abbr>), pp. 163–164.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HsuCCLC.html">DATE-2012-HsuCCLC</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>On effective flip-chip routing via pseudo single redistribution layer (<abbr title="Hsin-Wu Hsu">HWH</abbr>, <abbr title="Meng-Ling Chen">MLC</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="Hung-Chun Li">HCL</abbr>, <abbr title="Shi-Hao Chen">SHC</abbr>), pp. 1597–1602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HsuingCG.html">DATE-2012-HsuingCG</a></dt><dd>Salvaging chips with caches beyond repair (<abbr title="Hsunwei Hsiung">HH</abbr>, <abbr title="Byeongju Cha">BC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 1263–1268.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HuangBRBK.html">DATE-2012-HuangBRBK</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving (<abbr title="Jia Huang">JH</abbr>, <abbr title="Jan Olaf Blech">JOB</abbr>, <abbr title="Andreas Raabe">AR</abbr>, <abbr title="Christian Buckl">CB</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JafariJL.html">DATE-2012-JafariJL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case delay analysis of Variable Bit-Rate flows in network-on-chip with aggregate scheduling (<abbr title="Fahimeh Jafari">FJ</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 538–541.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KimA.html">DATE-2012-KimA</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>On-chip source synchronous interface timing test scheme with calibration (<abbr title="Hyunjin Kim">HK</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 1146–1149.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiDX.html">DATE-2012-LiDX</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations (<abbr title="Min Li">ML</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Lin Xie">LX</abbr>), pp. 1591–1596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MandalKM.html">DATE-2012-MandalKM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast, source-synchronous ring-based network-on-chip design (<abbr title="Ayan Mandal">AM</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 1489–1494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-QianTT.html">DATE-2012-QianTT</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels (<abbr title="Zhiliang Qian">ZQ</abbr>, <abbr title="Ying Fei Teh">YFT</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 1295–1300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RamboHS.html">DATE-2012-RamboHS</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On ESL verification of memory consistency for system-on-chip multiprocessing (<abbr title="Eberle A. Rambo">EAR</abbr>, <abbr title="Olav P. Henschel">OPH</abbr>, <abbr title="Luiz C. V. dos Santos">LCVdS</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SunXX.html">DATE-2012-SunXX</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and design exploration of FBDRAM as on-chip memory (<abbr title="Guangyu Sun">GS</abbr>, <abbr title="Cong Xu">CX</abbr>, <abbr title="Yuan Xie">YX</abbr>), pp. 1507–1512.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WernerOGHB.html">DATE-2012-WernerOGHB</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems (<abbr title="Stephan Werner">SW</abbr>, <abbr title="Oliver Oey">OO</abbr>, <abbr title="Diana Göhringer">DG</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Jürgen Becker">JB</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-ZhengLGBYC.html">DATE-2012-ZhengLGBYC</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient calibration and reconfiguration for on-chip optical communication (<abbr title="Yan Zheng">YZ</abbr>, <abbr title="Peter Lisherness">PL</abbr>, <abbr title="Ming Gao">MG</abbr>, <abbr title="Jock Bovington">JB</abbr>, <abbr title="Shiyuan Yang">SY</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 1501–1506.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-MbarekKPA.html">SAC-2012-MbarekKPA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using model driven engineering to reliably accelerate early Low Power Intent Exploration for a system-on-chip design (<abbr title="Ons Mbarek">OM</abbr>, <abbr title="Amani Khecharem">AK</abbr>, <abbr title="Alain Pegatoquet">AP</abbr>, <abbr title="Michel Auguin">MA</abbr>), pp. 1580–1587.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-TsaiC.html">SAC-2012-TsaiC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Thermal-aware real-time task scheduling for three-dimensional multicore chip (<abbr title="Ting-Hao Tsai">THT</abbr>, <abbr title="Ya-Shu Chen">YSC</abbr>), pp. 1618–1624.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-ZhongGHCW.html">SAC-2012-ZhongGHCW</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Affinity-aware DMA buffer management for reducing off-chip memory access (<abbr title="Qi Zhong">QZ</abbr>, <abbr title="Xuetao Guan">XG</abbr>, <abbr title="Tao Huang">TH</abbr>, <abbr title="Xu Cheng">XC</abbr>, <abbr title="Keyi Wang">KW</abbr>), pp. 1588–1593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2012-DeVuystVT.html">ASPLOS-2012-DeVuystVT</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Execution migration in a heterogeneous-ISA chip multiprocessor (<abbr title="Matthew DeVuyst">MD</abbr>, <abbr title="Ashish Venkat">AV</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 261–272.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2012-CampanoniJHRWB.html">CGO-2012-CampanoniJHRWB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>HELIX: automatic parallelization of irregular programs for chip multiprocessing (<abbr title="Simone Campanoni">SC</abbr>, <abbr title="Timothy M. Jones">TMJ</abbr>, <abbr title="Glenn H. Holloway">GHH</abbr>, <abbr title="Vijay Janapa Reddi">VJR</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 84–93.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-MaJW12a.html">HPCA-2012-MaJW12a</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip (<abbr title="Sheng Ma">SM</abbr>, <abbr title="Natalie D. Enright Jerger">NDEJ</abbr>, <abbr title="Zhiying Wang">ZW</abbr>), pp. 467–478.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2012-MillerPTST.html">HPCA-2012-MillerPTST</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips (<abbr title="Timothy N. Miller">TNM</abbr>, <abbr title="Xiang Pan">XP</abbr>, <abbr title="Renji Thomas">RT</abbr>, <abbr title="Naser Sedaghati">NS</abbr>, <abbr title="Radu Teodorescu">RT</abbr>), pp. 27–38.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AisoposCP.html">DAC-2011-AisoposCP</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Enabling system-level modeling of variation-induced faults in networks-on-chips (<abbr title="Konstantinos Aisopos">KA</abbr>, <abbr title="Chia-Hsin Owen Chen">CHOC</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 930–935.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-DeOrioABP.html">DAC-2011-DeOrioABP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Konstantinos Aisopos">KA</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 912–917.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-JungMPL.html">DAC-2011-JungMPL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC (<abbr title="Moongon Jung">MJ</abbr>, <abbr title="Joydeep Mitra">JM</abbr>, <abbr title="David Z. Pan">DZP</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-KimKY.html">DAC-2011-KimKY</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>FlexiBuffer: reducing leakage power in on-chip network routers (<abbr title="Gwangsun Kim">GK</abbr>, <abbr title="John Kim">JK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>), pp. 936–941.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LiMCMS.html">DAC-2011-LiMCMS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance (<abbr title="Zheng Li">ZL</abbr>, <abbr title="Moustafa Mohamed">MM</abbr>, <abbr title="Xi Chen">XC</abbr>, <abbr title="Alan Rolf Mickelson">ARM</abbr>, <abbr title="Li Shang">LS</abbr>), pp. 735–740.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LiuSCKKL.html">DAC-2011-LiuSCKKL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC (<abbr title="Chang Liu">CL</abbr>, <abbr title="Taigon Song">TS</abbr>, <abbr title="Jonghyun Cho">JC</abbr>, <abbr title="Joohee Kim">JK</abbr>, <abbr title="Joungho Kim">JK</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 783–788.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-PaulaNNOH.html">DAC-2011-PaulaNNOH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead (<abbr title="Flavio M. de Paula">FMdP</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Ziv Nevo">ZN</abbr>, <abbr title="Avigail Orni">AO</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 411–416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-SunLT.html">DAC-2011-SunLT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Efficient incremental analysis of on-chip power grid via sparse approximation (<abbr title="Pei Sun">PS</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Ming Yuan Ting">MYT</abbr>), pp. 676–681.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-Al-DujailyMXYP.html">DATE-2011-Al-DujailyMXYP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/transitive.html" title="transitive">#transitive</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Run-time deadlock detection in networks-on-chip using coupled transitive closure networks (<abbr title="Ra'ed Al-Dujaily">RAD</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Fei Xia">FX</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>, <abbr title="Maurizio Palesi">MP</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AnjamNW.html">DATE-2011-AnjamNW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor (<abbr title="Fakhar Anjam">FA</abbr>, <abbr title="Muhammad Nadeem">MN</abbr>, <abbr title="Stephan Wong">SW</abbr>), pp. 1358–1363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BathenD.html">DATE-2011-BathenD</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>E-RoC: Embedded RAIDs-on-Chip for low power distributed dynamically managed reliable memories (<abbr title="Luis Angel D. Bathen">LADB</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 1141–1146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BeserraMSC.html">DATE-2011-BeserraMSC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>System-level modeling of a mixed-signal System on Chip for Wireless Sensor Networks (<abbr title="Gilmar S. Beserra">GSB</abbr>, <abbr title="José Edil G. de Medeiros">JEGdM</abbr>, <abbr title="Arthur M. Sampaio">AMS</abbr>, <abbr title="José Camargo da Costa">JCdC</abbr>), pp. 1500–1504.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BeuxTONBP.html">DATE-2011-BeuxTONBP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology (<abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Jelena Trajkovic">JT</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Guy Bois">GB</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChaixAZN.html">DATE-2011-ChaixAZN</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>A fault-tolerant deadlock-free adaptive routing for on chip interconnects (<abbr title="Fabien Chaix">FC</abbr>, <abbr title="Dimiter Avresky">DA</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 909–912.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenY.html">DATE-2011-ChenY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Timing-constrained I/O buffer placement for flip-chip designs (<abbr title="Zhi-Wei Chen">ZWC</abbr>, <abbr title="Jin-Tai Yan">JTY</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FunchalM.html">DATE-2011-FunchalM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>jTLM: An experimentation framework for the simulation of transaction-level models of Systems-on-Chip (<abbr title="Giovanni Funchal">GF</abbr>, <abbr title="Matthieu Moy">MM</abbr>), pp. 1184–1187.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GaoHL.html">DATE-2011-GaoHL</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Eliminating data invalidation in debugging multiple-clock chips (<abbr title="Jianliang Gao">JG</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GhasemazarP.html">DATE-2011-GhasemazarP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Variation aware dynamic power management for chip multiprocessor architectures (<abbr title="Mohammad Ghasemazar">MG</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 473–478.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HuXZTS.html">DATE-2011-HuXZTS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory (<abbr title="Jingtong Hu">JH</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Qingfeng Zhuge">QZ</abbr>, <abbr title="Wei-Che Tseng">WCT</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-IndrusiakS.html">DATE-2011-IndrusiakS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration (<abbr title="Leandro Soares Indrusiak">LSI</abbr>, <abbr title="Osmar Marchi dos Santos">OMdS</abbr>), pp. 1089–1094.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-JuanGM.html">DATE-2011-JuanGM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations (<abbr title="Da-Cheng Juan">DCJ</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KakoeeBB.html">DATE-2011-KakoeeBB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>ReliNoC: A reliable network for priority-based on-chip communication (<abbr title="Mohammad Reza Kakoee">MRK</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 667–672.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KelleyWDSRH.html">DATE-2011-KelleyWDSRH</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Intermediate representations for controllers in chip generators (<abbr title="Kyle Kelley">KK</abbr>, <abbr title="Megan Wachs">MW</abbr>, <abbr title="Andrew Danowitz">AD</abbr>, <abbr title="P. Stevenson">PS</abbr>, <abbr title="S. Richardon">SR</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 1394–1399.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KozhikkottuVRD.html">DATE-2011-KozhikkottuVRD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>VESPA: Variability emulation for System-on-Chip performance analysis (<abbr title="Vivek J. Kozhikkottu">VJK</abbr>, <abbr title="Rangharajan Venkatesan">RV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NejadMG.html">DATE-2011-NejadMG</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>An FPGA bridge preserving traffic quality of service for on-chip network-based systems (<abbr title="Ashkan Beyranvand Nejad">ABN</abbr>, <abbr title="Matias Escudero Martinez">MEM</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PandeCPMBMG.html">DATE-2011-PandeCPMBMG</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms? (<abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Fabien Clermidy">FC</abbr>, <abbr title="Diego Puschini">DP</abbr>, <abbr title="Imen Mansouri">IM</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Amlan Ganguly">AG</abbr>), pp. 1656–1661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShinDLWJ.html">DATE-2011-ShinDLWJ</a></dt><dd>Early chip planning cockpit (<abbr title="Jeonghee Shin">JS</abbr>, <abbr title="John A. Darringer">JAD</abbr>, <abbr title="Guojie Luo">GL</abbr>, <abbr title="Alan J. Weger">AJW</abbr>, <abbr title="C. L. Johnson">CLJ</abbr>), pp. 863–866.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-StranoGLFGB.html">DATE-2011-StranoGLFGB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture (<abbr title="Alessandro Strano">AS</abbr>, <abbr title="Crispín Gómez Requena">CGR</abbr>, <abbr title="Daniele Ludovici">DL</abbr>, <abbr title="Michele Favalli">MF</abbr>, <abbr title="María Engracia Gómez">MEG</abbr>, <abbr title="Davide Bertozzi">DB</abbr>), pp. 661–666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-TinoK.html">DATE-2011-TinoK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures (<abbr title="Anita Tino">AT</abbr>, <abbr title="Gul N. Khan">GNK</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WangZHLL.html">DATE-2011-WangZHLL</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Flex memory: Exploiting and managing abundant off-chip optical bandwidth (<abbr title="Ying Wang">YW</abbr>, <abbr title="Lei Zhang">LZ</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 968–973.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-XueJZZ.html">DATE-2011-XueJZZ</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Floorplanning exploration and performance evaluation of a new Network-on-Chip (<abbr title="Licheng Xue">LX</abbr>, <abbr title="Weixing Ji">WJ</abbr>, <abbr title="Qi Zuo">QZ</abbr>, <abbr title="Yang Zhang">YZ</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ZhangHYG.html">DATE-2011-ZhangHYG</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface (<abbr title="Wei Zhang">WZ</abbr>, <abbr title="Jiale Huang">JH</abbr>, <abbr title="Shengqi Yang">SY</abbr>, <abbr title="Pallav Gupta">PG</abbr>), pp. 1071–1076.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ZhangT.html">DATE-2011-ZhangT</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>RON: An on-chip ring oscillator network for hardware Trojan detection (<abbr title="Xuehui Zhang">XZ</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>), pp. 1638–1643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-DaniAS.html">SAC-2011-DaniAS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Applying genetic algorithms to optimize the power in tiled SNUCA chip multicore architectures (<abbr title="Aparna Mandke Dani">AMD</abbr>, <abbr title="Bharadwaj Amrutur">BA</abbr>, <abbr title="Y. N. Srikant">YNS</abbr>), pp. 1090–1091.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-LeeT.html">CGO-2011-LeeT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Automatic parallelization of fine-grained meta-functions on a chip multiprocessor (<abbr title="Sanghoon Lee">SL</abbr>, <abbr title="James Tuck">JT</abbr>), pp. 130–140.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2011-LiuZDK.html">CGO-2011-LiuZDK</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On-chip cache hierarchy-aware tile scheduling for multicore machines (<abbr title="Jun Liu">JL</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Wei Ding">WD</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 161–170.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-BhattacharjeeLM.html">HPCA-2011-BhattacharjeeLM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Shared last-level TLBs for chip multiprocessors (<abbr title="Abhishek Bhattacharjee">AB</abbr>, <abbr title="Daniel Lustig">DL</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 62–63.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-GhasemiDK.html">HPCA-2011-GhasemiDK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors (<abbr title="Hamid Reza Ghasemi">HRG</abbr>, <abbr title="Stark C. Draper">SCD</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 38–49.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-HouZHWFGC.html">HPCA-2011-HouZHWFGC</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Efficient data streaming with on-chip accelerators: Opportunities and challenges (<abbr title="Rui Hou">RH</abbr>, <abbr title="Lixin Zhang">LZ</abbr>, <abbr title="Michael C. Huang">MCH</abbr>, <abbr title="Kun Wang">KW</abbr>, <abbr title="Hubertus Franke">HF</abbr>, <abbr title="Yi Ge">YG</abbr>, <abbr title="Xiaotao Chang">XC</abbr>), pp. 312–320.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-LeeTST.html">HPCA-2011-LeeTST</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor (<abbr title="Sanghoon Lee">SL</abbr>, <abbr title="Devesh Tiwari">DT</abbr>, <abbr title="Yan Solihin">YS</abbr>, <abbr title="James Tuck">JT</abbr>), pp. 99–110.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2011-NittaFA.html">HPCA-2011-NittaFA</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Addressing system-level trimming issues in on-chip nanophotonic networks (<abbr title="Christopher Nitta">CN</abbr>, <abbr title="Matthew K. Farrens">MKF</abbr>, <abbr title="Venkatesh Akella">VA</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2010-MaruyamaKHTA.html">CASE-2010-MaruyamaKHTA</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Nanomanipulation of single virus using Dielectrophoretic concentration on a microfluidic chip (<abbr title="Hisataka Maruyama">HM</abbr>, <abbr title="Kyosuke Kotani">KK</abbr>, <abbr title="Ayae Honda">AH</abbr>, <abbr title="Tatsuro Takahata">TT</abbr>, <abbr title="Fumihito Arai">FA</abbr>), pp. 710–715.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-Ababei.html">DAC-2010-Ababei</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Network on chip design and optimization using specialized influence models (<abbr title="Cristinel Ababei">CA</abbr>), pp. 625–626.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-CongLR.html">DAC-2010-CongLR</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip (<abbr title="Jason Cong">JC</abbr>, <abbr title="Chunyue Liu">CL</abbr>, <abbr title="Glenn Reinman">GR</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-FujitaYLCAW.html">DAC-2010-FujitaYLCAW</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Detachable nano-carbon chip with ultra low power (<abbr title="Shinobu Fujita">SF</abbr>, <abbr title="Shinichi Yasuda">SY</abbr>, <abbr title="Daesung Lee">DL</abbr>, <abbr title="Xiangyu Chen">XC</abbr>, <abbr title="Deji Akinwande">DA</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>), pp. 631–632.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-GoossensH.html">DAC-2010-GoossensH</a> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>The aethereal network on chip after ten years: goals, evolution, lessons, and future (<abbr title="Kees Goossens">KG</abbr>, <abbr title="Andreas Hansson">AH</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-HuangCKT.html">DAC-2010-HuangCKT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>NTPT: on the end-to-end traffic prediction in the on-chip networks (<abbr title="Yoshi Shih-Chieh Huang">YSCH</abbr>, <abbr title="Kaven Chun-Kai Chou">KCKC</abbr>, <abbr title="Chung-Ta King">CTK</abbr>, <abbr title="Shau-Yin Tseng">SYT</abbr>), pp. 449–452.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-IhrigMJ.html">DAC-2010-IhrigMJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated modeling and emulation of interconnect designs for many-core chip multiprocessors (<abbr title="Colin J. Ihrig">CJI</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>, <abbr title="Alex K. Jones">AKJ</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-KahngLSR.html">DAC-2010-KahngLSR</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Trace-driven optimization of networks-on-chip configurations (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Kambiz Samadi">KS</abbr>, <abbr title="Rohit Sunkam Ramanujam">RSR</abbr>), pp. 437–442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-LiuZYCSZ.html">DAC-2010-LiuZYCSZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Global routing and track assignment for flip-chip designs (<abbr title="Xiaodong Liu">XL</abbr>, <abbr title="Yifan Zhang">YZ</abbr>, <abbr title="Gary K. Yeap">GKY</abbr>, <abbr title="Chunlei Chu">CC</abbr>, <abbr title="Jian Sun">JS</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 90–93.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-MarianiBPJZS.html">DAC-2010-MarianiBPJZS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A correlation-based design space exploration methodology for multi-processor systems-on-chip (<abbr title="Giovanni Mariani">GM</abbr>, <abbr title="Aleksandar Brankovic">AB</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Jovana Jovic">JJ</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-MicheliSMBAP.html">DAC-2010-MicheliSMBAP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>Networks on Chips: from research to products (<abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Ciprian Seiculescu">CS</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Antonio Pullini">AP</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ModarressiST.html">DAC-2010-ModarressiST</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient dynamically reconfigurable on-chip network architecture (<abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>, <abbr title="Arash Tavakkol">AT</abbr>), pp. 166–169.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ShenTX.html">DAC-2010-ShenTX</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation (<abbr title="Ruijing Shen">RS</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Jinjun Xiong">JX</abbr>), pp. 481–486.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-XieNXZLWYWL.html">DAC-2010-XieNXZLWYWL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Crosstalk noise and bit error rate analysis for optical network-on-chip (<abbr title="Yiyuan Xie">YX</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Qi Li">QL</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Yaoyao Ye">YY</abbr>, <abbr title="Xuan Wang">XW</abbr>, <abbr title="Weichen Liu">WL</abbr>), pp. 657–660.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-YuP.html">DAC-2010-YuP</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms (<abbr title="Chenjie Yu">CY</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZengYFL.html">DAC-2010-ZengYFL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation (<abbr title="Zhiyu Zeng">ZZ</abbr>, <abbr title="Xiaoji Ye">XY</abbr>, <abbr title="Zhuo Feng">ZF</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 831–836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhangL.html">DAC-2010-ZhangL</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A multilayer nanophotonic interconnection network for on-chip many-core communications (<abbr title="Xiang Zhang">XZ</abbr>, <abbr title="Ahmed Louri">AL</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ZhaoGFH.html">DAC-2010-ZhaoGFH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel hierarchical cross entropy optimization for on-chip decap budgeting (<abbr title="Xueqian Zhao">XZ</abbr>, <abbr title="Yonghe Guo">YG</abbr>, <abbr title="Zhuo Feng">ZF</abbr>, <abbr title="Shiyan Hu">SH</abbr>), pp. 843–848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-BashirM.html">DATE-2010-BashirM</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a chip level reliability simulator for copper/low-k backend processes (<abbr title="Muhammad Bashir">MB</abbr>, <abbr title="Linda S. Milor">LSM</abbr>), pp. 279–282.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChanHBBC.html">DATE-2010-ChanHBBC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks (<abbr title="Johnnie Chan">JC</abbr>, <abbr title="Gilbert Hendry">GH</abbr>, <abbr title="Aleksandr Biberman">AB</abbr>, <abbr title="Keren Bergman">KB</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLJC.html">DATE-2010-ChenLJC</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller (<abbr title="Xiaowen Chen">XC</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Shuming Chen">SC</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-FacchiniMCD.html">DATE-2010-FacchiniMCD</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>An RDL-configurable 3D memory tier to replace on-chip SRAM (<abbr title="Marco Facchini">MF</abbr>, <abbr title="Paul Marchal">PM</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 291–294.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ForoutanTHJ.html">DATE-2010-ForoutanTHJ</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An analytical method for evaluating Network-on-Chip performance (<abbr title="Sahar Foroutan">SF</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Richard Hersemeule">RH</abbr>, <abbr title="Ahmed Jerraya">AJ</abbr>), pp. 1629–1632.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GhoshS.html">DATE-2010-GhoshS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective (<abbr title="Pavel Ghosh">PG</abbr>, <abbr title="Arunabha Sen">AS</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HePE.html">DATE-2010-HePE</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Multi-temperature testing for core-based system-on-chip (<abbr title="Zhiyuan He">ZH</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Petru Eles">PE</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JafariLJY.html">DATE-2010-JafariLJY</a></dt><dd>Optimal regulation of traffic flows in networks-on-chip (<abbr title="Fahimeh Jafari">FJ</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Mohammad Hossien Yaghmaee">MHY</abbr>), pp. 1621–1624.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Jerger.html">DATE-2010-Jerger</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SigNet: Network-on-chip filtering for coarse vector directories (<abbr title="Natalie D. Enright Jerger">NDEJ</abbr>), pp. 1378–1383.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JunYC.html">DATE-2010-JunYC</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network (<abbr title="Minje Jun">MJ</abbr>, <abbr title="Sungroh Yoon">SY</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>), pp. 1390–1395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KoebelC.html">DATE-2010-KoebelC</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SCOC3: a space computer on a chip (<abbr title="Franck Koebel">FK</abbr>, <abbr title="Jean-François Coldefy">JFC</abbr>), pp. 1345–1348.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LongM.html">DATE-2010-LongM</a> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of the bias current network for accurate on-chip thermal monitoring (<abbr title="Jieyi Long">JL</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 1365–1368.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LongMG.html">DATE-2010-LongMG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of an on-chip active cooling system based on thin-film thermoelectric coolers (<abbr title="Jieyi Long">JL</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>, <abbr title="Matthew Grayson">MG</abbr>), pp. 117–122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MayWBZSHZT.html">DATE-2010-MayWBZSHZT</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>A rapid prototyping system for error-resilient multi-processor systems-on-chip (<abbr title="Matthias May">MM</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Abdelmajid Bouajila">AB</abbr>, <abbr title="Johannes Zeppenfeld">JZ</abbr>, <abbr title="Walter Stechele">WS</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Daniel Ziener">DZ</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 375–380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PeiLL.html">DATE-2010-PeiLL</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An on-chip clock generation scheme for faster-than-at-speed delay testing (<abbr title="Songwei Pei">SP</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1353–1356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SeiculescuMBM.html">DATE-2010-SeiculescuMBM</a></dt><dd>A method to remove deadlocks in Networks-on-Chips with Wormhole flow control (<abbr title="Ciprian Seiculescu">CS</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1625–1628.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ShenHH.html">DATE-2010-ShenHH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip (<abbr title="Jih-Sheng Shen">JSS</abbr>, <abbr title="Chun-Hsian Huang">CHH</abbr>, <abbr title="Pao-Ann Hsiung">PAH</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SubramanyanSSL.html">DATE-2010-SubramanyanSSL</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors (<abbr title="Pramod Subramanyan">PS</abbr>, <abbr title="Virendra Singh">VS</abbr>, <abbr title="Kewal K. Saluja">KKS</abbr>, <abbr title="Erik Larsson">EL</abbr>), pp. 1572–1577.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-VerbeekS.html">DATE-2010-VerbeekS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Formal specification of networks-on-chips: deadlock and evacuation (<abbr title="Freek Verbeek">FV</abbr>, <abbr title="Julien Schmaltz">JS</abbr>), pp. 1701–1706.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Yu.html">DATE-2010-Yu</a></dt><dd>A memory- and time-efficient on-chip TCAM minimizer for IP lookup (<abbr title="Heeyeol Yu">HY</abbr>), pp. 926–931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-BhattacharjeeM.html">ASPLOS-2010-BhattacharjeeM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Inter-core cooperative TLB for chip multiprocessors (<abbr title="Abhishek Bhattacharjee">AB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 359–370.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2010-KirmanM.html">ASPLOS-2010-KirmanM</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing (<abbr title="Nevin Kirman">NK</abbr>, <abbr title="José F. Martínez">JFM</abbr>), pp. 15–28.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2010-JiangZTS.html">CC-2010-JiangZTS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Is Reuse Distance Applicable to Data Locality Analysis on Chip Multiprocessors? (<abbr title="Yunlian Jiang">YJ</abbr>, <abbr title="Eddy Z. Zhang">EZZ</abbr>, <abbr title="Kai Tian">KT</abbr>, <abbr title="Xipeng Shen">XS</abbr>), pp. 264–282.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LeeCC.html">HPCA-2010-LeeCC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>StimulusCache: Boosting performance of chip multiprocessors with excess cache (<abbr title="Hyunjin Lee">HL</abbr>, <abbr title="Sangyeun Cho">SC</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-LiuJS.html">HPCA-2010-LiuJS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance (<abbr title="Fang Liu">FL</abbr>, <abbr title="Xiaowei Jiang">XJ</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-TangBHC.html">HPCA-2010-TangBHC</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance (<abbr title="Dan Tang">DT</abbr>, <abbr title="Yungang Bao">YB</abbr>, <abbr title="Weiwu Hu">WH</abbr>, <abbr title="Mingyu Chen">MC</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-UdipiMB.html">HPCA-2010-UdipiMB</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards scalable, energy-efficient, bus-based on-chip networks (<abbr title="Aniruddha N. Udipi">ANU</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-VujicGCRMA.html">HPCA-2010-VujicGCRMA</a> <span class="tag"><a href="../tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span></dt><dd>DMA++: on the fly data realignment for on-chip memories (<abbr title="Nikola Vujic">NV</abbr>, <abbr title="Marc González">MG</abbr>, <abbr title="Felipe Cabarcas">FC</abbr>, <abbr title="Alex Ramírez">AR</abbr>, <abbr title="Xavier Martorell">XM</abbr>, <abbr title="Eduard Ayguadé">EA</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-XuZZY.html">HPCA-2010-XuZZY</a> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Simple virtual channel allocation for high throughput and high frequency on-chip routers (<abbr title="Yi Xu">YX</abbr>, <abbr title="Bo Zhao">BZ</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jun Yang">JY</abbr>), pp. 1–11.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-OzturkKIN.html">LCTES-2010-OzturkKIN</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compiler directed network-on-chip reliability enhancement for chip multiprocessors (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Sri Hari Krishna Narayanan">SHKN</abbr>), pp. 85–94.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2009-SaketiKNVK.html">CASE-2009-SaketiKNVK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span></dt><dd>Automated modular bacterial filtering system with embeddable microfluidic chips (<abbr title="Pooya Saketi">PS</abbr>, <abbr title="Joose M. Kreutzer">JMK</abbr>, <abbr title="Katja Niemelä">KN</abbr>, <abbr title="Lasse Välimaa">LV</abbr>, <abbr title="Pasi Johannes Kallio">PJK</abbr>), pp. 212–216.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ChouCWCCWW.html">DAC-2009-ChouCWCCWW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips (<abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Chien-Chih Chen">CCC</abbr>, <abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Yi-Chao Chan">YCC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Chao-Ching Wang">CCW</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-DingZHCP.html">DAC-2009-DingZHCP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration (<abbr title="Duo Ding">DD</abbr>, <abbr title="Yilin Zhang">YZ</abbr>, <abbr title="Haiyu Huang">HH</abbr>, <abbr title="Ray T. Chen">RTC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-FangWC.html">DAC-2009-FangWC</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Flip-chip routing with unified area-I/O pad assignments for package-board co-design (<abbr title="Jia-Wei Fang">JWF</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 336–339.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-IsshikiLKIS.html">DAC-2009-IsshikiLKIS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Trace-driven workload simulation method for Multiprocessor System-On-Chips (<abbr title="Tsuyoshi Isshiki">TI</abbr>, <abbr title="Dongju Li">DL</abbr>, <abbr title="Hiroaki Kunieda">HK</abbr>, <abbr title="Toshio Isomura">TI</abbr>, <abbr title="Kazuo Satou">KS</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-JangP.html">DAC-2009-JangP</a></dt><dd>An SDRAM-aware router for Networks-on-Chip (<abbr title="Wooyoung Jang">WJ</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-KandlurK.html">DAC-2009-KandlurK</a></dt><dd>Green data centers and hot chips (<abbr title="Dilip D. Kandlur">DDK</abbr>, <abbr title="Tom W. Keller">TWK</abbr>), pp. 888–890.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-LiFMSVFPS.html">DAC-2009-LiFMSVFPS</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Spectrum: a hybrid nanophotonic-electric on-chip network (<abbr title="Zheng Li">ZL</abbr>, <abbr title="Dan Fay">DF</abbr>, <abbr title="Alan Rolf Mickelson">ARM</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Manish Vachharajani">MV</abbr>, <abbr title="Dejan Filipovic">DF</abbr>, <abbr title="Wounjhang Park">WP</abbr>, <abbr title="Yihe Sun">YS</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-VeetilSBSR.html">DAC-2009-VeetilSBSR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence (<abbr title="Vineeth Veetil">VV</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Saumil Shah">SS</abbr>, <abbr title="Steffen Rochel">SR</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-WangCSC.html">DAC-2009-WangCSC</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications (<abbr title="Renshen Wang">RW</abbr>, <abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Bill Salefski">BS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YingKKGGOTW.html">DAC-2009-YingKKGGOTW</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Guess, solder, measure, repeat: how do I get my mixed-signal chip right? (<abbr title="Geoffrey Ying">GY</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Eric Grimme">EG</abbr>, <abbr title="Martin O'Leary">MO</abbr>, <abbr title="Sandeep Tare">ST</abbr>, <abbr title="Warren Wong">WW</abbr>), pp. 520–521.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YooYC.html">DAC-2009-YooYC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency (<abbr title="Jun-hee Yoo">JhY</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-YuHZ.html">DAC-2009-YuHZ</a></dt><dd>Variational capacitance extraction of on-chip interconnects based on continuous surface model (<abbr title="Wenjian Yu">WY</abbr>, <abbr title="Chao Hu">CH</abbr>, <abbr title="Wangyang Zhang">WZ</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZhangBDSJ.html">DAC-2009-ZhangBDSJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Process variation characterization of chip-level multiprocessors (<abbr title="Lide Zhang">LZ</abbr>, <abbr title="Lan S. Bai">LSB</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Russ Joseph">RJ</abbr>), pp. 694–697.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BonnaudS.html">DATE-2009-BonnaudS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Cross-coupling in 65nm fully integrated EDGE System On Chip Design and cross-coupling prevention of complex 65nm SoC (<abbr title="Pierre-Henri Bonnaud">PHB</abbr>, <abbr title="Grit Sommer">GS</abbr>), pp. 1045–1050.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChangBM.html">DATE-2009-ChangBM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Customizing IP cores for system-on-chip designs using extensive external don’t-cares (<abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChenL.html">DATE-2009-ChenL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Performance-driven dual-rail insertion for chip-level pre-fabricated design (<abbr title="Fu-Wei Chen">FWC</abbr>, <abbr title="Yi-Yu Liu">YYL</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChouM.html">DATE-2009-ChouM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>User-centric design space exploration for heterogeneous Network-on-Chip platforms (<abbr title="Chen-Ling Chou">CLC</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ConcerIB.html">DATE-2009-ConcerIB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>aEqualized: A novel routing algorithm for the Spidergon Network On Chip (<abbr title="Nicola Concer">NC</abbr>, <abbr title="Salvatore Iamundo">SI</abbr>, <abbr title="Luciano Bononi">LB</abbr>), pp. 749–754.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DiemerE.html">DATE-2009-DiemerE</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>A link arbitration scheme for quality of service in a latency-optimized network-on-chip (<abbr title="Jonas Diemer">JD</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 574–577.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FaruqueEH.html">DATE-2009-FaruqueEH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Configurable links for runtime adaptive on-chip communication (<abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Thomas Ebi">TE</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 256–261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-FiorinPS.html">DATE-2009-FiorinPS</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>MPSoCs run-time monitoring through Networks-on-Chip (<abbr title="Leandro Fiorin">LF</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 558–561.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Fujita.html">DATE-2009-Fujita</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Nano-electronics challenge chip designers meet real nano-electronics in 2010s? (<abbr title="Shinobu Fujita">SF</abbr>), pp. 431–432.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GuXZ.html">DATE-2009-GuXZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip (<abbr title="Huaxi Gu">HG</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HanssonSG.html">DATE-2009-HanssonSG</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Aelite: A flit-synchronous Network on Chip with composable and predictable services (<abbr title="Andreas Hansson">AH</abbr>, <abbr title="Mahesh Subburaman">MS</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HongNKO.html">DATE-2009-HongNKO</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Process variation aware thread mapping for Chip Multiprocessors (<abbr title="Shengyan Hong">SH</abbr>, <abbr title="Sri Hari Krishna Narayanan">SHKN</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-JooKH.html">DATE-2009-JooKH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>On-chip communication architecture exploration for processor-pool-based MPSoC (<abbr title="Young-Pyo Joo">YPJ</abbr>, <abbr title="Sungchan Kim">SK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KandemirZO.html">DATE-2009-KandemirZO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive prefetching for shared cache based chip multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Yuanrui Zhang">YZ</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 773–778.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KhanK09a.html">DATE-2009-KhanK09a</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Hardware/software co-design architecture for thermal management of chip multiprocessors (<abbr title="Omer Khan">OK</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 952–957.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LiWSDS.html">DATE-2009-LiWSDS</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Latency criticality aware on-chip communication (<abbr title="Zheng Li">ZL</abbr>, <abbr title="Jie Wu">JW</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Yihe Sun">YS</abbr>), pp. 1052–1057.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LuCLS.html">DATE-2009-LuCLS</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Package routability- and IR-drop-aware finger/pad assignment in chip-package co-design (<abbr title="Chao-Hung Lu">CHL</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="Chien-Nan Jimmy Liu">CNJL</abbr>, <abbr title="Wen-Yu Shih">WYS</abbr>), pp. 845–850.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LudoviciVMRGLGB.html">DATE-2009-LudoviciVMRGLGB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints (<abbr title="Daniele Ludovici">DL</abbr>, <abbr title="Francisco Gilabert Villamón">FGV</abbr>, <abbr title="Simone Medardoni">SM</abbr>, <abbr title="Crispín Gómez Requena">CGR</abbr>, <abbr title="María Engracia Gómez">MEG</abbr>, <abbr title="Pedro López">PL</abbr>, <abbr title="Georgi Nedeltchev Gaydadjiev">GNG</abbr>, <abbr title="Davide Bertozzi">DB</abbr>), pp. 562–565.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LuMJBWH.html">DATE-2009-LuMJBWH</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Flow regulation for on-chip communication (<abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Mikael Millberg">MM</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Alistair C. Bruce">ACB</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>, <abbr title="Tomas Henriksson">TH</abbr>), pp. 578–581.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ModarressiSA.html">DATE-2009-ModarressiSA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A hybrid packet-circuit switched on-chip network based on SDM (<abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>, <abbr title="Mohammad Arjomand">MA</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaciBB.html">DATE-2009-PaciBB</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels (<abbr title="Giacomo Paci">GP</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1404–1409.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PanKK.html">DATE-2009-PanKK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Improving yield and reliability of chip multiprocessors (<abbr title="Abhisek Pan">AP</abbr>, <abbr title="Omer Khan">OK</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaternaBAPDO.html">DATE-2009-PaternaBAPDO</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive idleness distribution for non-uniform aging tolerance in MultiProcessor Systems-on-Chip (<abbr title="Francesco Paterna">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Francesco Papariello">FP</abbr>, <abbr title="Giuseppe Desoli">GD</abbr>, <abbr title="Mauro Olivieri">MO</abbr>), pp. 906–909.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PengC.html">DATE-2009-PengC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel transistor level full-chip circuit simulation (<abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ReordaVMR.html">DATE-2009-ReordaVMR</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips (<abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="Cristina Meinhardt">CM</abbr>, <abbr title="Ricardo Reis">RR</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SeiculescuMBM.html">DATE-2009-SeiculescuMBM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips (<abbr title="Ciprian Seiculescu">CS</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-VayrynenSL.html">DATE-2009-VayrynenSL</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips (<abbr title="Mikael Väyrynen">MV</abbr>, <abbr title="Virendra Singh">VS</abbr>, <abbr title="Erik Larsson">EL</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2009-WillhalmPBPZS.html">VLDB-2009-WillhalmPBPZS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>SIMD-Scan: Ultra Fast in-Memory Table Scan using on-Chip Vector Processing Units (<abbr title="Thomas Willhalm">TW</abbr>, <abbr title="Nicolae Popovici">NP</abbr>, <abbr title="Yazan Boshmaf">YB</abbr>, <abbr title="Hasso Plattner">HP</abbr>, <abbr title="Alexander Zeier">AZ</abbr>, <abbr title="Jan Schaffner">JS</abbr>), pp. 385–394.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-Chaudhuri.html">HPCA-2009-Chaudhuri</a> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches (<abbr title="Mainak Chaudhuri">MC</abbr>), pp. 227–238.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-DasEMVD.html">HPCA-2009-DasEMVD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs (<abbr title="Reetuparna Das">RD</abbr>, <abbr title="Soumya Eachempati">SE</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 175–186.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-GrotHKM.html">HPCA-2009-GrotHKM</a></dt><dd>Express Cube Topologies for on-Chip Interconnects (<abbr title="Boris Grot">BG</abbr>, <abbr title="Joel Hestness">JH</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 163–174.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-MatsutaniKAY.html">HPCA-2009-MatsutaniKAY</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Prediction router: Yet another low latency on-chip router architecture (<abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Hideharu Amano">HA</abbr>, <abbr title="Tsutomu Yoshinaga">TY</abbr>), pp. 367–378.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-MichelogiannakisBD.html">HPCA-2009-MichelogiannakisBD</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Elastic-buffer flow control for on-chip networks (<abbr title="George Michelogiannakis">GM</abbr>, <abbr title="James D. Balfour">JDB</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 151–162.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-WenischFAFM.html">HPCA-2009-WenischFAFM</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Practical off-chip meta-data for temporal memory streaming (<abbr title="Thomas F. Wenisch">TFW</abbr>, <abbr title="Michael Ferdman">MF</abbr>, <abbr title="Anastasia Ailamaki">AA</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="Andreas Moshovos">AM</abbr>), pp. 79–90.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Dennis.html">PPoPP-2009-Dennis</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>How to build programmable multi-core chips (<abbr title="Jack B. Dennis">JBD</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-SonKKC.html">PPoPP-2009-SonKKC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A compiler-directed data prefetching scheme for chip multiprocessors (<abbr title="Seung Woo Son">SWS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>, <abbr title="Dhruva R. Chakrabarti">DRC</abbr>), pp. 209–218.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/mbt.png" alt="MBT"/><a href="../MBT-2009-TsiopoulosS.html">MBT-2009-TsiopoulosS</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Model Based Testing of a Network-on-Chip Component (<abbr title="Leonidas Tsiopoulos">LT</abbr>, <abbr title="Manoranjan Satpathy">MS</abbr>), pp. 101–116.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-BalkanQV.html">DAC-2008-BalkanQV</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing (<abbr title="Aydin O. Balkan">AOB</abbr>, <abbr title="Gang Qu">GQ</abbr>, <abbr title="Uzi Vishkin">UV</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChenLSK.html">DAC-2008-ChenLSK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Application mapping for chip multiprocessors (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Seung Woo Son">SWS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-El-MoselhyEW.html">DAC-2008-El-MoselhyEW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters (<abbr title="Tarek A. El-Moselhy">TAEM</abbr>, <abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="David Widiger">DW</abbr>), pp. 906–911.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-FaruqueKH.html">DAC-2008-FaruqueKH</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>ADAM: run-time agent-based distributed application mapping for on-chip communication (<abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Rudolf Krist">RK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 760–765.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-FaviC.html">DAC-2008-FaviC</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Techniques for fully integrated intra-/inter-chip optical communication (<abbr title="Claudio Favi">CF</abbr>, <abbr title="Edoardo Charbon">EC</abbr>), pp. 343–344.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HerbertM.html">DAC-2008-HerbertM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Characterizing chip-multiprocessor variability-tolerance (<abbr title="Sebastian Herbert">SH</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 313–318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KwonYHMCE.html">DAC-2008-KwonYHMCE</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A practical approach of memory access parallelization to exploit multiple off-chip DDR memories (<abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Sung-Min Hong">SMH</abbr>, <abbr title="Byeong Min">BM</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>), pp. 447–452.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LaiWGLD.html">DAC-2008-LaiWGLD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers (<abbr title="Ming-che Lai">McL</abbr>, <abbr title="Zhiying Wang">ZW</abbr>, <abbr title="Lei Gao">LG</abbr>, <abbr title="Hongyi Lu">HL</abbr>, <abbr title="Kui Dai">KD</abbr>), pp. 630–633.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LinLLKWTCC.html">DAC-2008-LinLLKWTCC</a></dt><dd>A 242mW, 10mm21080p H.264/AVC high profile encoder chip (<abbr title="Yu-Kun Lin">YKL</abbr>, <abbr title="De-Wei Li">DWL</abbr>, <abbr title="Chia-Chun Lin">CCL</abbr>, <abbr title="Tzu-Yun Kuo">TYK</abbr>, <abbr title="Sian-Jin Wu">SJW</abbr>, <abbr title="Wei-Cheng Tai">WCT</abbr>, <abbr title="Wei-Cheng Chang">WCC</abbr>, <abbr title="Tian-Sheuan Chang">TSC</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiZY.html">DAC-2008-LiZY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification (<abbr title="Tao Li">TL</abbr>, <abbr title="Wenjun Zhang">WZ</abbr>, <abbr title="Zhiping Yu">ZY</abbr>), pp. 594–599.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MoussaBJ.html">DAC-2008-MoussaBJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder (<abbr title="Hazem Moussa">HM</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-NowakCCR.html">DAC-2008-NowakCCR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration (<abbr title="Matt Nowak">MN</abbr>, <abbr title="Jose Corleto">JC</abbr>, <abbr title="Christopher Chun">CC</abbr>, <abbr title="Riko Radojcic">RR</abbr>), p. 593.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-OgrasMM.html">DAC-2008-OgrasMM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Variation-adaptive feedback control for networks-on-chip with multiple clock domains (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 614–619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-PuriVEWFYK.html">DAC-2008-PuriVEWFYK</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Keeping hot chips cool: are IC thermal problems hot air? (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Devadas Varma">DV</abbr>, <abbr title="Darvin Edwards">DE</abbr>, <abbr title="Alan J. Weger">AJW</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Andrew Yang">AY</abbr>, <abbr title="Stephen V. Kosonocky">SVK</abbr>), pp. 634–635.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-RajaramP.html">DAC-2008-RajaramP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Robust chip-level clock tree synthesis for SOC designs (<abbr title="Anand Rajaram">AR</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ZhangGT.html">DAC-2008-ZhangGT</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip (<abbr title="Zhen Zhang">ZZ</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="Sami Taktak">ST</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BacinschiMKG.html">DATE-2008-BacinschiMKG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs (<abbr title="Petru Bogdan Bacinschi">PBB</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Klaus Koch">KK</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BadarogluDLC.html">DATE-2008-BadarogluDLC</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Guy Decabooter">GD</abbr>, <abbr title="Francois Laulanet">FL</abbr>, <abbr title="Olivier Charlier">OC</abbr>), pp. 873–878.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChouM.html">DATE-2008-ChouM</a></dt><dd>User-Aware Dynamic Task Allocation in Networks-on-Chip (<abbr title="Chen-Ling Chou">CLC</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 1232–1237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-CornetMM.html">DATE-2008-CornetMM</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>A Method for the Efficient Development of Timed and Untimed Transaction-Level Models of Systems-on-Chip (<abbr title="Jérôme Cornet">JC</abbr>, <abbr title="Florence Maraninchi">FM</abbr>, <abbr title="Laurent Maillet-Contoz">LMC</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-DuanK.html">DATE-2008-DuanK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy Efficient and High Speed On-Chip Ternary Bus (<abbr title="Chunjie Duan">CD</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 515–518.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FarahaniFS.html">DATE-2008-FarahaniFS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence (<abbr title="Amin Farmahini Farahani">AFF</abbr>, <abbr title="Seid Mehdi Fakhraie">SMF</abbr>, <abbr title="Saeed Safari">SS</abbr>), pp. 1340–1345.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FaruqueH.html">DATE-2008-FaruqueH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures (<abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1238–1243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-HolzenspiesHKS.html">DATE-2008-HolzenspiesHKS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC) (<abbr title="Philip K. F. Hölzenspies">PKFH</abbr>, <abbr title="Johann Hurink">JH</abbr>, <abbr title="Jan Kuper">JK</abbr>, <abbr title="Gerard J. M. Smit">GJMS</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KwonHYMCE.html">DATE-2008-KwonHYMCE</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication (<abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Sung-Min Hong">SMH</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Byeong Min">BM</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>), pp. 1244–1249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LiMM.html">DATE-2008-LiMM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns (<abbr title="Yanjing Li">YL</abbr>, <abbr title="Samy Makar">SM</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 885–890.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LiTM.html">DATE-2008-LiTM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis (<abbr title="Duo Li">DL</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Bruce McGaughy">BM</abbr>), pp. 432–437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Liu08a.html">DATE-2008-Liu08a</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Spatial Correlation Extraction via Random Field Simulation and Production Chip Performance Regression (<abbr title="Bao Liu">BL</abbr>), pp. 527–532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MolnosHC.html">DATE-2008-MolnosHC</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compositional, dynamic cache management for embedded chip multiprocessors (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>), pp. 991–996.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MoonenBBM.html">DATE-2008-MoonenBBM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip (<abbr title="Arno Moonen">AM</abbr>, <abbr title="Marco Bekooij">MB</abbr>, <abbr title="René van den Berg">RvdB</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SammanHG.html">DATE-2008-SammanHG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Multicast Parallel Pipeline Router Architecture for Network-on-Chip (<abbr title="Faizal Arya Samman">FAS</abbr>, <abbr title="Thomas Hollstein">TH</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 1396–1401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ScheerSB.html">DATE-2008-ScheerSB</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>CARbridge, Reduction of System Complexity by Standardisation of the System-Basis-Chips for Automotive Applications (<abbr title="Patrick Scheer">PS</abbr>, <abbr title="Ernst Schmidt">ES</abbr>, <abbr title="Stefan Burges">SB</abbr>), pp. 1107–1110.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WangZHZT.html">DATE-2008-WangZHZT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor (<abbr title="Jun Wang">JW</abbr>, <abbr title="Hongbo Zeng">HZ</abbr>, <abbr title="Kun Huang">KH</abbr>, <abbr title="Ge Zhang">GZ</abbr>, <abbr title="Yan Tang">YT</abbr>), pp. 792–795.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-YuanHX.html">DATE-2008-YuanHX</a></dt><dd>Re-Examining the Use of Network-on-Chip as Test Access Mechanism (<abbr title="Feng Yuan">FY</abbr>, <abbr title="Lin Huang">LH</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 808–811.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangYWYJX.html">DATE-2008-ZhangYWYJX</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation (<abbr title="Wangyang Zhang">WZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Zeyi Wang">ZW</abbr>, <abbr title="Zhiping Yu">ZY</abbr>, <abbr title="Rong Jiang">RJ</abbr>, <abbr title="Jinjun Xiong">JX</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-2008-KuritaCN.html">FM-2008-KuritaCN</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Application of a Formal Specification Language in the Development of the “Mobile FeliCa” IC Chip Firmware for Embedding in Mobile Phone (<abbr title="Taro Kurita">TK</abbr>, <abbr title="Miki Chiba">MC</abbr>, <abbr title="Yasumasa Nakatsugawa">YN</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-BallapuramSL.html">ASPLOS-2008-BallapuramSL</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors (<abbr title="Chinnakrishnan S. Ballapuram">CSB</abbr>, <abbr title="Ahmad Sharif">AS</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>), pp. 60–69.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2008-SrikantaiahKI.html">ASPLOS-2008-SrikantaiahKI</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Adaptive set pinning: managing shared caches in chip multiprocessors (<abbr title="Shekhar Srikantaiah">SS</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 135–144.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-ChangCKNRST.html">HPCA-2008-ChangCKNRST</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>CMP network-on-chip overlaid with multi-band RF-interconnect (<abbr title="M. Frank Chang">MFC</abbr>, <abbr title="Jason Cong">JC</abbr>, <abbr title="Adam Kaplan">AK</abbr>, <abbr title="Mishali Naik">MN</abbr>, <abbr title="Glenn Reinman">GR</abbr>, <abbr title="Eran Socher">ES</abbr>, <abbr title="Sai-Wang Tam">SWT</abbr>), pp. 191–202.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-DasMNPNIYD.html">HPCA-2008-DasMNPNIYD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance and power optimization through data compression in Network-on-Chip architectures (<abbr title="Reetuparna Das">RD</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Dongkook Park">DP</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Ravishankar R. Iyer">RRI</abbr>, <abbr title="Mazin S. Yousif">MSY</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 215–225.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-GratzGK.html">HPCA-2008-GratzGK</a></dt><dd>Regional congestion awareness for load balance in networks-on-chip (<abbr title="Paul Gratz">PG</abbr>, <abbr title="Boris Grot">BG</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>), pp. 203–214.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-KimGWB.html">HPCA-2008-KimGWB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>System level analysis of fast, per-core DVFS using on-chip switching regulators (<abbr title="Wonyoung Kim">WK</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 123–134.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2007-HolleCHHM.html">CASE-2007-HolleCHHM</a></dt><dd>Characterization of Program Controlled CO2 Laser-Cut PDMS Channels for Lab-on-a-chip Applications (<abbr title="Andrew W. Holle">AWH</abbr>, <abbr title="Shih-hui Chao">ShC</abbr>, <abbr title="Mark Holl">MH</abbr>, <abbr title="Jeffrey M. Houkal">JMH</abbr>, <abbr title="Deirdre R. Meldrum">DRM</abbr>), pp. 621–627.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2007-JacksonCM.html">CASE-2007-JacksonCM</a></dt><dd>A Rationale for the use of Optical Mice Chips for Economic and Accurate Vehicle Tracking (<abbr title="Joshua D. Jackson">JDJ</abbr>, <abbr title="Dale W. Callahan">DWC</abbr>, <abbr title="Jon Marstrander">JM</abbr>), pp. 939–944.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-BhojwaniM.html">DAC-2007-BhojwaniM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip (<abbr title="Praveen Bhojwani">PB</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-BogdanM.html">DAC-2007-BogdanM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span></dt><dd>Quantum-Like Effects in Network-on-Chip Buffers Behavior (<abbr title="Paul Bogdan">PB</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 266–267.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Borkar.html">DAC-2007-Borkar</a> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Thousand Core ChipsA Technology Perspective (<abbr title="Shekhar Borkar">SB</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChandraLRD.html">DAC-2007-ChandraLRD</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>System-on-Chip Power Management Considering Leakage Power Variations (<abbr title="Saumya Chandra">SC</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 877–882.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChanZ.html">DAC-2007-ChanZ</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops (<abbr title="Henry H. Y. Chan">HHYC</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-FangHC.html">DAC-2007-FangHC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design (<abbr title="Jia-Wei Fang">JWF</abbr>, <abbr title="Chin-Hsiung Hsu">CHH</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-GhodratLR.html">DAC-2007-GhodratLR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation (<abbr title="Mohammad Ali Ghodrat">MAG</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 883–886.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HeloueAN.html">DAC-2007-HeloueAN</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation (<abbr title="Khaled R. Heloue">KRH</abbr>, <abbr title="Navid Azizi">NA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KangKR.html">DAC-2007-KangKR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop (<abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Keejong Kim">KK</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 934–939.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KocKEO.html">DAC-2007-KocKEO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors (<abbr title="Hakduran Koc">HK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ehat Ercanli">EE</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LeungT.html">DAC-2007-LeungT</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands (<abbr title="Lap-Fai Leung">LFL</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 128–131.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LiY.html">DAC-2007-LiY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage (<abbr title="Tao Li">TL</abbr>, <abbr title="Zhiping Yu">ZY</abbr>), pp. 99–102.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LuLJ.html">DAC-2007-LuLJ</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Layered Switching for Networks on Chip (<abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Ming Liu">ML</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-MarescauxC.html">DAC-2007-MarescauxC</a></dt><dd>Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT (<abbr title="Théodore Marescaux">TM</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Nagata.html">DAC-2007-Nagata</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>On-Chip Measurements Complementary to Design Flow for Integrity in SoCs (<abbr title="Makoto Nagata">MN</abbr>), pp. 400–403.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-OgrasMCM.html">DAC-2007-OgrasMCM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Puru Choudhary">PC</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-PetlinS.html">DAC-2007-PetlinS</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of SiCortex Multiprocessor System-on-a-Chip (<abbr title="Oleg Petlin">OP</abbr>, <abbr title="Wilson Snyder">WS</abbr>), pp. 906–909.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ShachamBC.html">DAC-2007-ShachamBC</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>The Case for Low-Power Photonic Networks on Chip (<abbr title="Assaf Shacham">AS</abbr>, <abbr title="Keren Bergman">KB</abbr>, <abbr title="Luca P. Carloni">LPC</abbr>), pp. 132–135.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-SolomatnikovFQSKAWHH.html">DAC-2007-SolomatnikovFQSKAWHH</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Chip Multi-Processor Generator (<abbr title="Alex Solomatnikov">AS</abbr>, <abbr title="Amin Firoozshahian">AF</abbr>, <abbr title="Wajahat Qadeer">WQ</abbr>, <abbr title="Ofer Shacham">OS</abbr>, <abbr title="Kyle Kelley">KK</abbr>, <abbr title="Zain Asgar">ZA</abbr>, <abbr title="Megan Wachs">MW</abbr>, <abbr title="Rehan Hameed">RH</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 262–263.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-YuCH.html">DAC-2007-YuCH</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design (<abbr title="Hao Yu">HY</abbr>, <abbr title="Chunta Chu">CC</abbr>, <abbr title="Lei He">LH</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ZhaoPRFMCSY.html">DAC-2007-ZhaoPRFMCSY</a></dt><dd>On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Ben Reschke">BR</abbr>, <abbr title="Yuhong Fu">YF</abbr>, <abbr title="Trudi Mewett">TM</abbr>, <abbr title="Sri Chandrasekaran">SC</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>, <abbr title="Shu Yan">SY</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BjerregaardSS.html">DATE-2007-BjerregaardSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method (<abbr title="Tobias Bjerregaard">TB</abbr>, <abbr title="Mikkel Bystrup Stensgaard">MBS</abbr>, <abbr title="Jens Sparsø">JS</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BrandCGB.html">DATE-2007-BrandCGB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Congestion-controlled best-effort communication for networks-on-chip (<abbr title="Jan Willem van den Brand">JWvdB</abbr>, <abbr title="Calin Ciordas">CC</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="Twan Basten">TB</abbr>), pp. 948–953.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChoudhuryRRM.html">DATE-2007-ChoudhuryRRM</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kyle Ringgenberg">KR</abbr>, <abbr title="Scott Rixner">SR</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 1072–1077.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-CrepaldiCGZ.html">DATE-2007-CrepaldiCGZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>An effective AMS top-down methodology applied to the design of a mixed-signal UWB system-on-chip (<abbr title="Marco Crepaldi">MC</abbr>, <abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Mariagrazia Graziano">MG</abbr>, <abbr title="Maurizio Zamboni">MZ</abbr>), pp. 1424–1429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-EjlaliARM.html">DATE-2007-EjlaliARM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks (<abbr title="Alireza Ejlali">AE</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Paul M. Rosinger">PMR</abbr>, <abbr title="Seyed Ghassem Miremadi">SGM</abbr>), pp. 1647–1652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FietheMDOZ.html">DATE-2007-FietheMDOZ</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable system-on-chip data processing units for space imaging instruments (<abbr title="Björn Fiethe">BF</abbr>, <abbr title="Harald Michalik">HM</abbr>, <abbr title="C. Dierker">CD</abbr>, <abbr title="Björn Osterloh">BO</abbr>, <abbr title="Gang Zhou">GZ</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GuptaOJWB.html">DATE-2007-GuptaOJWB</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Understanding voltage variations in chip multiprocessors using a distributed power-delivery network (<abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Jarod L. Oatley">JLO</abbr>, <abbr title="Russ Joseph">RJ</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HanssonCG.html">DATE-2007-HanssonCG</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip (<abbr title="Andreas Hansson">AH</abbr>, <abbr title="Martijn Coenen">MC</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 954–959.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KumarHHC.html">DATE-2007-KumarHHC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip (<abbr title="Akash Kumar">AK</abbr>, <abbr title="Andreas Hansson">AH</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 117–122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LaouamriA.html">DATE-2007-LaouamriA</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Remote testing and diagnosis of System-on-Chips using network management frameworks (<abbr title="Oussama Laouamri">OL</abbr>, <abbr title="Chouki Aktouf">CA</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MoussaMBJ.html">DATE-2007-MoussaMBJ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding (<abbr title="Hazem Moussa">HM</abbr>, <abbr title="Olivier Muller">OM</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Michel Jézéquel">MJ</abbr>), pp. 654–659.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NjorogeCWTGKO.html">DATE-2007-NjorogeCWTGKO</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>ATLAS: a chip-multiprocessor with transactional memory support (<abbr title="Njuguna Njoroge">NN</abbr>, <abbr title="Jared Casper">JC</abbr>, <abbr title="Sewook Wee">SW</abbr>, <abbr title="Yuriy Teslyar">YT</abbr>, <abbr title="Daxia Ge">DG</abbr>, <abbr title="Christos Kozyrakis">CK</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-OConnorCCDHH.html">DATE-2007-OConnorCCDHH</a></dt><dd>Heterogeneous systems on chip and systems in package (<abbr title="Ian O'Connor">IO</abbr>, <abbr title="B. Courtois">BC</abbr>, <abbr title="K. Chakrabarty">KC</abbr>, <abbr title="N. Delorme">ND</abbr>, <abbr title="M. Hampton">MH</abbr>, <abbr title="J. Hartung">JH</abbr>), pp. 737–742.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-OgrasM.html">DATE-2007-OgrasM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Analytical router modeling for networks-on-chip performance analysis (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 1096–1101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-PetersenO.html">DATE-2007-PetersenO</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward a scalable test methodology for 2D-mesh Network-on-Chips (<abbr title="Kim Petersén">KP</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>), pp. 367–372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SheibanyradPG.html">DATE-2007-SheibanyradPG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture (<abbr title="Abbas Sheibanyrad">AS</abbr>, <abbr title="Ivan Miro Panades">IMP</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 1090–1095.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SirowyWLV07a.html">DATE-2007-SirowyWLV07a</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Clock-frequency assignment for multiple clock domain systems-on-a-chip (<abbr title="Scott Sirowy">SS</abbr>, <abbr title="Yonghui Wu">YW</abbr>, <abbr title="Stefano Lonardi">SL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2007-CieslewiczR.html">VLDB-2007-CieslewiczR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Adaptive Aggregation on Chip Multiprocessors (<abbr title="John Cieslewicz">JC</abbr>, <abbr title="Kenneth A. Ross">KAR</abbr>), pp. 339–350.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-CoopriderR.html">PLDI-2007-CoopriderR</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>Offline compression for on-chip ram (<abbr title="Nathan Cooprider">NC</abbr>, <abbr title="John Regehr">JR</abbr>), pp. 363–372.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2007-LiCKK.html">PLDI-2007-LiCKK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Profile-driven energy reduction in network-on-chips (<abbr title="Feihui Li">FL</abbr>, <abbr title="Guangyu Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 394–404.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2007-Watson.html">CIAA-2007-Watson</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata Applications in Chip-Design Software (<abbr title="Bruce W. Watson">BWW</abbr>), pp. 24–26.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/gttse.png" alt="GTTSE"/><a href="../GTTSE-2007-PielMD.html">GTTSE-2007-PielMD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/model%20transformation.html" title="model transformation">#model transformation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Model Transformations for the Compilation of Multi-processor Systems-on-Chip (<abbr title="Éric Piel">ÉP</abbr>, <abbr title="Philippe Marquet">PM</abbr>, <abbr title="Jean-Luc Dekeyser">JLD</abbr>), pp. 459–473.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AS-2007-ZhangLL.html">HCI-AS-2007-ZhangLL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>A Routing Algorithm for Random Error Tolerance in Network-on-Chip (<abbr title="Lei Zhang">LZ</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1210–1219.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-ChenTL.html">SAC-2007-ChenTL</a></dt><dd>A priority assignment strategy of processing elements over an on-chip bus (<abbr title="Ya-Shu Chen">YSC</abbr>, <abbr title="Song-Jian Tang">SJT</abbr>, <abbr title="Shi-Wu Lo">SWL</abbr>), pp. 1176–1180.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-HungCYCS.html">SAC-2007-HungCYCS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>An architectural co-synthesis algorithm for energy-aware network-on-chip design (<abbr title="Wei-Hsuan Hung">WHH</abbr>, <abbr title="Yi-Jung Chen">YJC</abbr>, <abbr title="Chia-Lin Yang">CLY</abbr>, <abbr title="Yen-Sheng Chang">YSC</abbr>, <abbr title="Alan P. Su">APS</abbr>), pp. 680–684.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-MoreiraMB.html">SAC-2007-MoreiraMB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Online resource management in a multiprocessor with a network-on-chip (<abbr title="Orlando Moreira">OM</abbr>, <abbr title="Jacob Jan-David Mol">JJDM</abbr>, <abbr title="Marco Bekooij">MB</abbr>), pp. 1557–1564.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-AlameldeenW.html">HPCA-2007-AlameldeenW</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactions Between Compression and Prefetching in Chip Multiprocessors (<abbr title="Alaa R. Alameldeen">ARA</abbr>, <abbr title="David A. Wood">DAW</abbr>), pp. 228–239.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-AnnavaramGR.html">HPCA-2007-AnnavaramGR</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Implications of Device Timing Variability on Full Chip Timing (<abbr title="Murali Annavaram">MA</abbr>, <abbr title="Ed Grochowski">EG</abbr>, <abbr title="Paul Reed">PR</abbr>), pp. 37–45.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-DybdahlS.html">HPCA-2007-DybdahlS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors (<abbr title="Haakon Dybdahl">HD</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 2–12.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2007-JinKY.html">HPCA-2007-JinKY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Domain-Specific On-Chip Network Design for Large Scale Cache Systems (<abbr title="Yuho Jin">YJ</abbr>, <abbr title="Eun Jung Kim">EJK</abbr>, <abbr title="Ki Hwan Yum">KHY</abbr>), pp. 318–327.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChenLK.html">LCTES-2007-ChenLK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Compiler-directed application mapping for NoC based chip multiprocessors (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 155–157.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-SweatNZZZ.html">CASE-2006-SweatNZZZ</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-factory capacity planning in semiconductor assembly and test manufacturing with multiple-chip products (<abbr title="Sean Sweat">SS</abbr>, <abbr title="Sophia Niu">SN</abbr>, <abbr title="Mike Tao Zhang">MTZ</abbr>, <abbr title="Zhicong Zhang">ZZ</abbr>, <abbr title="Li Zheng">LZ</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AtienzaVPPBMM.html">DAC-2006-AtienzaVPPBMM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip (<abbr title="David Atienza">DA</abbr>, <abbr title="Pablo Garcia Del Valle">PGDV</abbr>, <abbr title="Giacomo Paci">GP</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ChenCCCH.html">DAC-2006-ChenCCCH</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Novel full-chip gridless routing considering double-via insertion (<abbr title="Huang-Yu Chen">HYC</abbr>, <abbr title="Mei-Fang Chiang">MFC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Lumdo Chen">LC</abbr>, <abbr title="Brian Han">BH</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HattoriIIYKSYNYKTHAHTSMYHMYHTYIKMYITAAO.html">DAC-2006-HattoriIIYKSYNYKTHAHTSMYHMYHTYIKMYITAAO</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hierarchical power distribution and power management scheme for a single chip mobile processor (<abbr title="Toshihiro Hattori">TH</abbr>, <abbr title="Takahiro Irita">TI</abbr>, <abbr title="Masayuki Ito">MI</abbr>, <abbr title="Eiji Yamamoto">EY</abbr>, <abbr title="Hisashi Kato">HK</abbr>, <abbr title="Go Sado">GS</abbr>, <abbr title="Tetsuhiro Yamada">TY</abbr>, <abbr title="Kunihiko Nishiyama">KN</abbr>, <abbr title="Hiroshi Yagi">HY</abbr>, <abbr title="Takao Koike">TK</abbr>, <abbr title="Yoshihiko Tsuchihashi">YT</abbr>, <abbr title="Motoki Higashida">MH</abbr>, <abbr title="Hiroyuki Asano">HA</abbr>, <abbr title="Izumi Hayashibara">IH</abbr>, <abbr title="Ken Tatezawa">KT</abbr>, <abbr title="Yasuhisa Shimazaki">YS</abbr>, <abbr title="Naozumi Morino">NM</abbr>, <abbr title="Yoshihiko Yasu">YY</abbr>, <abbr title="Tadashi Hoshi">TH</abbr>, <abbr title="Yujiro Miyairi">YM</abbr>, <abbr title="Kazumasa Yanagisawa">KY</abbr>, <abbr title="Kenji Hirose">KH</abbr>, <abbr title="Saneaki Tamaki">ST</abbr>, <abbr title="Shinichi Yoshioka">SY</abbr>, <abbr title="Toshifumi Ishii">TI</abbr>, <abbr title="Yusuke Kanno">YK</abbr>, <abbr title="Hiroyuki Mizuno">HM</abbr>, <abbr title="Tetsuya Yamada">TY</abbr>, <abbr title="Naohiko Irie">NI</abbr>, <abbr title="Reiko Tsuchihashi">RT</abbr>, <abbr title="Nobuto Arai">NA</abbr>, <abbr title="Tomohiro Akiyama">TA</abbr>, <abbr title="Koji Ohno">KO</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-HwangSC.html">DAC-2006-HwangSC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications* (<abbr title="William L. Hwang">WLH</abbr>, <abbr title="Fei Su">FS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 925–930.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-IsseninBDD.html">DAC-2006-IsseninBDD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies (<abbr title="Ilya Issenin">II</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Bart Durinck">BD</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 49–52.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-KhatibPBBBKJN.html">DAC-2006-KhatibPBBBKJN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration (<abbr title="Iyad Al Khatib">IAK</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Mohamed Bechara">MB</abbr>, <abbr title="Hasan Khalifeh">HK</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Rustam Nabiev">RN</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LeeOMC.html">DAC-2006-LeeOMC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Design space exploration and prototyping for on-chip multimedia applications (<abbr title="Hyung Gyu Lee">HGL</abbr>, <abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LeungT.html">DAC-2006-LeungT</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems (<abbr title="Lap-Fai Leung">LFL</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 833–838.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LiLP.html">DAC-2006-LiLP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions (<abbr title="Xin Li">XL</abbr>, <abbr title="Jiayong Le">JL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LiZJ.html">DAC-2006-LiZJ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip (<abbr title="Ming Li">ML</abbr>, <abbr title="Qing-An Zeng">QAZ</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>), pp. 849–852.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-MuraliABM.html">DAC-2006-MuraliABM</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 845–848.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-OgrasM.html">DAC-2006-OgrasM</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Prediction-based flow control for network-on-chip traffic (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 839–844.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PandeyG.html">DAC-2006-PandeyG</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint (<abbr title="Sujan Pandey">SP</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 663–668.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ShethSM.html">DAC-2006-ShethSM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The importance of adopting a package-aware chip design flow (<abbr title="Kaushik Sheth">KS</abbr>, <abbr title="Egino Sarto">ES</abbr>, <abbr title="Joel McGrath">JM</abbr>), pp. 853–856.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ZhaoPSYF.html">DAC-2006-ZhaoPSYF</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>, <abbr title="Shu Yan">SY</abbr>, <abbr title="Yuhong Fu">YF</abbr>), pp. 217–222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AbbasIA.html">DATE-2006-AbbasIA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>On-chip 8GHz non-periodic high-swing noise detector (<abbr title="Mohamed Abbas">MA</abbr>, <abbr title="Makoto Ikeda">MI</abbr>, <abbr title="Kunihiro Asada">KA</abbr>), pp. 670–671.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BertozziABP.html">DATE-2006-BertozziABP</a> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Supporting task migration in multi-processor systems-on-chip: a feasibility study (<abbr title="Stefano Bertozzi">SB</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Antonio Poggiali">AP</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GuzWBCGK.html">DATE-2006-GuzWBCGK</a> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient link capacity and QoS design for network-on-chip (<abbr title="Zvika Guz">ZG</abbr>, <abbr title="Isask'har Walter">IW</abbr>, <abbr title="Evgeny Bolotin">EB</abbr>, <abbr title="Israel Cidon">IC</abbr>, <abbr title="Ran Ginosar">RG</abbr>, <abbr title="Avinoam Kolodny">AK</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LaMeresK.html">DATE-2006-LaMeresK</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span></dt><dd>Bus stuttering: an encoding technique to reduce inductive noise in off-chip data transmission (<abbr title="Brock J. LaMeres">BJL</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LeeKKCY.html">DATE-2006-LeeKKCY</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes (<abbr title="Se-Joong Lee">SJL</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Hyejung Kim">HK</abbr>, <abbr title="Namjun Cho">NC</abbr>, <abbr title="Hoi-Jun Yoo">HJY</abbr>), pp. 79–80.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LiuI.html">DATE-2006-LiuI</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Vikram Iyengar">VI</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LiuLP.html">DATE-2006-LiuLP</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Reuse-based test access and integrated test scheduling for network-on-chip (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Zach Link">ZL</abbr>, <abbr title="Dhiraj K. Pradhan">DKP</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MolnosHCE.html">DATE-2006-MolnosHCE</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Compositional, efficient caches for a chip multi-processor (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MuraliCRGM.html">DATE-2006-MuraliCRGM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A methodology for mapping multiple use-cases onto networks on chips (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Martijn Coenen">MC</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-OgrasMLC.html">DATE-2006-OgrasMLC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Communication architecture optimization: making the shortest path shorter in regular networks-on-chip (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Hyung Gyu Lee">HGL</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-PionteckAK.html">DATE-2006-PionteckAK</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A dynamically reconfigurable packet-switched network-on-chip (<abbr title="Thilo Pionteck">TP</abbr>, <abbr title="Carsten Albrecht">CA</abbr>, <abbr title="Roman Koch">RK</abbr>), pp. 136–137.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RossiSM.html">DATE-2006-RossiSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of the impact of bus implemented EDCs on on-chip SSN (<abbr title="Daniele Rossi">DR</abbr>, <abbr title="Carlo Steiner">CS</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RuggieroGBPM.html">DATE-2006-RuggieroGBPM</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip (<abbr title="Martino Ruggiero">MR</abbr>, <abbr title="Alessio Guerri">AG</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Michela Milano">MM</abbr>), pp. 3–8.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SehgalGMC.html">DATE-2006-SehgalGMC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Hierarchy-aware and area-efficient test infrastructure design for core-based system chips (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 285–290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SekarLRD.html">DATE-2006-SekarLRD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms (<abbr title="Krishna Sekar">KS</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SrinivasanC.html">DATE-2006-SrinivasanC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A low complexity heuristic for design of custom network-on-chip architectures (<abbr title="Krishnan Srinivasan">KS</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SundaresanM.html">DATE-2006-SundaresanM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Value-based bit ordering for energy optimization of on-chip global signal buses (<abbr title="Krishnan Sundaresan">KS</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 624–625.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-WangM.html">DATE-2006-WangM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A logarithmic full-chip thermal analysis algorithm based on multi-layer Green’s function (<abbr title="Baohua Wang">BW</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-WangXVI.html">DATE-2006-WangXVI</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>On-chip bus thermal analysis and optimization (<abbr title="Feng Wang">FW</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 850–855.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-WildHO.html">DATE-2006-WildHO</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance evaluation for system-on-chip architectures using trace-based transaction level simulation (<abbr title="Thomas Wild">TW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Rainer Ohlendorf">RO</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YangGZSD.html">DATE-2006-YangGZSD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Adaptive chip-package thermal analysis for synthesis and design (<abbr title="Yonghong Yang">YY</abbr>, <abbr title="Zhenyu (Peter) Gu">Z(G</abbr>, <abbr title="Changyun Zhu">CZ</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Robert P. Dick">RPD</abbr>), pp. 844–849.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-AkselrodAA.html">DATE-DF-2006-AkselrodAA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs (<abbr title="Dmitry Akselrod">DA</abbr>, <abbr title="Asaf Ashkenazi">AA</abbr>, <abbr title="Yossi Amon">YA</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-BononiC.html">DATE-DF-2006-BononiC</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh (<abbr title="Luciano Bononi">LB</abbr>, <abbr title="Nicola Concer">NC</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-CampobelloCCM.html">DATE-DF-2006-CampobelloCCM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>GALS networks on chip: a new solution for asynchronous delay-insensitive links (<abbr title="Giuseppe Campobello">GC</abbr>, <abbr title="Marco Castano">MC</abbr>, <abbr title="Carmine Ciofi">CC</abbr>, <abbr title="Daniele Mangano">DM</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-SteenhofDNGL.html">DATE-DF-2006-SteenhofDNGL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks on chips for high-end consumer-electronics TV system architectures (<abbr title="Frits Steenhof">FS</abbr>, <abbr title="Harry Duque">HD</abbr>, <abbr title="Björn Nilsson">BN</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="Rafael Peset Llopis">RPL</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-YehHCWC.html">DATE-DF-2006-YehHCWC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An 830mW, 586kbps 1024-bit RSA chip design (<abbr title="Chingwei Yeh">CY</abbr>, <abbr title="En-Feng Hsu">EFH</abbr>, <abbr title="Kai-Wen Cheng">KWC</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>, <abbr title="Nai-Jen Chang">NJC</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2006-SchattkowskyHE.html">MoDELS-2006-SchattkowskyHE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using UML Activities for System-on-Chip Design and Synthesis (<abbr title="Tim Schattkowsky">TS</abbr>, <abbr title="Jan Hendrik Hausmann">JHH</abbr>, <abbr title="Gregor Engels">GE</abbr>), pp. 737–752.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2006-ChenLK.html">POPL-2006-ChenLK</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Compiler-directed channel allocation for saving power in on-chip networks (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Feihui Li">FL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 194–205.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-OrshanskyWCX.html">SAC-2006-OrshanskyWCX</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Interval-based robust statistical techniques for non-negative convex functions, with application to timing analysis of computer chips (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="Wei-Shen Wang">WSW</abbr>, <abbr title="Martine Ceberio">MC</abbr>, <abbr title="Gang Xiang">GX</abbr>), pp. 1645–1649.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-KgilDSBDMRF.html">ASPLOS-2006-KgilDSBDMRF</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor (<abbr title="Taeho Kgil">TK</abbr>, <abbr title="Shaun D'Souza">SD</abbr>, <abbr title="Ali G. Saidi">AGS</abbr>, <abbr title="Nathan L. Binkert">NLB</abbr>, <abbr title="Ronald G. Dreslinski">RGD</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Steven K. Reinhardt">SKR</abbr>, <abbr title="Krisztián Flautner">KF</abbr>), pp. 117–128.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-MysoreASLBS.html">ASPLOS-2006-MysoreASLBS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Introspective 3D chips (<abbr title="Shashidhar Mysore">SM</abbr>, <abbr title="Banit Agrawal">BA</abbr>, <abbr title="Navin Srivastava">NS</abbr>, <abbr title="Sheng-Chih Lin">SCL</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Timothy Sherwood">TS</abbr>), pp. 264–273.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-Emma.html">HPCA-2006-Emma</a> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Industrial Perspectives: The Next Roadblocks in SOC Evolution: On-Chip Storage Capacity and Off-Chip Bandwidth (<abbr title="Philip G. Emma">PGE</abbr>), p. 201.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-LiM.html">HPCA-2006-LiM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Dynamic power-performance adaptation of parallel computation on chip multiprocessors (<abbr title="Jian Li">JL</abbr>, <abbr title="José F. Martínez">JFM</abbr>), pp. 77–87.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-PenryFHWSAC.html">HPCA-2006-PenryFHWSAC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting parallelism and structure to accelerate the simulation of chip multi-processors (<abbr title="David A. Penry">DAP</abbr>, <abbr title="Daniel Fay">DF</abbr>, <abbr title="David Hodgdon">DH</abbr>, <abbr title="Ryan Wells">RW</abbr>, <abbr title="Graham Schelle">GS</abbr>, <abbr title="David I. August">DIA</abbr>, <abbr title="Dan Connors">DC</abbr>), pp. 29–40.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-Stenstrom.html">HPCA-2006-Stenstrom</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Chip-multiprocessing and beyond (<abbr title="Per Stenström">PS</abbr>), p. 109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-AhmadM.html">DAC-2005-AhmadM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>TCAM enabled on-chip logic minimization (<abbr title="Seraj Ahmad">SA</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ChangS.html">DAC-2005-ChangS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Full-chip analysis of leakage power under process variations, including spatial correlations (<abbr title="Hongliang Chang">HC</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 523–528.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-HoCCC.html">DAC-2005-HoCCC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel full-chip routing for the X-based architecture (<abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Chen-Feng Chang">CFC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Sao-Jie Chen">SJC</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-KimPTVD.html">DAC-2005-KimPTVD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>A low latency router supporting adaptivity for on-chip interconnects (<abbr title="Jongman Kim">JK</abbr>, <abbr title="Dongkook Park">DP</abbr>, <abbr title="Theo Theocharides">TT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 559–564.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LinH.html">DAC-2005-LinH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction (<abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-LiQTWCH.html">DAC-2005-LiQTWCH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Partitioning-based approach to fast on-chip decap budgeting and minimization (<abbr title="Hang Li">HL</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Lifeng Wu">LW</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Xianlong Hong">XH</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-PuriSB.html">DAC-2005-PuriSB</a></dt><dd>Keeping hot chips cool (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Leon Stok">LS</abbr>, <abbr title="Subhrajit Bhattacharya">SB</abbr>), pp. 285–288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-SekarLRD.html">DAC-2005-SekarLRD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology (<abbr title="Krishna Sekar">KS</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 571–574.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-YangWK.html">DAC-2005-YangWK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Secure scan: a design-for-test architecture for crypto chips (<abbr title="Bo Yang">BY</abbr>, <abbr title="Kaijie Wu">KW</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-AmoryLMM.html">DATE-2005-AmoryLMM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture (<abbr title="Alexandre M. Amory">AMA</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>, <abbr title="Fernando Gehm Moraes">FGM</abbr>, <abbr title="Edson I. Moreno">EIM</abbr>), pp. 62–63.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BeckBKPLP.html">DATE-2005-BeckBKPLP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Logic Design for On-Chip Test Clock Generation — Implementation Details and Impact on Delay Test Quality (<abbr title="Matthias Beck">MB</abbr>, <abbr title="Olivier Barondeau">OB</abbr>, <abbr title="Martin Kaibel">MK</abbr>, <abbr title="Frank Poehl">FP</abbr>, <abbr title="Xijiang Lin">XL</abbr>, <abbr title="Ron Press">RP</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BjerregaardS.html">DATE-2005-BjerregaardS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip (<abbr title="Tobias Bjerregaard">TB</abbr>, <abbr title="Jens Sparsø">JS</abbr>), pp. 1226–1231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Campagnolo.html">DATE-2005-Campagnolo</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>eMICAM a New Generation of Active DNA Chip with in Situ Electrochemical Detection (<abbr title="Raymond Campagnolo">RC</abbr>), pp. 1338–1339.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CheungLC.html">DATE-2005-CheungLC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable Elliptic Curve Cryptosystems on a Chip (<abbr title="Ray C. C. Cheung">RCCC</abbr>, <abbr title="Wayne Luk">WL</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 24–29.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ChureauSA.html">DATE-2005-ChureauSA</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span></dt><dd>The Role of Model-Level Transactors and UML in Functional Prototyping of Systems-on-Chip: A Software-Radio Application (<abbr title="Alexandre Chureau">AC</abbr>, <abbr title="Yvon Savaria">YS</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GenkoAMMHC.html">DATE-2005-GenkoAMMHC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A Complete Network-On-Chip Emulation Framework (<abbr title="Nicolas Genko">NG</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GoelM.html">DATE-2005-GoelM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips (<abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GoossensDGPRR.html">DATE-2005-GoossensDGPRR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification (<abbr title="Kees Goossens">KG</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Om Prakash Gangwal">OPG</abbr>, <abbr title="Santiago González Pestana">SGP</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="Edwin Rijpkema">ER</abbr>), pp. 1182–1187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-HungBK.html">DATE-2005-HungBK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Symmetric Multiprocessing on Programmable Chips Made Easy (<abbr title="Austin Hung">AH</abbr>, <abbr title="William D. Bishop">WDB</abbr>, <abbr title="Andrew A. Kennings">AAK</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KallakuriDF.html">DATE-2005-KallakuriDF</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip (<abbr title="Sankalp Kallakuri">SK</abbr>, <abbr title="Alex Doboli">AD</abbr>, <abbr title="Eugene A. Feinberg">EAF</abbr>), pp. 826–827.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KaulSBMA.html">DATE-2005-KaulSBMA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>DVS for On-Chip Bus Designs Based on Timing Error Correction (<abbr title="Himanshu Kaul">HK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LaMeresK.html">DATE-2005-LaMeresK</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span></dt><dd>Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission (<abbr title="Brock J. LaMeres">BJL</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 1318–1323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LinkV.html">DATE-2005-LinkV</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip (<abbr title="Greg M. Link">GML</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 648–649.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MahadevanASOSM.html">DATE-2005-MahadevanASOSM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Network Traffic Generator Model for Fast Network-on-Chip Simulation (<abbr title="Shankar Mahadevan">SM</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Michael Storgaard">MS</abbr>, <abbr title="Rasmus Grøndahl Olsen">RGO</abbr>, <abbr title="Jens Sparsø">JS</abbr>, <abbr title="Jan Madsen">JM</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Martin.html">DATE-2005-Martin</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Design of a Virtual Component Neutral Network-on-Chip Transaction Layer (<abbr title="Philippe Martin">PM</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MellorWM.html">DATE-2005-MellorWM</a> <span class="tag"><a href="../tag/uml.html" title="uml">#uml</a></span> <span class="tag"><a href="../tag/why.html" title="why">#why</a></span></dt><dd>Why Systems-on-Chip Needs More UML like a Hole in the Head (<abbr title="Stephen J. Mellor">SJM</abbr>, <abbr title="John R. Wolfe">JRW</abbr>, <abbr title="Campbell McCausland">CM</abbr>), pp. 834–835.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NoguchiN.html">DATE-2005-NoguchiN</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits (<abbr title="Koichiro Noguchi">KN</abbr>, <abbr title="Makoto Nagata">MN</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NolletMAM.html">DATE-2005-NolletMAM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles (<abbr title="Vincent Nollet">VN</abbr>, <abbr title="Théodore Marescaux">TM</abbr>, <abbr title="Prabhat Avasare">PA</abbr>, <abbr title="Jean-Yves Mignolet">JYM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SrinivasanLV.html">DATE-2005-SrinivasanLV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures (<abbr title="Suresh Srinivasan">SS</abbr>, <abbr title="Lin Li">LL</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-StergiouACRBM.html">DATE-2005-StergiouACRBM</a> <span class="tag"><a href="../tag/abstract%20syntax%20tree.html" title="abstract syntax tree">#abstract syntax tree</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ast pipes Lite: A Synthesis Oriented Design Library For Networks on Chips (<abbr title="Stergios Stergiou">SS</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Salvatore Carta">SC</abbr>, <abbr title="Luigi Raffo">LR</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1188–1193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-StuijkBMG.html">DATE-2005-StuijkBMG</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip (<abbr title="Sander Stuijk">SS</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Marc Geilen">MG</abbr>), pp. 254–255.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TsaiVXI.html">DATE-2005-TsaiVXI</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Leakage-Aware Interconnect for On-Chip Network (<abbr title="Yuh-Fang Tsai">YFT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 230–231.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-VillaSVMP.html">DATE-2005-VillaSVMP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip (<abbr title="Oreste Villa">OV</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Matteo Monchiero">MM</abbr>, <abbr title="Gianluca Palermo">GP</abbr>), pp. 804–805.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WangPM.html">DATE-2005-WangPM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks (<abbr title="Hangsheng Wang">HW</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1238–1243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WeberCSW.html">DATE-2005-WeberCSW</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips (<abbr title="Wolf-Dietrich Weber">WDW</abbr>, <abbr title="Joe Chou">JC</abbr>, <abbr title="Ian Swarbrick">IS</abbr>, <abbr title="Drew Wingard">DW</abbr>), pp. 1232–1237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Wolf.html">DATE-2005-Wolf</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multimedia Applications of Multiprocessor Systems-on-Chips (<abbr title="Wayne Wolf">WW</abbr>), pp. 86–89.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YangCK.html">DATE-2005-YangCK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor (<abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-2005-ZaidiRM.html">ICDAR-2005-ZaidiRM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hardware Design of On-Line Jawi Character Recognition Chip using Discrete Wavelet Transform (<abbr title="R. Zaidi">RZ</abbr>, <abbr title="S. Rosli">SR</abbr>, <abbr title="Mashkuri Yaacob">MY</abbr>), pp. 91–95.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2005-ColohanASM.html">VLDB-2005-ColohanASM</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Optimistic Intra-Transaction Parallelism on Chip Multiprocessors (<abbr title="Christopher B. Colohan">CBC</abbr>, <abbr title="Anastassia Ailamaki">AA</abbr>, <abbr title="J. Gregory Steffan">JGS</abbr>, <abbr title="Todd C. Mowry">TCM</abbr>), pp. 73–84.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2005-NaeserAF.html">SIGAda-2005-NaeserAF</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SafetyChip: a time monitoring and policing device (<abbr title="Gustaf Naeser">GN</abbr>, <abbr title="Lars Asplund">LA</abbr>, <abbr title="Johan Furunäs">JF</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-ChandraGKS.html">HPCA-2005-ChandraGKS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture (<abbr title="Dhruba Chandra">DC</abbr>, <abbr title="Fei Guo">FG</abbr>, <abbr title="Seongbeom Kim">SK</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 340–351.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-SpracklenA.html">HPCA-2005-SpracklenA</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Chip Multithreading: Opportunities and Challenges (<abbr title="Lawrence Spracklen">LS</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>), pp. 248–252.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2005-SpracklenCA.html">HPCA-2005-SpracklenCA</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications (<abbr title="Lawrence Spracklen">LS</abbr>, <abbr title="Yuan Chou">YC</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>), pp. 225–236.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-BriskKS.html">DAC-2004-BriskKS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area-efficient instruction set synthesis for reconfigurable system-on-chip designs (<abbr title="Philip Brisk">PB</abbr>, <abbr title="Adam Kaplan">AK</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ChoiSP.html">DAC-2004-ChoiSP</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding (<abbr title="Kihwan Choi">KC</abbr>, <abbr title="Ramakrishna Soma">RS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-HuM.html">DAC-2004-HuM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DyAD: smart routing for networks-on-chip (<abbr title="Jingcao Hu">JH</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 260–263.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Kandemir.html">DAC-2004-Kandemir</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>LODS: locality-oriented dynamic scheduling for on-chip multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 125–128.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Micheli.html">DAC-2004-Micheli</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Reliable communication in systems on chips (<abbr title="Giovanni De Micheli">GDM</abbr>), p. 77.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-MoB.html">DAC-2004-MoB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A timing-driven module-based chip design flow (<abbr title="Fan Mo">FM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 67–70.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-NakamuraHKYY.html">DAC-2004-NakamuraHKYY</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Kohei Hosokawa">KH</abbr>, <abbr title="Ichiro Kuroda">IK</abbr>, <abbr title="Ko Yoshikawa">KY</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-NolletMVMV.html">DAC-2004-NolletMVMV</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Operating-system controlled network on chip (<abbr title="Vincent Nollet">VN</abbr>, <abbr title="Théodore Marescaux">TM</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Jean-Yves Mignolet">JYM</abbr>, <abbr title="Serge Vernalde">SV</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-SridharaS.html">DAC-2004-SridharaS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Coding for system-on-chip networks: a unified framework (<abbr title="Srinivasa R. Sridhara">SRS</abbr>, <abbr title="Naresh R. Shanbhag">NRS</abbr>), pp. 103–106.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-TanjiA.html">DAC-2004-TanjiA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects (<abbr title="Yuichi Tanji">YT</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 810–813.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Wolf.html">DAC-2004-Wolf</a> <span class="tag"><a href="../tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The future of multiprocessor systems-on-chips (<abbr title="Wayne Wolf">WW</abbr>), pp. 681–685.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ZhangHC.html">DAC-2004-ZhangHC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining (<abbr title="Lizheng Zhang">LZ</abbr>, <abbr title="Yuhen Hu">YH</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 904–907.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-AitkenM.html">DATE-DF-2004-AitkenM</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>From Working Design Flow to Working Chips: Dependencies and Impacts of Methodology Decisions (<abbr title="Robert C. Aitken">RCA</abbr>, <abbr title="Fidel Muradali">FM</abbr>), p. 2.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-BainbridgePF.html">DATE-DF-2004-BainbridgePF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip (<abbr title="W. J. Bainbridge">WJB</abbr>, <abbr title="Luis A. Plana">LAP</abbr>, <abbr title="Stephen B. Furber">SBF</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-BonaZZ.html">DATE-DF-2004-BonaZZ</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip (<abbr title="Andrea Bona">AB</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-CoppolaCGMP.html">DATE-DF-2004-CoppolaCGMP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>OCCN: A Network-On-Chip Modeling and Simulation Framework (<abbr title="Marcello Coppola">MC</abbr>, <abbr title="Stephane Curaba">SC</abbr>, <abbr title="Miltos D. Grammatikakis">MDG</abbr>, <abbr title="Giuseppe Maruccia">GM</abbr>, <abbr title="Francesco Papariello">FP</abbr>), pp. 174–179.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ElfadelDKRS.html">DATE-DF-2004-ElfadelDKRS</a></dt><dd>A CAD Methodology and Tool for the Characterization of Wide On-Chip Buses (<abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Alina Deutsch">AD</abbr>, <abbr title="Gerard V. Kopcsay">GVK</abbr>, <abbr title="Bradley Rubin">BR</abbr>, <abbr title="Howard Smith">HS</abbr>), pp. 144–149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-GoelCMNO.html">DATE-DF-2004-GoelCMNO</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Test Infrastructure Design for the Nexperia? Home Platform PNX8550 System Chip (<abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Kuoshu Chiu">KC</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>, <abbr title="Toan Nguyen">TN</abbr>, <abbr title="Steven Oostdijk">SO</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-LoukusaPRRV.html">DATE-DF-2004-LoukusaPRRV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Systems on Chips Design: System Manufacturer Point of View (<abbr title="Veikko Loukusa">VL</abbr>, <abbr title="Helena Pohjonen">HP</abbr>, <abbr title="Antti Ruha">AR</abbr>, <abbr title="Tarmo Ruotsalainen">TR</abbr>, <abbr title="Olli Varkki">OV</abbr>), pp. 3–4.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-MenichelliOBDB.html">DATE-DF-2004-MenichelliOBDB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Simulation-Based Power-Aware Architecture Exploration of a Multiprocessor System-on-Chip Design (<abbr title="Francesco Menichelli">FM</abbr>, <abbr title="Mauro Olivieri">MO</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Monica Donno">MD</abbr>, <abbr title="Labros Bisdounis">LB</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-SchmittR.html">DATE-DF-2004-SchmittR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of a Microcontroller IP Core for System-on-a-Chip Designs Using Low-Cost Prototyping Environments (<abbr title="Stephen Schmitt">SS</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ZeferinoKS.html">DATE-DF-2004-ZeferinoKS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>RASoC: A Router Soft-Core for Networks-on-Chip (<abbr title="Cesar Albenes Zeferino">CAZ</abbr>, <abbr title="Márcio Eduardo Kreutz">MEK</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 198–205.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BriereCMMOG.html">DATE-v1-2004-BriereCMMOG</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design and Behavioral Modeling Tools for Optical Network-on-Chip (<abbr title="Matthieu Briere">MB</abbr>, <abbr title="Laurent Carrel">LC</abbr>, <abbr title="T. Michalke">TM</abbr>, <abbr title="Fabien Mieyeville">FM</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Frédéric Gaffiot">FG</abbr>), pp. 738–739.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ChoiSP.html">DATE-v1-2004-ChoiSP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-Off Based on the Ratio of Off-Chip Access to On-Chip Computation Times (<abbr title="Kihwan Choi">KC</abbr>, <abbr title="Ramakrishna Soma">RS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 4–9.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HeathBH.html">DATE-v1-2004-HeathBH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC?s (<abbr title="Matthew W. Heath">MWH</abbr>, <abbr title="Wayne P. Burleson">WPB</abbr>, <abbr title="Ian G. Harris">IGH</abbr>), pp. 410–415.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HuM.html">DATE-v1-2004-HuM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints (<abbr title="Jingcao Hu">JH</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-KretzschmarNM.html">DATE-v1-2004-KretzschmarNM</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/why.html" title="why">#why</a></span></dt><dd>Why Transition Coding for Power Minimization of On-Chip Buses Does Not Work (<abbr title="Claudia Kretzschmar">CK</abbr>, <abbr title="André K. Nieuwland">AKN</abbr>, <abbr title="Dietmar Müller">DM</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-MurgaiRMHT.html">DATE-v1-2004-MurgaiRMHT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Sensitivity-Based Modeling and Methodology for Full-Chip Substrate Noise Analysis (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Subodh M. Reddy">SMR</abbr>, <abbr title="Takashi Miyoshi">TM</abbr>, <abbr title="Takeshi Horie">TH</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RolindezMPB.html">DATE-v1-2004-RolindezMPB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns (<abbr title="Luís Rolíndez">LR</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Guillaume Prenat">GP</abbr>, <abbr title="Ahcène Bounceur">AB</abbr>), pp. 706–707.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-SiebenbornBR.html">DATE-v1-2004-SiebenbornBR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Communication Analysis for System-On-Chip Design (<abbr title="Axel Siebenborn">AS</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 648–655.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ThepayasuwanD.html">DATE-v1-2004-ThepayasuwanD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip (<abbr title="Nattawut Thepayasuwan">NT</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-WinkelmannTSF.html">DATE-v1-2004-WinkelmannTSF</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Cost-Efficient Block Verification for a UMTS Up-Link Chip-Rate Coprocessor (<abbr title="Klaus Winkelmann">KW</abbr>, <abbr title="Hans-Joachim Trylus">HJT</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Görschwin Fey">GF</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AbasRK.html">DATE-v2-2004-AbasRK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Design of Sub-10-Picoseconds On-Chip Time Measurement Circuit (<abbr title="M. Amir Abas">MAA</abbr>, <abbr title="Gordon Russell">GR</abbr>, <abbr title="D. J. Kinniment">DJK</abbr>), pp. 804–809.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-BanerjeeVC.html">DATE-v2-2004-BanerjeeVC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Power and Performance Model for Network-on-Chip Architectures (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Praveen Vellanki">PV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 1250–1255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-DengW.html">DATE-v2-2004-DengW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Optimal Algorithm for Minimizing the Number of Twists in an On-Chip Bus (<abbr title="Liang Deng">LD</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 1104–1109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-DuanK.html">DATE-v2-2004-DuanK</a></dt><dd>Exploiting Crosstalk to Speed up On-Chip Buse (<abbr title="Chunjie Duan">CD</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 778–783.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GoudarziHM.html">DATE-v2-2004-GoudarziHM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/polymorphism.html" title="polymorphism">#polymorphism</a></span></dt><dd>Overhead-Free Polymorphism in Network-on-Chip Implementation of Object-Oriented Models (<abbr title="Maziar Goudarzi">MG</abbr>, <abbr title="Shaahin Hessabi">SH</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 1380–1381.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-JalabertMBM.html">DATE-v2-2004-JalabertMBM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip (<abbr title="Antoine Jalabert">AJ</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 884–889.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KadayifKK.html">DATE-v2-2004-KadayifKK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ibrahim Kolcu">IK</abbr>), pp. 1158–1163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LaouamriA.html">DATE-v2-2004-LaouamriA</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Enhancing Testability of System on Chips Using Network Management Protocols (<abbr title="Oussama Laouamri">OL</abbr>, <abbr title="Chouki Aktouf">CA</abbr>), pp. 1370–1371.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LinZ.html">DATE-v2-2004-LinZ</a> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Wire Retiming for System-on-Chip by Fixpoint Computation (<abbr title="Chuan Lin">CL</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 1092–1097.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LoghiABBZ.html">DATE-v2-2004-LoghiABBZ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Analyzing On-Chip Communication in a MPSoC Environment (<abbr title="Mirko Loghi">ML</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-MillbergNTJ.html">DATE-v2-2004-MillbergNTJ</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip (<abbr title="Mikael Millberg">MM</abbr>, <abbr title="Erland Nilsson">EN</abbr>, <abbr title="Rikard Thid">RT</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 890–895.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-Paulin.html">DATE-v2-2004-Paulin</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>DATE Panel: Chips of the Future: Soft, Crunchy or Hard? (<abbr title="Pierre G. Paulin">PGP</abbr>), pp. 844–851.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-PestanaRRGG.html">DATE-v2-2004-PestanaRRGG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach (<abbr title="Santiago González Pestana">SGP</abbr>, <abbr title="Edwin Rijpkema">ER</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Om Prakash Gangwal">OPG</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RadulescuDGRW.html">DATE-v2-2004-RadulescuDGRW</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration (<abbr title="Andrei Radulescu">AR</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Edwin Rijpkema">ER</abbr>, <abbr title="Paul Wielage">PW</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-TehranipourNC.html">DATE-v2-2004-TehranipourNC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression (<abbr title="Mohammad H. Tehranipour">MHT</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1284–1289.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-WieferinkKLAMBN.html">DATE-v2-2004-WieferinkKLAMBN</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform (<abbr title="Andreas Wieferink">AW</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 1256–1263.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-XiongH.html">DATE-v2-2004-XiongH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Full-Chip Multilevel Routing for Power and Signal Integrity (<abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Lei He">LH</abbr>), pp. 1116–1123.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-XuWHCL.html">DATE-v2-2004-XuWHCL</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>A Case Study in Networks-on-Chip Design for Embedded Video (<abbr title="Jiang Xu">JX</abbr>, <abbr title="Wayne Wolf">WW</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Tiehan Lv">TL</abbr>), pp. 770–777.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MelloMCM04.html">DATE-2005-MelloMCM04</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>MultiNoC: A Multiprocessing System Enabled by a Network on Chip (<abbr title="Aline Mello">AM</abbr>, <abbr title="Leandro Möller">LM</abbr>, <abbr title="Ney Calazans">NC</abbr>, <abbr title="Fernando Gehm Moraes">FGM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-MengC.html">SAC-2004-MengC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Bio-sequence analysis with cradle’s 3SoC<sup>TM</sup> software scalable system on chip (<abbr title="Xiandong Meng">XM</abbr>, <abbr title="Vipin Chaudhary">VC</abbr>), pp. 202–206.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-MortonL.html">SAC-2004-MortonL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span></dt><dd>A hardware/software kernel for system on chip designs (<abbr title="Andrew Morton">AM</abbr>, <abbr title="Wayne M. Loucks">WML</abbr>), pp. 869–875.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-Michaud.html">HPCA-2004-Michaud</a> <span class="tag"><a href="../tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration (<abbr title="Pierre Michaud">PM</abbr>), pp. 186–197.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AgarwalSB.html">DAC-2003-AgarwalSB</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An effective capacitance based driver output model for on-chip RLC interconnects (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AmmerSKKR.html">DAC-2003-AmmerSKKR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>A low-energy chip-set for wireless intercom (<abbr title="M. Josie Ammer">MJA</abbr>, <abbr title="Michael Sheets">MS</abbr>, <abbr title="Tufan C. Karalar">TCK</abbr>, <abbr title="Mika Kuulusa">MK</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 916–919.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BashirullahLC.html">DAC-2003-BashirullahLC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power design methodology for an on-chip bus with adaptive bandwidth capability (<abbr title="Rizwan Bashirullah">RB</abbr>, <abbr title="Wentai Liu">WL</abbr>, <abbr title="Ralph K. Cavin III">RKCI</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BergamaschiJ.html">DAC-2003-BergamaschiJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>State-based power analysis for systems-on-chip (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="Yunjian Jiang">YJ</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-GorenZGWBALSTGPJSSDH.html">DAC-2003-GorenZGWBALSTGPJSSDH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices (<abbr title="David Goren">DG</abbr>, <abbr title="Michael Zelikson">MZ</abbr>, <abbr title="Rachel Gordin">RG</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>, <abbr title="Anastasia Barger">AB</abbr>, <abbr title="Alon Amir">AA</abbr>, <abbr title="Betty Livshitz">BL</abbr>, <abbr title="Anatoly Sherman">AS</abbr>, <abbr title="Youri Tretiakov">YT</abbr>, <abbr title="Robert A. Groves">RAG</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="Donald L. Jordan">DLJ</abbr>, <abbr title="Sue E. Strang">SES</abbr>, <abbr title="Raminderpal Singh">RS</abbr>, <abbr title="Carl E. Dickey">CED</abbr>, <abbr title="David L. Harame">DLH</abbr>), pp. 724–727.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-LyseckyV.html">DAC-2003-LyseckyV</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>On-chip logic minimization (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 334–337.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MagarshackP.html">DAC-2003-MagarshackP</a></dt><dd>System-on-chip beyond the nanometer wall (<abbr title="Philippe Magarshack">PM</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Matsuzawa.html">DAC-2003-Matsuzawa</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>How to make efficient communication, collaboration, and optimization from system to chip (<abbr title="Akira Matsuzawa">AM</abbr>), pp. 417–418.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-RaghunathanSG.html">DAC-2003-RaghunathanSG</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A survey of techniques for energy efficient on-chip communication (<abbr title="Vijay Raghunathan">VR</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 900–905.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Visweswariah.html">DAC-2003-Visweswariah</a></dt><dd>Death, taxes and failing chips (<abbr title="Chandu Visweswariah">CV</abbr>), pp. 343–347.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-WangM.html">DAC-2003-WangM</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On-chip power supply network optimization using multigrid-based technique (<abbr title="Kai Wang">KW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-AdriahantenainaCGMZ.html">DATE-2003-AdriahantenainaCGMZ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>SPIN: A Scalable, Packet Switched, On-Chip Micro-Network (<abbr title="Adrijean Andriahantenaina">AA</abbr>, <abbr title="Hervé Charlery">HC</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="Laurent Mortiez">LM</abbr>, <abbr title="Cesar Albenes Zeferino">CAZ</abbr>), pp. 20070–20073.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BeckerTVB.html">DATE-2003-BeckerTVB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-Grain XXP-/Leon-Based Architecture Integration (<abbr title="Jürgen Becker">JB</abbr>, <abbr title="Alexander Thomas">AT</abbr>, <abbr title="Martin Vorbach">MV</abbr>, <abbr title="Volker Baumgarten">VB</abbr>), pp. 11120–11121.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BurbidgeTR.html">DATE-2003-BurbidgeTR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Techniques for Automatic On Chip Closed Loop Transfer Function Monitoring For Embedded Charge Pump Phase Locked Loops (<abbr title="Martin John Burbidge">MJB</abbr>, <abbr title="Jim Tijou">JT</abbr>, <abbr title="Andrew Richardson">AR</abbr>), pp. 10496–10503.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-ChoLYCZ.html">DATE-2003-ChoLYCZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design (<abbr title="Youngchul Cho">YC</abbr>, <abbr title="Ganghee Lee">GL</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>), pp. 20132–20137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DumitrasM.html">DATE-2003-DumitrasM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>On-Chip Stochastic Communication (<abbr title="Tudor Dumitras">TD</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 10790–10795.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-IwasakiNNNYONTOIE.html">DATE-2003-IwasakiNNNYONTOIE</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Configuration for Large Scale Processing beyond HDTV Level (<abbr title="Hiroe Iwasaki">HI</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Koyo Nitta">KN</abbr>, <abbr title="Ken Nakamura">KN</abbr>, <abbr title="Takeshi Yoshitome">TY</abbr>, <abbr title="Mitsuo Ogura">MO</abbr>, <abbr title="Yasuyuki Nakajima">YN</abbr>, <abbr title="Yutaka Tashiro">YT</abbr>, <abbr title="Takayuki Onishi">TO</abbr>, <abbr title="Mitsuo Ikeda">MI</abbr>, <abbr title="Makoto Endo">ME</abbr>), pp. 20002–20007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-KandemirZK.html">DATE-2003-KandemirZK</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Runtime Code Parallelization for On-Chip Multiprocessors (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Mustafa Karaköy">MK</abbr>), pp. 10510–10515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LiuC.html">DATE-2003-LiuC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis (<abbr title="Chunsheng Liu">CL</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 10230–10237.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LykakisMVNPSKPR.html">DATE-2003-LykakisMVNPSKPR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip (<abbr title="George Lykakis">GL</abbr>, <abbr title="N. Mouratidis">NM</abbr>, <abbr title="Kyriakos Vlachos">KV</abbr>, <abbr title="Nikos A. Nikolaou">NAN</abbr>, <abbr title="Stylianos Perissakis">SP</abbr>, <abbr title="G. Sourdis">GS</abbr>, <abbr title="George E. Konstantoulakis">GEK</abbr>, <abbr title="Dionisios N. Pnevmatikatos">DNP</abbr>, <abbr title="Dionisios I. Reisis">DIR</abbr>), pp. 20014–20019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MamidipakaD.html">DATE-2003-MamidipakaD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>On-chip Stack Based Memory Organization for Low Power Embedded Architectures (<abbr title="Mahesh Mamidipaka">MM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 11082–11089.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MignoletNCVVL.html">DATE-2003-MignoletNCVVL</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-Chip (<abbr title="Jean-Yves Mignolet">JYM</abbr>, <abbr title="Vincent Nollet">VN</abbr>, <abbr title="Paul Coene">PC</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>), pp. 10986–10993.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-NilssonMOJ.html">DATE-2003-NilssonMOJ</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>Load Distribution with the Proximity Congestion Awareness in a Network on Chip (<abbr title="Erland Nilsson">EN</abbr>, <abbr title="Mikael Millberg">MM</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 11126–11127.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PanBKK.html">DATE-2003-PanBKK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Design and Analysis of a Programmable Single-Chip Architecture for DVB-T Base-Band Receiver (<abbr title="Chengzhi Pan">CP</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>, <abbr title="Amir Hosein Kamalizad">AHK</abbr>, <abbr title="Arezou Koohi">AK</abbr>), pp. 10468–10475.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PetrotG.html">DATE-2003-PetrotG</a> <span class="tag"><a href="../tag/api.html" title="api">#api</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect (<abbr title="Frédéric Pétrot">FP</abbr>, <abbr title="Pascal Gomez">PG</abbr>), pp. 20051–20056.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RijpkemaGRDMWW.html">DATE-2003-RijpkemaGRDMWW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip (<abbr title="Edwin Rijpkema">ER</abbr>, <abbr title="Kees G. W. Goossens">KGWG</abbr>, <abbr title="Andrei Radulescu">AR</abbr>, <abbr title="John Dielissen">JD</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Paul Wielage">PW</abbr>, <abbr title="E. Waterlander">EW</abbr>), pp. 10350–10355.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RoychoudhuryMK.html">DATE-2003-RoychoudhuryMK</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol (<abbr title="Abhik Roychoudhury">AR</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="S. R. Karri">SRK</abbr>), pp. 10828–10833.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Sanchez-ElezFADBH.html">DATE-2003-Sanchez-ElezFADBH</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures (<abbr title="Marcos Sanchez-Elez">MSE</abbr>, <abbr title="Milagros Fernández">MF</abbr>, <abbr title="Manuel L. Anido">MLA</abbr>, <abbr title="Haitao Du">HD</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 10036–10043.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SayintaCPAD.html">DATE-2003-SayintaCPAD</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Mixed Abstraction Level Co-Simulation Case Study Using SystemC for System on Chip Verification (<abbr title="Ali Sayinta">AS</abbr>, <abbr title="Gorkem Canverdi">GC</abbr>, <abbr title="Marc Pauwels">MP</abbr>, <abbr title="Amer Alshawa">AA</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 20095–20100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-StolbergBFMFMKKP.html">DATE-2003-StolbergBFMFMKKP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications (<abbr title="Hans-Joachim Stolberg">HJS</abbr>, <abbr title="Mladen Berekovic">MB</abbr>, <abbr title="Lars Friebe">LF</abbr>, <abbr title="Sören Moch">SM</abbr>, <abbr title="Sebastian Flügel">SF</abbr>, <abbr title="Xun Mao">XM</abbr>, <abbr title="Mark Bernd Kulaczewski">MBK</abbr>, <abbr title="Heiko Klußmann">HK</abbr>, <abbr title="Peter Pirsch">PP</abbr>), pp. 20008–20013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-YeBM.html">DATE-2003-YeBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Packetized On-Chip Interconnect Communication Analysis for MPSoC (<abbr title="Terry Tao Ye">TTY</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 10344–10349.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2003-BouganimNPW.html">VLDB-2003-BouganimNPW</a> <span class="tag"><a href="../tag/data%20access.html" title="data access">#data access</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>Chip-Secured Data Access: Reconciling Access Rights with Data Encryption (<abbr title="Luc Bouganim">LB</abbr>, <abbr title="François Dang Ngoc">FDN</abbr>, <abbr title="Philippe Pucheral">PP</abbr>, <abbr title="Lilan Wu">LW</abbr>), pp. 1133–1136.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-Bhandarkar.html">HPCA-2003-Bhandarkar</a> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span></dt><dd>Billion Transistor Chips in Mainstream Enterprise Platforms of the Future (<abbr title="Dileep Bhandarkar">DB</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-HoP.html">HPCA-2003-HoP</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns (<abbr title="Wai Hong Ho">WHH</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>), pp. 377–388.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-TaylorLAA.html">HPCA-2003-TaylorLAA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture (<abbr title="Michael Bedford Taylor">MBT</abbr>, <abbr title="Walter Lee">WL</abbr>, <abbr title="Saman P. Amarasinghe">SPA</abbr>, <abbr title="Anant Agarwal">AA</abbr>), pp. 341–353.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-AmickGL.html">DAC-2002-AmickGL</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macro-modeling concepts for the chip electrical interface (<abbr title="Brian W. Amick">BWA</abbr>, <abbr title="Claude R. Gauthier">CRG</abbr>, <abbr title="Dean Liu">DL</abbr>), pp. 391–394.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-KadayifKS.html">DAC-2002-KadayifKS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>An integer linear programming based approach for parallelizing applications in On-chip multiprocessors (<abbr title="Ismail Kadayif">IK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ugur Sezer">US</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LinBP.html">DAC-2002-LinBP</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the efficacy of simplified 2D on-chip inductance models (<abbr title="Tao Lin">TL</abbr>, <abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 757–762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LyseckyCV.html">DAC-2002-LyseckyCV</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>A fast on-chip profiler memory (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Susan Cotterell">SC</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 28–33.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Pogge.html">DAC-2002-Pogge</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>The next chip challenge: effective methods for viable mixed technology SoCs (<abbr title="H. Bernhard Pogge">HBP</abbr>), pp. 84–87.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-VaratkarM.html">DAC-2002-VaratkarM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Traffic analysis for on-chip networks design of multimedia applications (<abbr title="Girish Varatkar">GV</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-WhelihanS.html">DAC-2002-WhelihanS</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Memory optimization in single chip network switch fabrics (<abbr title="David Whelihan">DW</abbr>, <abbr title="Herman Schmit">HS</abbr>), pp. 530–535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BertozziBM.html">DATE-2002-BertozziBM</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low Power Error Resilient Encoding for On-Chip Data Buses (<abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 102–109.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CarmonaJDER.html">DATE-2002-CarmonaJDER</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip (<abbr title="Ricardo Carmona-Galán">RCG</abbr>, <abbr title="Francisco Jiménez-Garrido">FJG</abbr>, <abbr title="Rafael Domínguez-Castro">RDC</abbr>, <abbr title="Servando Espejo-Meana">SEM</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 362–366.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-FavalliD.html">DATE-2002-FavalliD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/random%20testing.html" title="random testing">#random testing</a></span></dt><dd>An Evolutionary Approach to the Design of On-Chip Pseudorandom Test Pattern Generators (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Marcello Dalpasso">MD</abbr>), p. 1122.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GonciariAN.html">DATE-2002-GonciariAN</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression (<abbr title="Paul Theo Gonciari">PTG</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 604–611.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-GorenZGGLASW.html">DATE-2002-GorenZGGLASW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach  (<abbr title="David Goren">DG</abbr>, <abbr title="Michael Zelikson">MZ</abbr>, <abbr title="Tiberiu C. Galambos">TCG</abbr>, <abbr title="Rachel Gordin">RG</abbr>, <abbr title="Betty Livshitz">BL</abbr>, <abbr title="Alon Amir">AA</abbr>, <abbr title="Anatoly Sherman">AS</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LiHCSWCCHL.html">DATE-2002-LiHCSWCCHL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Hierarchical Test Scheme for System-On-Chip Designs (<abbr title="Jin-Fu Li">JFL</abbr>, <abbr title="Hsin-Jung Huang">HJH</abbr>, <abbr title="Jeng-Bin Chen">JBC</abbr>, <abbr title="Chih-Pin Su">CPS</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>, <abbr title="Chuang Cheng">CC</abbr>, <abbr title="Shao-I Chen">SIC</abbr>, <abbr title="Chi-Yi Hwang">CYH</abbr>, <abbr title="Hsiao-Ping Lin">HPL</abbr>), pp. 486–490.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LinBP.html">DATE-2002-LinBP</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>On-Chip Inductance Models: 3D or Not 3D? (<abbr title="Tao Lin">TL</abbr>, <abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), p. 1112.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MicheliB.html">DATE-2002-MicheliB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>Networks on Chip: A New Paradigm for Systems on Chip Design (<abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 418–419.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-RigaudFRQ.html">DATE-2002-RigaudFRQ</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>High-Level Modeling and Design of Asynchronous Arbiters for On-Chip Communication Systems (<abbr title="Jean-Baptiste Rigaud">JBR</abbr>, <abbr title="Laurent Fesquet">LF</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Jerome Quartana">JQ</abbr>), p. 1090.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SimunicB.html">DATE-2002-SimunicB</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Managing Power Consumption in Networks on Chip (<abbr title="Tajana Simunic">TS</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>), pp. 110–116.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-WilliamsHA.html">DATE-2002-WilliamsHA</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Communication Mechanisms for Parallel DSP Systems on a Chip (<abbr title="Joseph Williams">JW</abbr>, <abbr title="Nevin Heintze">NH</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>), pp. 420–422.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-YmeriNMRSV.html">DATE-2002-YmeriNMRSV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate (<abbr title="Hasan Ymeri">HY</abbr>, <abbr title="Bart Nauwelaers">BN</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="David De Roest">DDR</abbr>, <abbr title="Michele Stucchi">MS</abbr>, <abbr title="Servaas Vandenberghe">SV</abbr>), p. 1113.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2002-BouganimP.html">VLDB-2002-BouganimP</a> <span class="tag"><a href="../tag/data%20access.html" title="data access">#data access</a></span></dt><dd>Chip-Secured Data Access: Confidential Data on Untrusted Servers (<abbr title="Luc Bouganim">LB</abbr>, <abbr title="Philippe Pucheral">PP</abbr>), pp. 131–142.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2002-KimBK.html">ASPLOS-2002-KimBK</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (<abbr title="Changkyu Kim">CK</abbr>, <abbr title="Doug Burger">DB</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>), pp. 211–222.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-BorchTME.html">HPCA-2002-BorchTME</a></dt><dd>Loose Loops Sink Chips (<abbr title="Eric Borch">EB</abbr>, <abbr title="Eric Tune">ET</abbr>, <abbr title="Srilatha Manne">SM</abbr>, <abbr title="Joel S. Emer">JSE</abbr>), pp. 299–310.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-SCOPES-2002-Magarshack.html">LCTES-SCOPES-2002-Magarshack</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Systems-on-chip needs for embedded software development: an industrial perspective (<abbr title="Philippe Magarshack">PM</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-BanerjeeM.html">DAC-2001-BanerjeeM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects (<abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Amit Mehrotra">AM</abbr>), pp. 798–803.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-BeattieP01a.html">DAC-2001-BeattieP01a</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Magnetic Coupling for On-Chip Interconnect (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 335–340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-BeniniMMMP.html">DAC-2001-BeniniMMMP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip (<abbr title="Luca Benini">LB</abbr>, <abbr title="Luca Macchiarulo">LM</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 784–789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChandraC.html">DAC-2001-ChandraC</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip (<abbr title="Anshuman Chandra">AC</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 166–169.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChenBD.html">DAC-2001-ChenBD</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-DallyT.html">DAC-2001-DallyT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Route Packets, Not Wires: On-Chip Interconnection Networks (<abbr title="William J. Dally">WJD</abbr>, <abbr title="Brian Towles">BT</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-DanielSW.html">DAC-2001-DanielSW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect (<abbr title="Luca Daniel">LD</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 563–566.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KarimNDR.html">DAC-2001-KarimNDR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>On-Chip Communication Architecture for OC-768 Network Processors (<abbr title="Faraydon Karim">FK</abbr>, <abbr title="Anh Nguyen">AN</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Ramesh R. Rao">RRR</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LahiriRL.html">DAC-2001-LahiriRL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs (<abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LaiC.html">DAC-2001-LaiC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip (<abbr title="Wei-Cheng Lai">WCL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LuCYP.html">DAC-2001-LuCYP</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Min/max On-Chip Inductance Models and Delay Metrics (<abbr title="Yi-Chang Lu">YCL</abbr>, <abbr title="Mustafa Celik">MC</abbr>, <abbr title="Tak Young">TY</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LyonnardYBJ.html">DAC-2001-LyonnardYBJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip (<abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-MeguerdichianDK.html">DAC-2001-MeguerdichianDK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Latency-Driven Design of Multi-Purpose Systems-On-Chip (<abbr title="Seapahn Meguerdichian">SM</abbr>, <abbr title="Milenko Drinic">MD</abbr>, <abbr title="Darko Kirovski">DK</abbr>), pp. 27–30.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SgroiSMKMRS.html">DAC-2001-SgroiSMKMRS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design (<abbr title="Marco Sgroi">MS</abbr>, <abbr title="Michael Sheets">MS</abbr>, <abbr title="Andrew Mihal">AM</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 667–672.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-WangKMR.html">DAC-2001-WangKMR</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Hardware/Software Instruction Set Configurability for System-on-Chip Processors (<abbr title="Albert Wang">AW</abbr>, <abbr title="Earl Killian">EK</abbr>, <abbr title="Dror E. Maydan">DEM</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Zeijl.html">DAC-2001-Zeijl</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>One-chip Bluetooth ASIC Challenges (<abbr title="Paul T. M. van Zeijl">PTMvZ</abbr>), p. 262.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-AkgulM.html">DATE-2001-AkgulM</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>System-on-a-chip processor synchronization support in hardware (<abbr title="Bilge Saglam Akgul">BSA</abbr>, <abbr title="Vincent John Mooney III">VJMI</abbr>), pp. 633–641.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ChandraC.html">DATE-2001-ChandraC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding (<abbr title="Anshuman Chandra">AC</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 145–149.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Chen.html">DATE-2001-Chen</a> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>On the impact of on-chip inductance on signal nets under the influence of power grid noise (<abbr title="Tom Chen">TC</abbr>), pp. 451–459.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-HuangM.html">DATE-2001-HuangM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks (<abbr title="Zhining Huang">ZH</abbr>, <abbr title="Sharad Malik">SM</abbr>), p. 735.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LarssonP.html">DATE-2001-LarssonP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>An integrated system-on-chip test framework (<abbr title="Erik Larsson">EL</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Mandapati.html">DATE-2001-Mandapati</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementation of the ATI flipper chip (<abbr title="Anand Mandapati">AM</abbr>), pp. 697–698.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-PiguetRO.html">DATE-2001-PiguetRO</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power systems on chips (SOCs) (<abbr title="Christian Piguet">CP</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Thierry J.-F. Omnés">TJFO</abbr>), p. 488.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ZengABA.html">DATE-2001-ZengABA</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Full chip false timing path identification: applications to the PowerPCTM microprocessors (<abbr title="Jing Zeng">JZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jayanta Bhadra">JB</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BaiDR.html">DAC-2000-BaiDR</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-test methodology for at-speed test of crosstalk in chip interconnects (<abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Janusz Rajski">JR</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BergamaschiL.html">DAC-2000-BergamaschiL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Designing systems-on-chip using cores (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 420–425.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-Chakrabarty.html">DAC-2000-Chakrabarty</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design of system-on-a-chip test access architectures under place-and-route and power constraints (<abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 432–437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-CohnRYMA.html">DAC-2000-CohnRYMA</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Case studies: Chip design on the bleeding edge (panel session abstract) (<abbr title="John M. Cohn">JMC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Steve J. Young">SJY</abbr>, <abbr title="Chris Malachowsky">CM</abbr>, <abbr title="Luis Aldaz">LA</abbr>), p. 648.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-DallyC.html">DAC-2000-DallyC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The role of custom design in ASIC Chips (<abbr title="William J. Dally">WJD</abbr>, <abbr title="Andrew Chang">AC</abbr>), pp. 643–647.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-DesmetVM.html">DAC-2000-DesmetVM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating system based software generation for systems-on-chip (<abbr title="Dirk Desmet">DD</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-DipertTBHBR.html">DAC-2000-DipertTBHBR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Future systems-on-chip: software of hardware design? (panel session) (<abbr title="Brian Dipert">BD</abbr>, <abbr title="Danesh Tavana">DT</abbr>, <abbr title="Barry K. Britton">BKB</abbr>, <abbr title="Bill Harris">BH</abbr>, <abbr title="Bob Boderson">BB</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GalaZPYWB.html">DAC-2000-GalaZPYWB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>On-chip inductance modeling and analysis (<abbr title="Kaushik Gala">KG</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Brian Young">BY</abbr>, <abbr title="Junfeng Wang">JW</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-KashyapK.html">DAC-2000-KashyapK</a></dt><dd>A realizable driving point model for on-chip interconnect with inductance (<abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-LahiriRLD.html">DAC-2000-LahiriRLD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips (<abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 513–518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-NagarajSNHYKOK.html">DAC-2000-NagarajSNHYKOK</a></dt><dd>When bad things happen to good chips (panel session) (<abbr title="N. S. Nagaraj">NSN</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Ray Hokinson">RH</abbr>, <abbr title="Tak Young">TY</abbr>, <abbr title="Wonjae L. Kang">WLK</abbr>, <abbr title="David Overhauser">DO</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 736–737.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-OhrRCGKMM.html">DAC-2000-OhrRCGKMM</a></dt><dd>Survival strategies for mixed-signal systems-on-chip (panel session) (<abbr title="Stephan Ohr">SO</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Henry Chang">HC</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Rudolf Koch">RK</abbr>, <abbr title="Roy McGuffin">RM</abbr>, <abbr title="K. C. Murphy">KCM</abbr>), pp. 579–580.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ZorianM.html">DAC-2000-ZorianM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>System chip test: how will it impact your design? (<abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-BenabdenebiMM.html">DATE-2000-BenabdenebiMM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Walid Maroufi">WM</abbr>, <abbr title="Meryem Marzouki">MM</abbr>), pp. 141–145.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GirolaPV.html">DATE-2000-GirolaPV</a></dt><dd>Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing (<abbr title="Uberto Girola">UG</abbr>, <abbr title="Agostino Picciriello">AP</abbr>, <abbr title="David Vincenzoni">DV</abbr>), pp. 181–185.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GuerrierG.html">DATE-2000-GuerrierG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A Generic Architecture for On-Chip Packet-Switched Interconnections (<abbr title="Pierre Guerrier">PG</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HenkeGV.html">DATE-2000-HenkeGV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Tony Givargis">TG</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 333–338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HuangOC.html">DATE-2000-HuangOC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A BIST Scheme for On-Chip ADC and DAC Testing (<abbr title="Jiun-Lang Huang">JLH</abbr>, <abbr title="Chee-Kian Ong">CKO</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 216–220.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-ItoCJ.html">DATE-2000-ItoCJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>System Design Based on Single Language and Single-Chip Java ASIP Microcontroller (<abbr title="Sérgio Akira Ito">SAI</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Ricardo Pezzuol Jacobi">RPJ</abbr>), pp. 703–707.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LajoloRDL.html">DATE-2000-LajoloRDL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Power Co-Estimation Techniques for System-on-Chip Design (<abbr title="Marcello Lajolo">ML</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 27–34.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SuCHCL.html">DATE-2000-SuCHCL</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses (<abbr title="Chauchin Su">CS</abbr>, <abbr title="Yue-Tsang Chen">YTC</abbr>, <abbr title="Mu-Jeng Huang">MJH</abbr>, <abbr title="Gen-Nan Chen">GNC</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 527–531.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-WenL.html">DATE-2000-WenL</a></dt><dd>An on Chip ADC Test Structure (<abbr title="Yun-Che Wen">YCW</abbr>, <abbr title="Kuen-Jong Lee">KJL</abbr>), pp. 221–225.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-WangTP.html">CC-2000-WangTP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Framework for Loop Distribution on Limited On-Chip Memory Processors (<abbr title="Lei Wang">LW</abbr>, <abbr title="Waibhav Tembe">WT</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 141–156.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-BarrosoGNV.html">HPCA-2000-BarrosoGNV</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Impact of Chip-Level Integration on Performance of OLTP Workloads (<abbr title="Luiz André Barroso">LAB</abbr>, <abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="Andreas Nowatzyk">AN</abbr>, <abbr title="Ben Verghese">BV</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChenM.html">DAC-1999-ChenM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Noel Menezes">NM</abbr>), pp. 502–506.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ClementHLRCP.html">DAC-1999-ClementHLRCP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design (<abbr title="Benoit Clement">BC</abbr>, <abbr title="Richard Hersemeule">RH</abbr>, <abbr title="Etienne Lantreibecq">EL</abbr>, <abbr title="Bernard Ramanadin">BR</abbr>, <abbr title="Pierre Coulomb">PC</abbr>, <abbr title="François Pogodalla">FP</abbr>), pp. 420–424.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GeistBASNFHLKB.html">DAC-1999-GeistBASNFHLKB</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Methodology for the Verification of a “System on Chip” (<abbr title="Daniel Geist">DG</abbr>, <abbr title="Giora Biran">GB</abbr>, <abbr title="Tamarah Arons">TA</abbr>, <abbr title="Michael Slavkin">MS</abbr>, <abbr title="Yvgeny Nustov">YN</abbr>, <abbr title="Monica Farkas">MF</abbr>, <abbr title="Karen Holtz">KH</abbr>, <abbr title="Andy Long">AL</abbr>, <abbr title="Dave King">DK</abbr>, <abbr title="Steve Barret">SB</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GoeringBDGKPS.html">DAC-1999-GoeringBDGKPS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>Panel: What is the Proper System on Chip Design Methodology (<abbr title="Richard Goering">RG</abbr>, <abbr title="Pierre Bricaud">PB</abbr>, <abbr title="James G. Dougherty">JGD</abbr>, <abbr title="Steve Glaser">SG</abbr>, <abbr title="Michael Keating">MK</abbr>, <abbr title="Robert Payne">RP</abbr>, <abbr title="Davoud Samani">DS</abbr>), p. 999.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Morton.html">DAC-1999-Morton</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Inductance Issues in Multiconductor Systems (<abbr title="Shannon V. Morton">SVM</abbr>), pp. 921–926.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PapachristouMN.html">DAC-1999-PapachristouMN</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Microprocessor Based Testing for Core-Based System on Chip (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="F. Martin">FM</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PomerleauFB.html">DAC-1999-PomerleauFB</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Improved Selay Prediction for On-Chip Buses (<abbr title="Real G. Pomerleau">RGP</abbr>, <abbr title="Paul D. Frazon">PDF</abbr>, <abbr title="Griff L. Bilbro">GLB</abbr>), pp. 497–501.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-RestleRW.html">DAC-1999-RestleRW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Dealing with Inductance in High-Speed Chip Design (<abbr title="Phillip Restle">PR</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>, <abbr title="Steven G. Walker">SGW</abbr>), pp. 904–909.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SuWL.html">DAC-1999-SuWL</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning (<abbr title="Hsiao-Pin Su">HPS</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-YueW.html">DAC-1999-YueW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Strategy of On-Chip Inductors for Highly Integrated RF Systems (<abbr title="C. Patrick Yue">CPY</abbr>, <abbr title="S. Simon Wong">SSW</abbr>), pp. 982–987.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-BolsensMDBV.html">DATE-1999-BolsensMDBV</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Single Chip or Hybrid System Integration (<abbr title="Ivo Bolsens">IB</abbr>, <abbr title="Wojtek Maly">WM</abbr>, <abbr title="Ludo Deferm">LD</abbr>, <abbr title="Jo Borel">JB</abbr>, <abbr title="Harry J. M. Veendrick">HJMV</abbr>), p. 616–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-DickJ.html">DATE-1999-DickJ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis (<abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 263–270.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FeldmanKL.html">DATE-1999-FeldmanKL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 418–417.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-OchiaiINEO.html">DATE-1999-OchiaiINEO</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>High-speed Software-based Platform for Embedded Software of a Single-chip MPEG-2 Video Encoder LSI with HDTV Scalabilit (<abbr title="Katsuyuki Ochiai">KO</abbr>, <abbr title="Hiroe Iwasaki">HI</abbr>, <abbr title="Jiro Naganuma">JN</abbr>, <abbr title="Makoto Endo">ME</abbr>, <abbr title="Takeshi Ogura">TO</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SantosT.html">DATE-1999-SantosT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL (<abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), p. 549–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-StopjakovaMS.html">DATE-1999-StopjakovaMS</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Chip Transient Current Monitor for Testing of Low Voltage CMOS IC (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>, <abbr title="M. Sidiropulos">MS</abbr>), pp. 538–542.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Troster.html">DATE-1999-Troster</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Potentials of Chip-Package Co-Design for High-Speed Digital Applications (<abbr title="Gerhard Tröster">GT</abbr>), pp. 423–422.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YeCFCNC.html">DATE-1999-YeCFCNC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs (<abbr title="Lun Ye">LY</abbr>, <abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Peter Feldmann">PF</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Nagaraj Ns">NN</abbr>, <abbr title="Frank Cano">FC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1999-Mermet.html">AdaEurope-1999-Mermet</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>System on Chip Specification and Design Languages Standardization (<abbr title="Jean Mermet">JM</abbr>), pp. 371–384.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1999-InoueKM.html">HPCA-1999-InoueKM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs (<abbr title="Koji Inoue">KI</abbr>, <abbr title="Koji Kai">KK</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>), pp. 218–222.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-GhoshDJ.html">DAC-1998-GhoshDJ</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Fast and Low Cost Testing Technique for Core-Based System-on-Chip (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-IsmailFN.html">DAC-1998-IsmailFN</a></dt><dd>Figures of Merit to Characterize the Importance of On-Chip Inductance (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>, <abbr title="José Luis Neves">JLN</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KimCLLPK.html">DAC-1998-KimCLLPK</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Virtual Chip: Making Functional Models Work on Real Target Systems (<abbr title="Namseung Kim">NK</abbr>, <abbr title="Hoon Choi">HC</abbr>, <abbr title="Seungjong Lee">SL</abbr>, <abbr title="Seungwang Lee">SL</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 170–173.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KrauterM.html">DAC-1998-KrauterM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis (<abbr title="Byron Krauter">BK</abbr>, <abbr title="Sharad Mehrotra">SM</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-MassoudMBW.html">DAC-1998-MassoudMBW</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Techniques for Minimizing On-Chip Interconnect Self Inductance (<abbr title="Yehia Massoud">YM</abbr>, <abbr title="Steve S. Majors">SSM</abbr>, <abbr title="Tareq Bustami">TB</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 566–571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NassifDH.html">DAC-1998-NassifDH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor (<abbr title="Nevine Nassif">NN</abbr>, <abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Dale H. Hall">DHH</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-Newton.html">DAC-1998-Newton</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel) (<abbr title="A. Richard Newton">ARN</abbr>), p. 501.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-RaelRA.html">DAC-1998-RaelRA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver (<abbr title="Jacob Rael">JR</abbr>, <abbr title="Ahmadreza Rofougaran">AR</abbr>, <abbr title="Asad A. Abidi">AAA</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-SteeleORH.html">DAC-1998-SteeleORH</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Full-Chip Verification Methods for DSM Power Distribution Systems (<abbr title="Gregory Steele">GS</abbr>, <abbr title="David Overhauser">DO</abbr>, <abbr title="Steffen Rochel">SR</abbr>, <abbr title="Syed Zakir Hussain">SZH</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-Varma.html">DAC-1998-Varma</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>System Chip Test Challenges, Are There Solutions Today? (Panel) (<abbr title="Prab Varma">PV</abbr>), pp. 750–751.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-Zorian.html">DAC-1998-Zorian</a> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>System-Chip Test Strategies (Tutorial) (<abbr title="Yervant Zorian">YZ</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-EpplerFGM.html">DATE-1998-EpplerFGM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>High Speed Neural Network Chip for Trigger Purposes in High Energy Physics (<abbr title="Wolfgang Eppler">WE</abbr>, <abbr title="Thomas Fischer">TF</abbr>, <abbr title="Hartmut Gemmeke">HG</abbr>, <abbr title="A. Menchikov">AM</abbr>), pp. 108–115.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Loore.html">DATE-1998-Loore</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>IP-Based System-on-a-Chip Design (<abbr title="Bart de Loore">BdL</abbr>), p. 290.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Neely.html">DATE-1998-Neely</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Reconfigurable Logic for Systems on a Chip (<abbr title="W. Shields Neely">WSN</abbr>), p. 340.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-StrakaMVS.html">DATE-1998-StrakaMVS</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>A Fully Digital Controlled Off-Chip IDDQ Measurement Unit (<abbr title="B. Straka">BS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>, <abbr title="Jozef Vanneuville">JV</abbr>, <abbr title="M. Svajda">MS</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-SvajdaSM.html">DATE-1998-SvajdaSM</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IOCIMU — An Integrated Off-Chip IDDQ Measurement Unit (<abbr title="M. Svajda">MS</abbr>, <abbr title="B. Straka">BS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), pp. 959–960.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-X.html">DATE-1998-X</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Silicon Debug of Systems-on-Chips, pp. 632–633.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-1998-FujitaRH.html">FM-1998-FujitaRH</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Two Real Formal Verification Experiences: ATM Switch Chip and Parallel Cache Protocol (<abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Sreeranga P. Rajan">SPR</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 281–295.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-1998-GeserK.html">FM-1998-GeserK</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Structured Formal Verification of a Fragment of the IBM S/390 Clock Chip (<abbr title="Alfons Geser">AG</abbr>, <abbr title="Wolfgang Küchlin">WK</abbr>), pp. 92–106.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1998-HammondWO.html">ASPLOS-1998-HammondWO</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Data Speculation Support for a Chip Multiprocessor (<abbr title="Lance Hammond">LH</abbr>, <abbr title="Mark Willey">MW</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 58–69.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1998-KatevenisSS.html">HPCA-1998-KatevenisSS</a></dt><dd>Credit-Flow-Controlled ATM for MP Interconnection: The ATLAS I Single-Chip ATM Switch (<abbr title="Manolis Katevenis">MK</abbr>, <abbr title="Dimitrios N. Serpanos">DNS</abbr>, <abbr title="Emmanuel Spyridakis">ES</abbr>), pp. 47–56.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ChenL.html">DAC-1997-ChenL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design (<abbr title="Howard H. Chen">HHC</abbr>, <abbr title="David D. Ling">DDL</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Dai.html">DAC-1997-Dai</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract) (<abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 717–719.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-AbdullaRK.html">EDTC-1997-AbdullaRK</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A scheme for multiple on-chip signature checking for embedded SRAMs (<abbr title="Mohammed Fadle Abdulla">MFA</abbr>, <abbr title="C. P. Ravikumar">CPR</abbr>, <abbr title="Anshul Kumar">AK</abbr>), p. 625.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-FauraHKCAI.html">EDTC-1997-FauraHKCAI</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A new field programmable system-on-a-chip for mixed signal integration (<abbr title="Julio Faura">JF</abbr>, <abbr title="C. Horton">CH</abbr>, <abbr title="B. Krah">BK</abbr>, <abbr title="Joan Cabestany">JC</abbr>, <abbr title="M. A. Aguirre">MAA</abbr>, <abbr title="Josep Maria Insenser">JMI</abbr>), p. 610.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Gonzalez-TorresMH.html">EDTC-1997-Gonzalez-TorresMH</a> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Full custom chip set for high speed serial communications up to 2.48 Gbit/s (<abbr title="J. Gonzalez-Torres">JGT</abbr>, <abbr title="P. A. Mateos">PAM</abbr>, <abbr title="J. M. Hernandez">JMH</abbr>), p. 614.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-KunduG.html">EDTC-1997-KunduG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Inductance analysis of on-chip interconnects [deep submicron CMOS] (<abbr title="Sandip Kundu">SK</abbr>, <abbr title="Uttam Ghoshal">UG</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LiuS.html">EDTC-1997-LiuS</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Multi-layer chip-level global routing using an efficient graph-based Steiner tree heuristic (<abbr title="Le-Chin Eugene Liu">LCEL</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 311–318.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-RenovellAB.html">EDTC-1997-RenovellAB</a></dt><dd>On-chip analog output response compaction (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 568–572.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SvajdaSM.html">EDTC-1997-SvajdaSM</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A monolithic off-chip IDDQ monitor (<abbr title="M. Svajda">MS</abbr>, <abbr title="B. Straka">BS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), p. 629.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChengTDRK.html">DAC-1996-ChengTDRK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips (<abbr title="Yi-Kan Cheng">YKC</abbr>, <abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 548–551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DesaiCJ.html">DAC-1996-DesaiCJ</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Sizing of Clock Distribution Networks for High Performance CPU Chips (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Radenko Cvijetic">RC</abbr>, <abbr title="James Jensen">JJ</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1996-GabrielliGM.html">SAC-1996-GabrielliGM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>VLSI design of a fuzzy chip that processes 2-4 inputs every 160-320 ns whichever is the fuzzy system (<abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Massimo Masetti">MM</abbr>), pp. 590–594.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1996-OlukotunNHWC.html">ASPLOS-1996-OlukotunNHWC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Case for a Single-Chip Multiprocessor (<abbr title="Kunle Olukotun">KO</abbr>, <abbr title="Basem A. Nayfeh">BAN</abbr>, <abbr title="Lance Hammond">LH</abbr>, <abbr title="Kenneth G. Wilson">KGW</abbr>, <abbr title="Kunyung Chang">KC</abbr>), pp. 2–11.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-TakahashiTKS.html">HPCA-1996-TakahashiTKS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor (<abbr title="Masafumi Takahashi">MT</abbr>, <abbr title="Hiroyuki Takano">HT</abbr>, <abbr title="Emi Kaneko">EK</abbr>, <abbr title="Seigo Suzuki">SS</abbr>), pp. 314–322.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-KumblaJB.html">SAC-1995-KumblaJB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Implementation of fuzzy logic and neural networks control algorithm using a digital signal processing chip (<abbr title="Kishan Kumar Kumbla">KKK</abbr>, <abbr title="Mohammad Jamshidi">MJ</abbr>, <abbr title="Jorge Benitez-Read">JBR</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-GuptaCDP.html">DAC-1994-GuptaCDP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Experience with Image Compression Chip Design using Unified System Construction Tools (<abbr title="Pravil Gupta">PG</abbr>, <abbr title="Chih-Tung Chen">CTC</abbr>, <abbr title="J. C. DeSouza-Batista">JCDB</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-LanZG.html">DAC-1994-LanZG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Placement and Routing for a Field Programmable Multi-Chip Module (<abbr title="Sanko Lan">SL</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Abbas El Gamal">AEG</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-ChenYF.html">EDAC-1994-ChenYF</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Bug Identification of a Real Chip Design by Symbolic Model Checking (<abbr title="Ben Chen">BC</abbr>, <abbr title="Michihiro Yamazaki">MY</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 132–136.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Saucier.html">EDAC-1994-Saucier</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Design of a Digital Neural Chip: Application to Optical Character Recognition by Neural Network (<abbr title="D. Jacquet">DJ</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 256–260.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-DaoMHOM.html">DAC-1993-DaoMHOM</a></dt><dd>A Compaction Method for Full Chip VLSI Layouts (<abbr title="Joseph Dao">JD</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>, <abbr title="Tsuneo Hamai">TH</abbr>, <abbr title="Chusei Ogawa">CO</abbr>, <abbr title="Shojiro Mori">SM</abbr>), pp. 407–412.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1993-BisdorffL.html">ICLP-1993-BisdorffL</a> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Industrial Disposing Problem Solved in CHIP (<abbr title="Raymond Bisdorff">RB</abbr>, <abbr title="Sophie Laurent">SL</abbr>), p. 831.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPS-1993-BoizumaultDP.html">ILPS-1993-BoizumaultDP</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Solving a real life exams problem using CHIP (<abbr title="Patrice Boizumault">PB</abbr>, <abbr title="Yan Delon">YD</abbr>, <abbr title="Laurent Péridy">LP</abbr>), p. 661.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Gebotys.html">DAC-1992-Gebotys</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Scheduling and Allocation of Embedded VLSI Chips (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 116–119.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-HungP.html">DAC-1992-HungP</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis with Pin Constraints for Multiple-Chip Designs (<abbr title="Yung-Hua Hung">YHH</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 231–234.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ShihKT.html">DAC-1992-ShihKT</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Performance-Driven System Partitioning on Multi-Chip Modules (<abbr title="Minshine Shih">MS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 53–56.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-EnbodyLT.html">DAC-1991-EnbodyLT</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Routing the 3-D Chip (<abbr title="Richard J. Enbody">RJE</abbr>, <abbr title="Gary Lynn">GL</abbr>, <abbr title="Kwee Heong Tan">KHT</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-DurisG.html">ICALP-1991-DurisG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>On the Power of Multiple Reads in a Chip (<abbr title="Pavol Duris">PD</abbr>, <abbr title="Zvi Galil">ZG</abbr>), pp. 697–706.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1991-AggounB.html">ICLP-1991-AggounB</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Overview of the CHIP Compiler System (<abbr title="Abderrahmane Aggoun">AA</abbr>, <abbr title="Nicolas Beldiceanu">NB</abbr>), pp. 775–789.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ChatterjeeH.html">DAC-1990-ChatterjeeH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing (<abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Richard I. Hartley">RIH</abbr>), pp. 36–39.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Ito.html">DAC-1990-Ito</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic Incorporation of On-Chip Testability Circuits (<abbr title="Noriyuki Ito">NI</abbr>), pp. 529–534.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Wang.html">DAC-1990-Wang</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Pad Placement and Ring Routing for Custom Chip Layout (<abbr title="Deborah C. Wang">DCW</abbr>), pp. 193–199.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../ALP-1990-SimonisD.html">ALP-1990-SimonisD</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Propositional Calculus Problems in CHIP (<abbr title="Helmut Simonis">HS</abbr>, <abbr title="Mehmet Dincbas">MD</abbr>), pp. 189–203.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-BruceMH.html">DAC-1989-BruceMH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi Chip Modules (<abbr title="R. H. Bruce">RHB</abbr>, <abbr title="W. P. Meuli">WPM</abbr>, <abbr title="J. Ho">JH</abbr>), pp. 389–393.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LukD.html">DAC-1989-LukD</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Multi-Stack Optimization for Data-Path Chip (Microprocessor) Layout (<abbr title="Wing K. Luk">WKL</abbr>, <abbr title="Alvar A. Dean">AAD</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BaileyS.html">DAC-1988-BaileyS</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>An Empirical Study of On-chip Parallelism (<abbr title="Mary L. Bailey">MLB</abbr>, <abbr title="Lawrence Snyder">LS</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BergstraesserGHW.html">DAC-1988-BergstraesserGHW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture (<abbr title="Thomas Bergstraesser">TB</abbr>, <abbr title="Jürgen Gessner">JG</abbr>, <abbr title="Karlheinz Hafner">KH</abbr>, <abbr title="Stefan Wallstab">SW</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChaoG.html">DAC-1988-ChaoG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Micro-operation Perturbations in Chip Level Fault Modeling (<abbr title="Chien-Hung Chao">CHC</abbr>, <abbr title="F. Gail Gray">FGG</abbr>), pp. 579–582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-GedyeK.html">DAC-1988-GedyeK</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Browsing in Chip Design Database (<abbr title="David Gedye">DG</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-NarendranS.html">DAC-1988-NarendranS</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of the Sobel Image Processing Chip (<abbr title="Paliath Narendran">PN</abbr>, <abbr title="Jonathan Stillman">JS</abbr>), pp. 211–217.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Sechen.html">DAC-1988-Sechen</a> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing (<abbr title="Carl Sechen">CS</abbr>), pp. 73–80.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-1988-DincbasHSAH.html">CADE-1988-DincbasHSAH</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>The CHIP System: Constraint Handling In Prolog (<abbr title="Mehmet Dincbas">MD</abbr>, <abbr title="Pascal Van Hentenryck">PVH</abbr>, <abbr title="Helmut Simonis">HS</abbr>, <abbr title="Abderrahmane Aggoun">AA</abbr>, <abbr title="Alexander Herold">AH</abbr>), pp. 774–775.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1987-MukherjeeB.html">SIGIR-1987-MukherjeeB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>A VLSI Chip for Efficient Transmission and Retrieval of Information (<abbr title="Amar Mukherjee">AM</abbr>, <abbr title="Mostafa A. Bassiouni">MAB</abbr>), pp. 208–216.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-BarclayA.html">DAC-1986-BarclayA</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A heuristic chip-level test generation algorithm (<abbr title="Daniel S. Barclay">DSB</abbr>, <abbr title="James R. Armstrong">JRA</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-HaugeY.html">DAC-1986-HaugeY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Vanguard: a chip physical design system (<abbr title="Peter S. Hauge">PSH</abbr>, <abbr title="Ellen J. Yoffa">EJY</abbr>), pp. 440–446.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-LukTW.html">DAC-1986-LukTW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Hierarchial global wiring for custom chip design (<abbr title="W. K. Luk">WKL</abbr>, <abbr title="Donald T. Tang">DTT</abbr>, <abbr title="C. K. Wong">CKW</abbr>), pp. 481–489.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-PutatundaSMC.html">DAC-1986-PutatundaSMC</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HAPPI: a chip compiler based on double-level-metal technology (<abbr title="Rathin Putatunda">RP</abbr>, <abbr title="David Smith">DS</abbr>, <abbr title="Stephen McNeary">SM</abbr>, <abbr title="James Crabbe">JC</abbr>), pp. 736–743.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Wolf.html">DAC-1986-Wolf</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An object-oriented, procedural database for VLSI chip planning (<abbr title="Wayne Wolf">WW</abbr>), pp. 744–751.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-Ramsdell.html">LFP-1986-Ramsdell</a></dt><dd>The CURRY Chip (<abbr title="John D. Ramsdell">JDR</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-AnwayFR.html">DAC-1985-AnwayFR</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>PLINT layout system for VLSI chips (<abbr title="Hart Anway">HA</abbr>, <abbr title="Greg Farnham">GF</abbr>, <abbr title="Rebecca Reid">RR</abbr>), pp. 449–452.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DasguptaGRWW.html">DAC-1984-DasguptaGRWW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Chip partitioning aid: A design technique for partitionability and testability in VLSI (<abbr title="Subrata Dasgupta">SD</abbr>, <abbr title="M. C. Graf">MCG</abbr>, <abbr title="Robert A. Rasmussen">RAR</abbr>, <abbr title="Ron G. Walther">RGW</abbr>, <abbr title="Tom W. Williams">TWW</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DunlopADJKW.html">DAC-1984-DunlopADJKW</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Chip layout optimization using critical path weighting (<abbr title="Alfred E. Dunlop">AED</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="David N. Deutsch">DND</abbr>, <abbr title="M. F. Jukl">MFJ</abbr>, <abbr title="Patrick Kozak">PK</abbr>, <abbr title="Manfred Wiesel">MW</abbr>), pp. 133–136.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DussaultLT.html">DAC-1984-DussaultLT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A high level synthesis tool for MOS chip design (<abbr title="Jean-Pierre Dussault">JPD</abbr>, <abbr title="Chi-Chang Liaw">CCL</abbr>, <abbr title="Michael M. Tong">MMT</abbr>), pp. 308–314.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Freund.html">DAC-1984-Freund</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Managing a large volume of design/manufacturing/test data in a chip and module factory (<abbr title="Vincent J. Freund Jr.">VJFJ</abbr>), pp. 447–451.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-RaoRZ.html">DAC-1984-RaoRZ</a></dt><dd>Spider, a chip planner for ISL technology (<abbr title="Prakash Rao">PR</abbr>, <abbr title="R. Ramnarayan">RR</abbr>, <abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 665–666.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SchnurmannVP.html">DAC-1984-SchnurmannVP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An automated system for testing LSI memory chips (<abbr title="H. D. Schnurmann">HDS</abbr>, <abbr title="L. J. Vidunas">LJV</abbr>, <abbr title="R. M. Peters">RMP</abbr>), pp. 454–458.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Trimberger.html">DAC-1984-Trimberger</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>VTIcompose — a powerful graphical chip assembly tool (<abbr title="Stephen Trimberger">ST</abbr>), pp. 697–698.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-AhdootAC.html">DAC-1983-AhdootAC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>IBM FSD VLSI chip design methodology (<abbr title="K. Ahdoot">KA</abbr>, <abbr title="Rita R. Alvarodiaz">RRA</abbr>, <abbr title="L. Crawley">LC</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-GranackiP.html">DAC-1983-GranackiP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The effect of register-transfer design tradeoffs on chip area and performance (<abbr title="John J. Granacki">JJG</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-KatzW.html">DAC-1983-KatzW</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span></dt><dd>Chip assemblers: Concepts and capabilities (<abbr title="Randy H. Katz">RHK</abbr>, <abbr title="Shlomo Weiss">SW</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Moulton.html">DAC-1983-Moulton</a></dt><dd>Laying the power and ground wires on a VLSI chip (<abbr title="Anderew S. Moulton">ASM</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-AdachiKNS.html">DAC-1982-AdachiKNS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Hierarchical top-down layout design method for VLSI chip (<abbr title="Tohru Adachi">TA</abbr>, <abbr title="Hitoshi Kitazawa">HK</abbr>, <abbr title="Mitsuyoshi Nagatani">MN</abbr>, <abbr title="Tsuneta Sudo">TS</abbr>), pp. 785–791.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-GoelM.html">DAC-1982-GoelM</a></dt><dd>Electronic Chip-in-Place Test (<abbr title="Prabhakar Goel">PG</abbr>, <abbr title="M. T. McMahon">MTM</abbr>), pp. 482–488.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-KangKL.html">DAC-1982-KangKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design (<abbr title="Sung-Mo Kang">SMK</abbr>, <abbr title="Robert H. Krambeck">RHK</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Putatunda.html">DAC-1982-Putatunda</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips (<abbr title="Rathin Putatunda">RP</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-TrimbergerR.html">DAC-1982-TrimbergerR</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Riot — a simple graphical chip assembly tool (<abbr title="Stephen Trimberger">ST</abbr>, <abbr title="James A. Rowson">JAR</abbr>), pp. 371–376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-FusaokaH.html">ASPLOS-1982-FusaokaH</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Compiler Chip: A Hardware Implementation of Compiler (<abbr title="Akira Fusaoka">AF</abbr>, <abbr title="Masaharu Hirayama">MH</abbr>), pp. 92–95.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-BrentK.html">STOC-1980-BrentK</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>The Chip Complexity of Binary Arithmetic (<abbr title="Richard P. Brent">RPB</abbr>, <abbr title="H. T. Kung">HTK</abbr>), pp. 190–200.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-LallierJ.html">DAC-1979-LallierJ</a></dt><dd>A new circuit placement program for FET chips (<abbr title="K. W. Lallier">KWL</abbr>, <abbr title="R. K. Jackson">RKJ</abbr>), pp. 109–113.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-WangB.html">DAC-1979-WangB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>A software system for Automated Placement And Wiring of LSI chips (<abbr title="Pao-Tsin Wang">PTW</abbr>, <abbr title="Paul Bassett">PB</abbr>), pp. 327–329.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-KoppelSP.html">DAC-1978-KoppelSP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A high performance delay calculation software system for MOSFET digital logic chips (<abbr title="Ants Koppel">AK</abbr>, <abbr title="Siddharth Shah">SS</abbr>, <abbr title="Prem Puri">PP</abbr>), pp. 405–417.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-AguleLRS.html">DAC-1977-AguleLRS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An experimental system for power/timing optimization of LSI chips (<abbr title="Barbara J. Agule">BJA</abbr>, <abbr title="Jean Davies Lesser">JDL</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>, <abbr title="Peter K. Wolff Sr.">PKWS</abbr>), pp. 147–152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-ChenFKNS.html">DAC-1977-ChenFKNS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The chip layout problem: An automatic wiring procedure (<abbr title="K. A. Chen">KAC</abbr>, <abbr title="Michael Feuer">MF</abbr>, <abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Ning Nan">NN</abbr>, <abbr title="S. Schmidt">SS</abbr>), pp. 298–302.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-KhokhaniP.html">DAC-1977-KhokhaniP</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The chip layout problem: A placement procedure for lsi (<abbr title="K. H. Khokhani">KHK</abbr>, <abbr title="Arvind M. Patel">AMP</abbr>), pp. 291–297.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-Wang.html">DAC-1974-Wang</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A partitioning technique for LSI chips including a bunching algorithm (<abbr title="Pao Tsin Wang">PTW</abbr>), p. 91.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-Farlow.html">DAC-1970-Farlow</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Machine aids to the design of ceramic substrates containing integrated circuit chips (<abbr title="Colon W. Farlow">CWF</abbr>), pp. 274–285.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1970-Spitalny.html">DAC-1970-Spitalny</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Designing a system on a chip (<abbr title="Arnold Spitalny">AS</abbr>), pp. 336–345.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>