{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 15:46:25 2018 " "Info: Processing started: Sat Apr 14 15:46:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Banco_reg:BancoDeRegistradores\|Reg12\[0\] register Banco_reg:BancoDeRegistradores\|Reg2\[31\] 33.94 MHz 29.46 ns Internal " "Info: Clock \"clock\" has Internal fmax of 33.94 MHz between source register \"Banco_reg:BancoDeRegistradores\|Reg12\[0\]\" and destination register \"Banco_reg:BancoDeRegistradores\|Reg2\[31\]\" (period= 29.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.254 ns + Longest register register " "Info: + Longest register to register delay is 29.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Banco_reg:BancoDeRegistradores\|Reg12\[0\] 1 REG LCFF_X52_Y27_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg12\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.178 ns) 1.416 ns Banco_reg:BancoDeRegistradores\|Mux63~12 2 COMB LCCOMB_X48_Y29_N6 1 " "Info: 2: + IC(1.238 ns) + CELL(0.178 ns) = 1.416 ns; Loc. = LCCOMB_X48_Y29_N6; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] Banco_reg:BancoDeRegistradores|Mux63~12 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.178 ns) 2.838 ns Banco_reg:BancoDeRegistradores\|Mux63~13 3 COMB LCCOMB_X52_Y25_N2 1 " "Info: 3: + IC(1.244 ns) + CELL(0.178 ns) = 2.838 ns; Loc. = LCCOMB_X52_Y25_N2; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Banco_reg:BancoDeRegistradores|Mux63~12 Banco_reg:BancoDeRegistradores|Mux63~13 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 3.907 ns Banco_reg:BancoDeRegistradores\|Mux63~16 4 COMB LCCOMB_X51_Y27_N26 1 " "Info: 4: + IC(0.891 ns) + CELL(0.178 ns) = 3.907 ns; Loc. = LCCOMB_X51_Y27_N26; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Banco_reg:BancoDeRegistradores|Mux63~13 Banco_reg:BancoDeRegistradores|Mux63~16 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 4.379 ns Banco_reg:BancoDeRegistradores\|Mux63~19 5 COMB LCCOMB_X51_Y27_N20 1 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 4.379 ns; Loc. = LCCOMB_X51_Y27_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Banco_reg:BancoDeRegistradores|Mux63~16 Banco_reg:BancoDeRegistradores|Mux63~19 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.178 ns) 5.660 ns Banco_reg:BancoDeRegistradores\|Mux63~20 6 COMB LCCOMB_X56_Y27_N20 4 " "Info: 6: + IC(1.103 ns) + CELL(0.178 ns) = 5.660 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 4; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { Banco_reg:BancoDeRegistradores|Mux63~19 Banco_reg:BancoDeRegistradores|Mux63~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.178 ns) 7.021 ns Ula32:ULA\|Mux63~0 7 COMB LCCOMB_X54_Y28_N30 3 " "Info: 7: + IC(1.183 ns) + CELL(0.178 ns) = 7.021 ns; Loc. = LCCOMB_X54_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux63~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.178 ns) 7.688 ns Ula32:ULA\|carry_temp\[1\]~0 8 COMB LCCOMB_X53_Y28_N26 3 " "Info: 8: + IC(0.489 ns) + CELL(0.178 ns) = 7.688 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 8.173 ns Ula32:ULA\|carry_temp\[3\]~2 9 COMB LCCOMB_X53_Y28_N12 1 " "Info: 9: + IC(0.307 ns) + CELL(0.178 ns) = 8.173 ns; Loc. = LCCOMB_X53_Y28_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Ula32:ULA|carry_temp[1]~0 Ula32:ULA|carry_temp[3]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 8.650 ns Ula32:ULA\|carry_temp\[3\]~3 10 COMB LCCOMB_X53_Y28_N22 3 " "Info: 10: + IC(0.299 ns) + CELL(0.178 ns) = 8.650 ns; Loc. = LCCOMB_X53_Y28_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:ULA|carry_temp[3]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 9.129 ns Ula32:ULA\|carry_temp\[5\]~4 11 COMB LCCOMB_X53_Y28_N24 1 " "Info: 11: + IC(0.301 ns) + CELL(0.178 ns) = 9.129 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.319 ns) 9.751 ns Ula32:ULA\|carry_temp\[5\]~5 12 COMB LCCOMB_X53_Y28_N10 3 " "Info: 12: + IC(0.303 ns) + CELL(0.319 ns) = 9.751 ns; Loc. = LCCOMB_X53_Y28_N10; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[5]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 10.241 ns Ula32:ULA\|carry_temp\[6\]~6 13 COMB LCCOMB_X53_Y28_N20 2 " "Info: 13: + IC(0.312 ns) + CELL(0.178 ns) = 10.241 ns; Loc. = LCCOMB_X53_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:ULA|carry_temp[5]~5 Ula32:ULA|carry_temp[6]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 10.876 ns Ula32:ULA\|carry_temp\[7\]~8 14 COMB LCCOMB_X53_Y28_N0 3 " "Info: 14: + IC(0.313 ns) + CELL(0.322 ns) = 10.876 ns; Loc. = LCCOMB_X53_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ULA|carry_temp[6]~6 Ula32:ULA|carry_temp[7]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 11.359 ns Ula32:ULA\|carry_temp\[8\]~10 15 COMB LCCOMB_X53_Y28_N4 2 " "Info: 15: + IC(0.305 ns) + CELL(0.178 ns) = 11.359 ns; Loc. = LCCOMB_X53_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Ula32:ULA|carry_temp[7]~8 Ula32:ULA|carry_temp[8]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 11.987 ns Ula32:ULA\|carry_temp\[9\]~11 16 COMB LCCOMB_X53_Y28_N30 3 " "Info: 16: + IC(0.306 ns) + CELL(0.322 ns) = 11.987 ns; Loc. = LCCOMB_X53_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { Ula32:ULA|carry_temp[8]~10 Ula32:ULA|carry_temp[9]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 12.476 ns Ula32:ULA\|carry_temp\[10\]~12 17 COMB LCCOMB_X53_Y28_N16 2 " "Info: 17: + IC(0.311 ns) + CELL(0.178 ns) = 12.476 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Ula32:ULA|carry_temp[9]~11 Ula32:ULA|carry_temp[10]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 13.108 ns Ula32:ULA\|carry_temp\[11\]~14 18 COMB LCCOMB_X53_Y28_N28 3 " "Info: 18: + IC(0.310 ns) + CELL(0.322 ns) = 13.108 ns; Loc. = LCCOMB_X53_Y28_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Ula32:ULA|carry_temp[10]~12 Ula32:ULA|carry_temp[11]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 14.177 ns Ula32:ULA\|carry_temp\[12\]~15 19 COMB LCCOMB_X54_Y26_N24 2 " "Info: 19: + IC(0.891 ns) + CELL(0.178 ns) = 14.177 ns; Loc. = LCCOMB_X54_Y26_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Ula32:ULA|carry_temp[11]~14 Ula32:ULA|carry_temp[12]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 14.808 ns Ula32:ULA\|carry_temp\[13\]~17 20 COMB LCCOMB_X54_Y26_N26 3 " "Info: 20: + IC(0.309 ns) + CELL(0.322 ns) = 14.808 ns; Loc. = LCCOMB_X54_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Ula32:ULA|carry_temp[12]~15 Ula32:ULA|carry_temp[13]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 15.301 ns Ula32:ULA\|carry_temp\[14\]~18 21 COMB LCCOMB_X54_Y26_N4 2 " "Info: 21: + IC(0.315 ns) + CELL(0.178 ns) = 15.301 ns; Loc. = LCCOMB_X54_Y26_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { Ula32:ULA|carry_temp[13]~17 Ula32:ULA|carry_temp[14]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 15.935 ns Ula32:ULA\|carry_temp\[15\]~20 22 COMB LCCOMB_X54_Y26_N0 3 " "Info: 22: + IC(0.312 ns) + CELL(0.322 ns) = 15.935 ns; Loc. = LCCOMB_X54_Y26_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:ULA|carry_temp[14]~18 Ula32:ULA|carry_temp[15]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 16.408 ns Ula32:ULA\|carry_temp\[17\]~22 23 COMB LCCOMB_X54_Y26_N2 1 " "Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 16.408 ns; Loc. = LCCOMB_X54_Y26_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Ula32:ULA|carry_temp[15]~20 Ula32:ULA|carry_temp[17]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 16.887 ns Ula32:ULA\|carry_temp\[17\]~23 24 COMB LCCOMB_X54_Y26_N28 3 " "Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 16.887 ns; Loc. = LCCOMB_X54_Y26_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[17]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 17.379 ns Ula32:ULA\|carry_temp\[18\]~25 25 COMB LCCOMB_X54_Y26_N16 2 " "Info: 25: + IC(0.314 ns) + CELL(0.178 ns) = 17.379 ns; Loc. = LCCOMB_X54_Y26_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Ula32:ULA|carry_temp[17]~23 Ula32:ULA|carry_temp[18]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 18.009 ns Ula32:ULA\|carry_temp\[19\]~26 26 COMB LCCOMB_X54_Y26_N18 3 " "Info: 26: + IC(0.308 ns) + CELL(0.322 ns) = 18.009 ns; Loc. = LCCOMB_X54_Y26_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Ula32:ULA|carry_temp[18]~25 Ula32:ULA|carry_temp[19]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 18.499 ns Ula32:ULA\|carry_temp\[20\]~28 27 COMB LCCOMB_X54_Y26_N14 2 " "Info: 27: + IC(0.312 ns) + CELL(0.178 ns) = 18.499 ns; Loc. = LCCOMB_X54_Y26_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:ULA|carry_temp[19]~26 Ula32:ULA|carry_temp[20]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 19.134 ns Ula32:ULA\|carry_temp\[21\]~29 28 COMB LCCOMB_X54_Y26_N8 3 " "Info: 28: + IC(0.313 ns) + CELL(0.322 ns) = 19.134 ns; Loc. = LCCOMB_X54_Y26_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.322 ns) 19.775 ns Ula32:ULA\|carry_temp\[22\]~31 29 COMB LCCOMB_X54_Y26_N20 2 " "Info: 29: + IC(0.319 ns) + CELL(0.322 ns) = 19.775 ns; Loc. = LCCOMB_X54_Y26_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 20.409 ns Ula32:ULA\|carry_temp\[23\]~32 30 COMB LCCOMB_X54_Y26_N6 3 " "Info: 30: + IC(0.312 ns) + CELL(0.322 ns) = 20.409 ns; Loc. = LCCOMB_X54_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.178 ns) 21.986 ns Ula32:ULA\|carry_temp\[24\]~34 31 COMB LCCOMB_X45_Y26_N28 2 " "Info: 31: + IC(1.399 ns) + CELL(0.178 ns) = 21.986 ns; Loc. = LCCOMB_X45_Y26_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 22.813 ns Ula32:ULA\|carry_temp\[25\]~35 32 COMB LCCOMB_X45_Y26_N30 3 " "Info: 32: + IC(0.306 ns) + CELL(0.521 ns) = 22.813 ns; Loc. = LCCOMB_X45_Y26_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Ula32:ULA|carry_temp[24]~34 Ula32:ULA|carry_temp[25]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 23.297 ns Ula32:ULA\|carry_temp\[26\]~36 33 COMB LCCOMB_X45_Y26_N8 2 " "Info: 33: + IC(0.306 ns) + CELL(0.178 ns) = 23.297 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { Ula32:ULA|carry_temp[25]~35 Ula32:ULA|carry_temp[26]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 23.921 ns Ula32:ULA\|carry_temp\[27\]~38 34 COMB LCCOMB_X45_Y26_N22 3 " "Info: 34: + IC(0.302 ns) + CELL(0.322 ns) = 23.921 ns; Loc. = LCCOMB_X45_Y26_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:ULA|carry_temp[26]~36 Ula32:ULA|carry_temp[27]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 24.411 ns Ula32:ULA\|carry_temp\[29\]~40 35 COMB LCCOMB_X45_Y26_N2 1 " "Info: 35: + IC(0.312 ns) + CELL(0.178 ns) = 24.411 ns; Loc. = LCCOMB_X45_Y26_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:ULA|carry_temp[27]~38 Ula32:ULA|carry_temp[29]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 24.893 ns Ula32:ULA\|carry_temp\[29\]~41 36 COMB LCCOMB_X45_Y26_N12 2 " "Info: 36: + IC(0.304 ns) + CELL(0.178 ns) = 24.893 ns; Loc. = LCCOMB_X45_Y26_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:ULA|carry_temp[29]~40 Ula32:ULA|carry_temp[29]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 25.377 ns Ula32:ULA\|carry_temp\[30\]~42 37 COMB LCCOMB_X45_Y26_N6 1 " "Info: 37: + IC(0.306 ns) + CELL(0.178 ns) = 25.377 ns; Loc. = LCCOMB_X45_Y26_N6; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[30\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { Ula32:ULA|carry_temp[29]~41 Ula32:ULA|carry_temp[30]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 25.858 ns Ula32:ULA\|Mux0~0 38 COMB LCCOMB_X45_Y26_N14 3 " "Info: 38: + IC(0.303 ns) + CELL(0.178 ns) = 25.858 ns; Loc. = LCCOMB_X45_Y26_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:ULA|carry_temp[30]~42 Ula32:ULA|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.178 ns) 27.496 ns mux2entradas32bits_real:DadoASerEscritoSelection\|saidaMux\[31\]~31 39 COMB LCCOMB_X50_Y28_N26 33 " "Info: 39: + IC(1.460 ns) + CELL(0.178 ns) = 27.496 ns; Loc. = LCCOMB_X50_Y28_N26; Fanout = 33; COMB Node = 'mux2entradas32bits_real:DadoASerEscritoSelection\|saidaMux\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { Ula32:ULA|Mux0~0 mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/vlma/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.413 ns) 29.254 ns Banco_reg:BancoDeRegistradores\|Reg2\[31\] 40 REG LCFF_X48_Y25_N17 2 " "Info: 40: + IC(1.345 ns) + CELL(0.413 ns) = 29.254 ns; Loc. = LCFF_X48_Y25_N17; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg2\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31 Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.101 ns ( 31.11 % ) " "Info: Total cell delay = 9.101 ns ( 31.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.153 ns ( 68.89 % ) " "Info: Total interconnect delay = 20.153 ns ( 68.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.254 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] Banco_reg:BancoDeRegistradores|Mux63~12 Banco_reg:BancoDeRegistradores|Mux63~13 Banco_reg:BancoDeRegistradores|Mux63~16 Banco_reg:BancoDeRegistradores|Mux63~19 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~0 Ula32:ULA|carry_temp[3]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[5]~5 Ula32:ULA|carry_temp[6]~6 Ula32:ULA|carry_temp[7]~8 Ula32:ULA|carry_temp[8]~10 Ula32:ULA|carry_temp[9]~11 Ula32:ULA|carry_temp[10]~12 Ula32:ULA|carry_temp[11]~14 Ula32:ULA|carry_temp[12]~15 Ula32:ULA|carry_temp[13]~17 Ula32:ULA|carry_temp[14]~18 Ula32:ULA|carry_temp[15]~20 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[17]~23 Ula32:ULA|carry_temp[18]~25 Ula32:ULA|carry_temp[19]~26 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~34 Ula32:ULA|carry_temp[25]~35 Ula32:ULA|carry_temp[26]~36 Ula32:ULA|carry_temp[27]~38 Ula32:ULA|carry_temp[29]~40 Ula32:ULA|carry_temp[29]~41 Ula32:ULA|carry_temp[30]~42 Ula32:ULA|Mux0~0 mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31 Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.254 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] {} Banco_reg:BancoDeRegistradores|Mux63~12 {} Banco_reg:BancoDeRegistradores|Mux63~13 {} Banco_reg:BancoDeRegistradores|Mux63~16 {} Banco_reg:BancoDeRegistradores|Mux63~19 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~0 {} Ula32:ULA|carry_temp[3]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[5]~5 {} Ula32:ULA|carry_temp[6]~6 {} Ula32:ULA|carry_temp[7]~8 {} Ula32:ULA|carry_temp[8]~10 {} Ula32:ULA|carry_temp[9]~11 {} Ula32:ULA|carry_temp[10]~12 {} Ula32:ULA|carry_temp[11]~14 {} Ula32:ULA|carry_temp[12]~15 {} Ula32:ULA|carry_temp[13]~17 {} Ula32:ULA|carry_temp[14]~18 {} Ula32:ULA|carry_temp[15]~20 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[17]~23 {} Ula32:ULA|carry_temp[18]~25 {} Ula32:ULA|carry_temp[19]~26 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~34 {} Ula32:ULA|carry_temp[25]~35 {} Ula32:ULA|carry_temp[26]~36 {} Ula32:ULA|carry_temp[27]~38 {} Ula32:ULA|carry_temp[29]~40 {} Ula32:ULA|carry_temp[29]~41 {} Ula32:ULA|carry_temp[30]~42 {} Ula32:ULA|Mux0~0 {} mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31 {} Banco_reg:BancoDeRegistradores|Reg2[31] {} } { 0.000ns 1.238ns 1.244ns 0.891ns 0.294ns 1.103ns 1.183ns 0.489ns 0.307ns 0.299ns 0.301ns 0.303ns 0.312ns 0.313ns 0.305ns 0.306ns 0.311ns 0.310ns 0.891ns 0.309ns 0.315ns 0.312ns 0.295ns 0.301ns 0.314ns 0.308ns 0.312ns 0.313ns 0.319ns 0.312ns 1.399ns 0.306ns 0.306ns 0.302ns 0.312ns 0.304ns 0.306ns 0.303ns 1.460ns 1.345ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.319ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.322ns 0.322ns 0.178ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.033 ns - Smallest " "Info: - Smallest clock skew is 0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.109 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 1353 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.602 ns) 3.109 ns Banco_reg:BancoDeRegistradores\|Reg2\[31\] 3 REG LCFF_X48_Y25_N17 2 " "Info: 3: + IC(1.357 ns) + CELL(0.602 ns) = 3.109 ns; Loc. = LCFF_X48_Y25_N17; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg2\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { clock~clkctrl Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.36 % ) " "Info: Total cell delay = 1.628 ns ( 52.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 47.64 % ) " "Info: Total interconnect delay = 1.481 ns ( 47.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg2[31] {} } { 0.000ns 0.000ns 0.124ns 1.357ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.076 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 1353 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.602 ns) 3.076 ns Banco_reg:BancoDeRegistradores\|Reg12\[0\] 3 REG LCFF_X52_Y27_N1 2 " "Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg12\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.93 % ) " "Info: Total cell delay = 1.628 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.448 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg12[0] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg2[31] {} } { 0.000ns 0.000ns 0.124ns 1.357ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg12[0] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.254 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] Banco_reg:BancoDeRegistradores|Mux63~12 Banco_reg:BancoDeRegistradores|Mux63~13 Banco_reg:BancoDeRegistradores|Mux63~16 Banco_reg:BancoDeRegistradores|Mux63~19 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~0 Ula32:ULA|carry_temp[3]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[5]~5 Ula32:ULA|carry_temp[6]~6 Ula32:ULA|carry_temp[7]~8 Ula32:ULA|carry_temp[8]~10 Ula32:ULA|carry_temp[9]~11 Ula32:ULA|carry_temp[10]~12 Ula32:ULA|carry_temp[11]~14 Ula32:ULA|carry_temp[12]~15 Ula32:ULA|carry_temp[13]~17 Ula32:ULA|carry_temp[14]~18 Ula32:ULA|carry_temp[15]~20 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[17]~23 Ula32:ULA|carry_temp[18]~25 Ula32:ULA|carry_temp[19]~26 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~34 Ula32:ULA|carry_temp[25]~35 Ula32:ULA|carry_temp[26]~36 Ula32:ULA|carry_temp[27]~38 Ula32:ULA|carry_temp[29]~40 Ula32:ULA|carry_temp[29]~41 Ula32:ULA|carry_temp[30]~42 Ula32:ULA|Mux0~0 mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31 Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.254 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] {} Banco_reg:BancoDeRegistradores|Mux63~12 {} Banco_reg:BancoDeRegistradores|Mux63~13 {} Banco_reg:BancoDeRegistradores|Mux63~16 {} Banco_reg:BancoDeRegistradores|Mux63~19 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~0 {} Ula32:ULA|carry_temp[3]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[5]~5 {} Ula32:ULA|carry_temp[6]~6 {} Ula32:ULA|carry_temp[7]~8 {} Ula32:ULA|carry_temp[8]~10 {} Ula32:ULA|carry_temp[9]~11 {} Ula32:ULA|carry_temp[10]~12 {} Ula32:ULA|carry_temp[11]~14 {} Ula32:ULA|carry_temp[12]~15 {} Ula32:ULA|carry_temp[13]~17 {} Ula32:ULA|carry_temp[14]~18 {} Ula32:ULA|carry_temp[15]~20 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[17]~23 {} Ula32:ULA|carry_temp[18]~25 {} Ula32:ULA|carry_temp[19]~26 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~34 {} Ula32:ULA|carry_temp[25]~35 {} Ula32:ULA|carry_temp[26]~36 {} Ula32:ULA|carry_temp[27]~38 {} Ula32:ULA|carry_temp[29]~40 {} Ula32:ULA|carry_temp[29]~41 {} Ula32:ULA|carry_temp[30]~42 {} Ula32:ULA|Mux0~0 {} mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31 {} Banco_reg:BancoDeRegistradores|Reg2[31] {} } { 0.000ns 1.238ns 1.244ns 0.891ns 0.294ns 1.103ns 1.183ns 0.489ns 0.307ns 0.299ns 0.301ns 0.303ns 0.312ns 0.313ns 0.305ns 0.306ns 0.311ns 0.310ns 0.891ns 0.309ns 0.315ns 0.312ns 0.295ns 0.301ns 0.314ns 0.308ns 0.312ns 0.313ns 0.319ns 0.312ns 1.399ns 0.306ns 0.306ns 0.302ns 0.312ns 0.304ns 0.306ns 0.303ns 1.460ns 1.345ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.319ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.322ns 0.322ns 0.178ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg2[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg2[31] {} } { 0.000ns 0.000ns 0.124ns 1.357ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg12[0] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlador:ctrl\|state\[2\] reset clock 2.716 ns register " "Info: tsu for register \"controlador:ctrl\|state\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is 2.716 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.845 ns + Longest pin register " "Info: + Longest pin to register delay is 5.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.455 ns) 3.799 ns controlador:ctrl\|state~0 2 COMB LCCOMB_X56_Y29_N28 2 " "Info: 2: + IC(2.318 ns) + CELL(0.455 ns) = 3.799 ns; Loc. = LCCOMB_X56_Y29_N28; Fanout = 2; COMB Node = 'controlador:ctrl\|state~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { reset controlador:ctrl|state~0 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.521 ns) 4.632 ns controlador:ctrl\|state~8 3 COMB LCCOMB_X56_Y29_N8 1 " "Info: 3: + IC(0.312 ns) + CELL(0.521 ns) = 4.632 ns; Loc. = LCCOMB_X56_Y29_N8; Fanout = 1; COMB Node = 'controlador:ctrl\|state~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { controlador:ctrl|state~0 controlador:ctrl|state~8 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.413 ns) 5.845 ns controlador:ctrl\|state\[2\] 4 REG LCFF_X57_Y29_N3 57 " "Info: 4: + IC(0.800 ns) + CELL(0.413 ns) = 5.845 ns; Loc. = LCFF_X57_Y29_N3; Fanout = 57; REG Node = 'controlador:ctrl\|state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { controlador:ctrl|state~8 controlador:ctrl|state[2] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.415 ns ( 41.32 % ) " "Info: Total cell delay = 2.415 ns ( 41.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.430 ns ( 58.68 % ) " "Info: Total interconnect delay = 3.430 ns ( 58.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { reset controlador:ctrl|state~0 controlador:ctrl|state~8 controlador:ctrl|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { reset {} reset~combout {} controlador:ctrl|state~0 {} controlador:ctrl|state~8 {} controlador:ctrl|state[2] {} } { 0.000ns 0.000ns 2.318ns 0.312ns 0.800ns } { 0.000ns 1.026ns 0.455ns 0.521ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.091 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 1353 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.602 ns) 3.091 ns controlador:ctrl\|state\[2\] 3 REG LCFF_X57_Y29_N3 57 " "Info: 3: + IC(1.339 ns) + CELL(0.602 ns) = 3.091 ns; Loc. = LCFF_X57_Y29_N3; Fanout = 57; REG Node = 'controlador:ctrl\|state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { clock~clkctrl controlador:ctrl|state[2] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.67 % ) " "Info: Total cell delay = 1.628 ns ( 52.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 47.33 % ) " "Info: Total interconnect delay = 1.463 ns ( 47.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { clock clock~clkctrl controlador:ctrl|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[2] {} } { 0.000ns 0.000ns 0.124ns 1.339ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { reset controlador:ctrl|state~0 controlador:ctrl|state~8 controlador:ctrl|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { reset {} reset~combout {} controlador:ctrl|state~0 {} controlador:ctrl|state~8 {} controlador:ctrl|state[2] {} } { 0.000ns 0.000ns 2.318ns 0.312ns 0.800ns } { 0.000ns 1.026ns 0.455ns 0.521ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { clock clock~clkctrl controlador:ctrl|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[2] {} } { 0.000ns 0.000ns 0.124ns 1.339ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[27\] Banco_reg:BancoDeRegistradores\|Reg12\[0\] 38.131 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[27\]\" through register \"Banco_reg:BancoDeRegistradores\|Reg12\[0\]\" is 38.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.076 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 1353 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.602 ns) 3.076 ns Banco_reg:BancoDeRegistradores\|Reg12\[0\] 3 REG LCFF_X52_Y27_N1 2 " "Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg12\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.93 % ) " "Info: Total cell delay = 1.628 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.448 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.448 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg12[0] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.778 ns + Longest register pin " "Info: + Longest register to pin delay is 34.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Banco_reg:BancoDeRegistradores\|Reg12\[0\] 1 REG LCFF_X52_Y27_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores\|Reg12\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.178 ns) 1.416 ns Banco_reg:BancoDeRegistradores\|Mux63~12 2 COMB LCCOMB_X48_Y29_N6 1 " "Info: 2: + IC(1.238 ns) + CELL(0.178 ns) = 1.416 ns; Loc. = LCCOMB_X48_Y29_N6; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] Banco_reg:BancoDeRegistradores|Mux63~12 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.178 ns) 2.838 ns Banco_reg:BancoDeRegistradores\|Mux63~13 3 COMB LCCOMB_X52_Y25_N2 1 " "Info: 3: + IC(1.244 ns) + CELL(0.178 ns) = 2.838 ns; Loc. = LCCOMB_X52_Y25_N2; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Banco_reg:BancoDeRegistradores|Mux63~12 Banco_reg:BancoDeRegistradores|Mux63~13 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 3.907 ns Banco_reg:BancoDeRegistradores\|Mux63~16 4 COMB LCCOMB_X51_Y27_N26 1 " "Info: 4: + IC(0.891 ns) + CELL(0.178 ns) = 3.907 ns; Loc. = LCCOMB_X51_Y27_N26; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Banco_reg:BancoDeRegistradores|Mux63~13 Banco_reg:BancoDeRegistradores|Mux63~16 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 4.379 ns Banco_reg:BancoDeRegistradores\|Mux63~19 5 COMB LCCOMB_X51_Y27_N20 1 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 4.379 ns; Loc. = LCCOMB_X51_Y27_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Banco_reg:BancoDeRegistradores|Mux63~16 Banco_reg:BancoDeRegistradores|Mux63~19 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.178 ns) 5.660 ns Banco_reg:BancoDeRegistradores\|Mux63~20 6 COMB LCCOMB_X56_Y27_N20 4 " "Info: 6: + IC(1.103 ns) + CELL(0.178 ns) = 5.660 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 4; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { Banco_reg:BancoDeRegistradores|Mux63~19 Banco_reg:BancoDeRegistradores|Mux63~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.178 ns) 7.021 ns Ula32:ULA\|Mux63~0 7 COMB LCCOMB_X54_Y28_N30 3 " "Info: 7: + IC(1.183 ns) + CELL(0.178 ns) = 7.021 ns; Loc. = LCCOMB_X54_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux63~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.178 ns) 7.688 ns Ula32:ULA\|carry_temp\[1\]~0 8 COMB LCCOMB_X53_Y28_N26 3 " "Info: 8: + IC(0.489 ns) + CELL(0.178 ns) = 7.688 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 8.173 ns Ula32:ULA\|carry_temp\[3\]~2 9 COMB LCCOMB_X53_Y28_N12 1 " "Info: 9: + IC(0.307 ns) + CELL(0.178 ns) = 8.173 ns; Loc. = LCCOMB_X53_Y28_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Ula32:ULA|carry_temp[1]~0 Ula32:ULA|carry_temp[3]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 8.650 ns Ula32:ULA\|carry_temp\[3\]~3 10 COMB LCCOMB_X53_Y28_N22 3 " "Info: 10: + IC(0.299 ns) + CELL(0.178 ns) = 8.650 ns; Loc. = LCCOMB_X53_Y28_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:ULA|carry_temp[3]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 9.129 ns Ula32:ULA\|carry_temp\[5\]~4 11 COMB LCCOMB_X53_Y28_N24 1 " "Info: 11: + IC(0.301 ns) + CELL(0.178 ns) = 9.129 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.319 ns) 9.751 ns Ula32:ULA\|carry_temp\[5\]~5 12 COMB LCCOMB_X53_Y28_N10 3 " "Info: 12: + IC(0.303 ns) + CELL(0.319 ns) = 9.751 ns; Loc. = LCCOMB_X53_Y28_N10; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[5]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 10.241 ns Ula32:ULA\|carry_temp\[6\]~6 13 COMB LCCOMB_X53_Y28_N20 2 " "Info: 13: + IC(0.312 ns) + CELL(0.178 ns) = 10.241 ns; Loc. = LCCOMB_X53_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:ULA|carry_temp[5]~5 Ula32:ULA|carry_temp[6]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 10.876 ns Ula32:ULA\|carry_temp\[7\]~8 14 COMB LCCOMB_X53_Y28_N0 3 " "Info: 14: + IC(0.313 ns) + CELL(0.322 ns) = 10.876 ns; Loc. = LCCOMB_X53_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ULA|carry_temp[6]~6 Ula32:ULA|carry_temp[7]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 11.359 ns Ula32:ULA\|carry_temp\[8\]~10 15 COMB LCCOMB_X53_Y28_N4 2 " "Info: 15: + IC(0.305 ns) + CELL(0.178 ns) = 11.359 ns; Loc. = LCCOMB_X53_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Ula32:ULA|carry_temp[7]~8 Ula32:ULA|carry_temp[8]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 11.987 ns Ula32:ULA\|carry_temp\[9\]~11 16 COMB LCCOMB_X53_Y28_N30 3 " "Info: 16: + IC(0.306 ns) + CELL(0.322 ns) = 11.987 ns; Loc. = LCCOMB_X53_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { Ula32:ULA|carry_temp[8]~10 Ula32:ULA|carry_temp[9]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 12.476 ns Ula32:ULA\|carry_temp\[10\]~12 17 COMB LCCOMB_X53_Y28_N16 2 " "Info: 17: + IC(0.311 ns) + CELL(0.178 ns) = 12.476 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Ula32:ULA|carry_temp[9]~11 Ula32:ULA|carry_temp[10]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 13.108 ns Ula32:ULA\|carry_temp\[11\]~14 18 COMB LCCOMB_X53_Y28_N28 3 " "Info: 18: + IC(0.310 ns) + CELL(0.322 ns) = 13.108 ns; Loc. = LCCOMB_X53_Y28_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { Ula32:ULA|carry_temp[10]~12 Ula32:ULA|carry_temp[11]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 14.177 ns Ula32:ULA\|carry_temp\[12\]~15 19 COMB LCCOMB_X54_Y26_N24 2 " "Info: 19: + IC(0.891 ns) + CELL(0.178 ns) = 14.177 ns; Loc. = LCCOMB_X54_Y26_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Ula32:ULA|carry_temp[11]~14 Ula32:ULA|carry_temp[12]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 14.808 ns Ula32:ULA\|carry_temp\[13\]~17 20 COMB LCCOMB_X54_Y26_N26 3 " "Info: 20: + IC(0.309 ns) + CELL(0.322 ns) = 14.808 ns; Loc. = LCCOMB_X54_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Ula32:ULA|carry_temp[12]~15 Ula32:ULA|carry_temp[13]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 15.301 ns Ula32:ULA\|carry_temp\[14\]~18 21 COMB LCCOMB_X54_Y26_N4 2 " "Info: 21: + IC(0.315 ns) + CELL(0.178 ns) = 15.301 ns; Loc. = LCCOMB_X54_Y26_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { Ula32:ULA|carry_temp[13]~17 Ula32:ULA|carry_temp[14]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 15.935 ns Ula32:ULA\|carry_temp\[15\]~20 22 COMB LCCOMB_X54_Y26_N0 3 " "Info: 22: + IC(0.312 ns) + CELL(0.322 ns) = 15.935 ns; Loc. = LCCOMB_X54_Y26_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:ULA|carry_temp[14]~18 Ula32:ULA|carry_temp[15]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 16.408 ns Ula32:ULA\|carry_temp\[17\]~22 23 COMB LCCOMB_X54_Y26_N2 1 " "Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 16.408 ns; Loc. = LCCOMB_X54_Y26_N2; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Ula32:ULA|carry_temp[15]~20 Ula32:ULA|carry_temp[17]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 16.887 ns Ula32:ULA\|carry_temp\[17\]~23 24 COMB LCCOMB_X54_Y26_N28 3 " "Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 16.887 ns; Loc. = LCCOMB_X54_Y26_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[17]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 17.379 ns Ula32:ULA\|carry_temp\[18\]~25 25 COMB LCCOMB_X54_Y26_N16 2 " "Info: 25: + IC(0.314 ns) + CELL(0.178 ns) = 17.379 ns; Loc. = LCCOMB_X54_Y26_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Ula32:ULA|carry_temp[17]~23 Ula32:ULA|carry_temp[18]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 18.009 ns Ula32:ULA\|carry_temp\[19\]~26 26 COMB LCCOMB_X54_Y26_N18 3 " "Info: 26: + IC(0.308 ns) + CELL(0.322 ns) = 18.009 ns; Loc. = LCCOMB_X54_Y26_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Ula32:ULA|carry_temp[18]~25 Ula32:ULA|carry_temp[19]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 18.499 ns Ula32:ULA\|carry_temp\[20\]~28 27 COMB LCCOMB_X54_Y26_N14 2 " "Info: 27: + IC(0.312 ns) + CELL(0.178 ns) = 18.499 ns; Loc. = LCCOMB_X54_Y26_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { Ula32:ULA|carry_temp[19]~26 Ula32:ULA|carry_temp[20]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 19.134 ns Ula32:ULA\|carry_temp\[21\]~29 28 COMB LCCOMB_X54_Y26_N8 3 " "Info: 28: + IC(0.313 ns) + CELL(0.322 ns) = 19.134 ns; Loc. = LCCOMB_X54_Y26_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.322 ns) 19.775 ns Ula32:ULA\|carry_temp\[22\]~31 29 COMB LCCOMB_X54_Y26_N20 2 " "Info: 29: + IC(0.319 ns) + CELL(0.322 ns) = 19.775 ns; Loc. = LCCOMB_X54_Y26_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 20.409 ns Ula32:ULA\|carry_temp\[23\]~32 30 COMB LCCOMB_X54_Y26_N6 3 " "Info: 30: + IC(0.312 ns) + CELL(0.322 ns) = 20.409 ns; Loc. = LCCOMB_X54_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.178 ns) 21.986 ns Ula32:ULA\|carry_temp\[24\]~34 31 COMB LCCOMB_X45_Y26_N28 2 " "Info: 31: + IC(1.399 ns) + CELL(0.178 ns) = 21.986 ns; Loc. = LCCOMB_X45_Y26_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 22.813 ns Ula32:ULA\|carry_temp\[25\]~35 32 COMB LCCOMB_X45_Y26_N30 3 " "Info: 32: + IC(0.306 ns) + CELL(0.521 ns) = 22.813 ns; Loc. = LCCOMB_X45_Y26_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Ula32:ULA|carry_temp[24]~34 Ula32:ULA|carry_temp[25]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 23.297 ns Ula32:ULA\|carry_temp\[26\]~36 33 COMB LCCOMB_X45_Y26_N8 2 " "Info: 33: + IC(0.306 ns) + CELL(0.178 ns) = 23.297 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { Ula32:ULA|carry_temp[25]~35 Ula32:ULA|carry_temp[26]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 23.919 ns Ula32:ULA\|soma_temp\[27\] 34 COMB LCCOMB_X45_Y26_N4 1 " "Info: 34: + IC(0.300 ns) + CELL(0.322 ns) = 23.919 ns; Loc. = LCCOMB_X45_Y26_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Ula32:ULA|carry_temp[26]~36 Ula32:ULA|soma_temp[27] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.322 ns) 25.399 ns Ula32:ULA\|Mux4~0 35 COMB LCCOMB_X43_Y28_N0 3 " "Info: 35: + IC(1.158 ns) + CELL(0.322 ns) = 25.399 ns; Loc. = LCCOMB_X43_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { Ula32:ULA|soma_temp[27] Ula32:ULA|Mux4~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.509 ns) + CELL(2.870 ns) 34.778 ns Alu\[27\] 36 PIN PIN_AE2 0 " "Info: 36: + IC(6.509 ns) + CELL(2.870 ns) = 34.778 ns; Loc. = PIN_AE2; Fanout = 0; PIN Node = 'Alu\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.379 ns" { Ula32:ULA|Mux4~0 Alu[27] } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.990 ns ( 31.60 % ) " "Info: Total cell delay = 10.990 ns ( 31.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.788 ns ( 68.40 % ) " "Info: Total interconnect delay = 23.788 ns ( 68.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.778 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] Banco_reg:BancoDeRegistradores|Mux63~12 Banco_reg:BancoDeRegistradores|Mux63~13 Banco_reg:BancoDeRegistradores|Mux63~16 Banco_reg:BancoDeRegistradores|Mux63~19 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~0 Ula32:ULA|carry_temp[3]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[5]~5 Ula32:ULA|carry_temp[6]~6 Ula32:ULA|carry_temp[7]~8 Ula32:ULA|carry_temp[8]~10 Ula32:ULA|carry_temp[9]~11 Ula32:ULA|carry_temp[10]~12 Ula32:ULA|carry_temp[11]~14 Ula32:ULA|carry_temp[12]~15 Ula32:ULA|carry_temp[13]~17 Ula32:ULA|carry_temp[14]~18 Ula32:ULA|carry_temp[15]~20 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[17]~23 Ula32:ULA|carry_temp[18]~25 Ula32:ULA|carry_temp[19]~26 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~34 Ula32:ULA|carry_temp[25]~35 Ula32:ULA|carry_temp[26]~36 Ula32:ULA|soma_temp[27] Ula32:ULA|Mux4~0 Alu[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.778 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] {} Banco_reg:BancoDeRegistradores|Mux63~12 {} Banco_reg:BancoDeRegistradores|Mux63~13 {} Banco_reg:BancoDeRegistradores|Mux63~16 {} Banco_reg:BancoDeRegistradores|Mux63~19 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~0 {} Ula32:ULA|carry_temp[3]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[5]~5 {} Ula32:ULA|carry_temp[6]~6 {} Ula32:ULA|carry_temp[7]~8 {} Ula32:ULA|carry_temp[8]~10 {} Ula32:ULA|carry_temp[9]~11 {} Ula32:ULA|carry_temp[10]~12 {} Ula32:ULA|carry_temp[11]~14 {} Ula32:ULA|carry_temp[12]~15 {} Ula32:ULA|carry_temp[13]~17 {} Ula32:ULA|carry_temp[14]~18 {} Ula32:ULA|carry_temp[15]~20 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[17]~23 {} Ula32:ULA|carry_temp[18]~25 {} Ula32:ULA|carry_temp[19]~26 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~34 {} Ula32:ULA|carry_temp[25]~35 {} Ula32:ULA|carry_temp[26]~36 {} Ula32:ULA|soma_temp[27] {} Ula32:ULA|Mux4~0 {} Alu[27] {} } { 0.000ns 1.238ns 1.244ns 0.891ns 0.294ns 1.103ns 1.183ns 0.489ns 0.307ns 0.299ns 0.301ns 0.303ns 0.312ns 0.313ns 0.305ns 0.306ns 0.311ns 0.310ns 0.891ns 0.309ns 0.315ns 0.312ns 0.295ns 0.301ns 0.314ns 0.308ns 0.312ns 0.313ns 0.319ns 0.312ns 1.399ns 0.306ns 0.306ns 0.300ns 1.158ns 6.509ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.319ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.322ns 0.322ns 0.178ns 0.521ns 0.178ns 0.322ns 0.322ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { clock clock~clkctrl Banco_reg:BancoDeRegistradores|Reg12[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.076 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:BancoDeRegistradores|Reg12[0] {} } { 0.000ns 0.000ns 0.124ns 1.324ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.778 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] Banco_reg:BancoDeRegistradores|Mux63~12 Banco_reg:BancoDeRegistradores|Mux63~13 Banco_reg:BancoDeRegistradores|Mux63~16 Banco_reg:BancoDeRegistradores|Mux63~19 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~0 Ula32:ULA|carry_temp[3]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[5]~5 Ula32:ULA|carry_temp[6]~6 Ula32:ULA|carry_temp[7]~8 Ula32:ULA|carry_temp[8]~10 Ula32:ULA|carry_temp[9]~11 Ula32:ULA|carry_temp[10]~12 Ula32:ULA|carry_temp[11]~14 Ula32:ULA|carry_temp[12]~15 Ula32:ULA|carry_temp[13]~17 Ula32:ULA|carry_temp[14]~18 Ula32:ULA|carry_temp[15]~20 Ula32:ULA|carry_temp[17]~22 Ula32:ULA|carry_temp[17]~23 Ula32:ULA|carry_temp[18]~25 Ula32:ULA|carry_temp[19]~26 Ula32:ULA|carry_temp[20]~28 Ula32:ULA|carry_temp[21]~29 Ula32:ULA|carry_temp[22]~31 Ula32:ULA|carry_temp[23]~32 Ula32:ULA|carry_temp[24]~34 Ula32:ULA|carry_temp[25]~35 Ula32:ULA|carry_temp[26]~36 Ula32:ULA|soma_temp[27] Ula32:ULA|Mux4~0 Alu[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.778 ns" { Banco_reg:BancoDeRegistradores|Reg12[0] {} Banco_reg:BancoDeRegistradores|Mux63~12 {} Banco_reg:BancoDeRegistradores|Mux63~13 {} Banco_reg:BancoDeRegistradores|Mux63~16 {} Banco_reg:BancoDeRegistradores|Mux63~19 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~0 {} Ula32:ULA|carry_temp[3]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[5]~5 {} Ula32:ULA|carry_temp[6]~6 {} Ula32:ULA|carry_temp[7]~8 {} Ula32:ULA|carry_temp[8]~10 {} Ula32:ULA|carry_temp[9]~11 {} Ula32:ULA|carry_temp[10]~12 {} Ula32:ULA|carry_temp[11]~14 {} Ula32:ULA|carry_temp[12]~15 {} Ula32:ULA|carry_temp[13]~17 {} Ula32:ULA|carry_temp[14]~18 {} Ula32:ULA|carry_temp[15]~20 {} Ula32:ULA|carry_temp[17]~22 {} Ula32:ULA|carry_temp[17]~23 {} Ula32:ULA|carry_temp[18]~25 {} Ula32:ULA|carry_temp[19]~26 {} Ula32:ULA|carry_temp[20]~28 {} Ula32:ULA|carry_temp[21]~29 {} Ula32:ULA|carry_temp[22]~31 {} Ula32:ULA|carry_temp[23]~32 {} Ula32:ULA|carry_temp[24]~34 {} Ula32:ULA|carry_temp[25]~35 {} Ula32:ULA|carry_temp[26]~36 {} Ula32:ULA|soma_temp[27] {} Ula32:ULA|Mux4~0 {} Alu[27] {} } { 0.000ns 1.238ns 1.244ns 0.891ns 0.294ns 1.103ns 1.183ns 0.489ns 0.307ns 0.299ns 0.301ns 0.303ns 0.312ns 0.313ns 0.305ns 0.306ns 0.311ns 0.310ns 0.891ns 0.309ns 0.315ns 0.312ns 0.295ns 0.301ns 0.314ns 0.308ns 0.312ns 0.313ns 0.319ns 0.312ns 1.399ns 0.306ns 0.306ns 0.300ns 1.158ns 6.509ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.319ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.322ns 0.322ns 0.178ns 0.521ns 0.178ns 0.322ns 0.322ns 2.870ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlador:ctrl\|state\[1\] reset clock -0.499 ns register " "Info: th for register \"controlador:ctrl\|state\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.090 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 1353 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.602 ns) 3.090 ns controlador:ctrl\|state\[1\] 3 REG LCFF_X56_Y29_N25 18 " "Info: 3: + IC(1.338 ns) + CELL(0.602 ns) = 3.090 ns; Loc. = LCFF_X56_Y29_N25; Fanout = 18; REG Node = 'controlador:ctrl\|state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { clock~clkctrl controlador:ctrl|state[1] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.69 % ) " "Info: Total cell delay = 1.628 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 47.31 % ) " "Info: Total interconnect delay = 1.462 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { clock clock~clkctrl controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.875 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.580 ns) 3.875 ns controlador:ctrl\|state\[1\] 2 REG LCFF_X56_Y29_N25 18 " "Info: 2: + IC(2.269 ns) + CELL(0.580 ns) = 3.875 ns; Loc. = LCFF_X56_Y29_N25; Fanout = 18; REG Node = 'controlador:ctrl\|state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { reset controlador:ctrl|state[1] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 41.45 % ) " "Info: Total cell delay = 1.606 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.269 ns ( 58.55 % ) " "Info: Total interconnect delay = 2.269 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.875 ns" { reset controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.875 ns" { reset {} reset~combout {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 2.269ns } { 0.000ns 1.026ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.090 ns" { clock clock~clkctrl controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.090 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 0.124ns 1.338ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.875 ns" { reset controlador:ctrl|state[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.875 ns" { reset {} reset~combout {} controlador:ctrl|state[1] {} } { 0.000ns 0.000ns 2.269ns } { 0.000ns 1.026ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 15:46:27 2018 " "Info: Processing ended: Sat Apr 14 15:46:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
