======================================================================
                    Starting Verilog Testbench                        
======================================================================
FAIL: Zero shift - 'out' data mismatch.
  => Inputs: in=0x128398a418820, shift=0, fill=0x0a
  => Expected: out=0x128398a418820
  =>   Actual: out=0x128398a438820
PASS: Shift by 1
PASS: Shift by 3 with alternating fill
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
PASS: All 1s input, shift by 2
PASS: All 0s input, shift by 4

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
PASS: Random test (shift=2)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x2846589375212, shift=0, fill=0x01
  => Expected: out=0x2846589375212
  =>   Actual: out=0x2846589355212
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
PASS: Random test (shift=4)
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x2618a20c4b341, shift=2, fill=0x18
  => Expected: out=0x318986288312c
  =>   Actual: out=0x31898628831ac
PASS: Random test (shift=7)
PASS: Random test (shift=1)
FAIL: Random test (shift=0) - 'out' data mismatch.
  => Inputs: in=0x102bc150fdd2a, shift=0, fill=0x0b
  => Expected: out=0x102bc150fdd2a
  =>   Actual: out=0x102bc150ddd2a
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=5)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x23789a4ae3249, shift=2, fill=0x10
  => Expected: out=0x2108de2692b8c
  =>   Actual: out=0x2108de2692b0c
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x33886c71a0c8e, shift=2, fill=0x1c
  => Expected: out=0x39cce21b1c683
  =>   Actual: out=0x39cce21b1c603
FAIL: Random test (shift=2) - 'out' data mismatch.
  => Inputs: in=0x199fa937dbc26, shift=2, fill=0x13
  => Expected: out=0x273667ea4df6f
  =>   Actual: out=0x273667ea4dfef
PASS: Random test (shift=0)
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=5)
PASS: Random test (shift=3)
PASS: Random test (shift=0)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=0)

======================================================================
FAILURE:           7 error(s) found.
======================================================================
