### 1. ad9361 初始化流程
    RESET_AD9361

    SPIRead REG_PRODUCT_ID // 读版本号

    SPIWrite	2A6,0E	// Enable Master Bias
    SPIWrite	2A8,0E	// Set Bandgap Trim
    
    REFCLK_Scale

    ENSM
    1. 选 TDD 和 使能TX与RX 频率合成
    SPIWrite	013,00	// Set ENSM FDD/TDD bit
    SPIWrite	015,00	// Set Dual Synth Mode, FDD External Control bits properly
    2. 切换状态   
     SLEEP     AD9361 clocks/BBPLL disabled
     WAIT      Synthesizers disabled (power saving mode)
     ALERT     Synthesizers enabled.
     
     注意： 

//************************************************************
// AD9361 R2 Auto Generated Initialization Script:  This script was
// generated using the AD9361 Customer software Version 2.1.3
//************************************************************
// Profile: Custom
// REFCLK_IN: 32.000 MHz

RESET_FPGA
RESET_DUT

BlockWrite	2,6	// Set ADI FPGA SPI to 20Mhz
SPIWrite	3DF,01	// Required for proper operation
ReadPartNumber
SPIWrite	2A6,0E	// Enable Master Bias
SPIWrite	2A8,0E	// Set Bandgap Trim
REFCLK_Scale	32.000000,1,2	// Sets local variables in script engine, user can ignore
SPIWrite	2AB,07	// Set RF PLL reflclk scale to REFCLK * 2
SPIWrite	2AC,FF	// Set RF PLL reflclk scale to REFCLK * 2
SPIWrite	009,17	// Enable Clocks
WAIT	20	// waits 20 ms

BBPLL_Freq	768.000000	// Set BBPLL Frequency
WAIT_CALDONE	BBPLL,2000	// Wait for BBPLL to lock, Timeout 2sec, Max BBPLL VCO Cal Time: 432.000 us (Done when 0x05E[7]==1)

SPIRead	05E	// Check BBPLL locked status  (0x05E[7]==1 is locked)

SPIWrite	002,DE	// Setup Tx Digital Filters/ Channels
SPIWrite	003,DE	// Setup Rx Digital Filters/ Channels
SPIWrite	004,01	// Select Rx input pin(A,B,C)/ Tx out pin (A,B)
SPIWrite	00A,02	// Set BBPLL post divide rate

ProgramTxFIR	C:\Program Files (x86)\Analog Devices\AD9361R2 Evaluation Software 2.1.3\DigitalFilters\128tapFilter.ftr	// Program Tx FIR Filter
ProgramRxFIR	C:\Program Files (x86)\Analog Devices\AD9361R2 Evaluation Software 2.1.3\DigitalFilters\128tapFilter.ftr	// Program Rx FIR Filter
//************************************************************
// Setup the Parallel Port (Digital Data Interface)
//************************************************************
SPIWrite	010,00	// I/O Config.  Tx Swap IQ; Rx Swap IQ; Tx CH Swap, Rx CH Swap; Rx Frame Mode; 2R2T bit; Invert data bus; Invert DATA_CLK
SPIWrite	011,00	// I/O Config.  Alt Word Order; -Rx1; -Rx2; -Tx1; -Tx2; Invert Rx Frame; Delay Rx Data
SPIWrite	012,08	// I/O Config.  Rx=2*Tx; Swap Ports; SDR; LVDS; Half Duplex; Single Port; Full Port; Swap Bits
SPIWrite	006,0F	// PPORT Rx Delay (adjusts Tco Dataclk->Data)
SPIWrite	007,00	// PPORT TX Delay (adjusts setup/hold FBCLK->Data)

//************************************************************
// Setup AuxDAC
//************************************************************
SPIWrite	018,00	// AuxDAC1 Word[9:2]
SPIWrite	019,00	// AuxDAC2 Word[9:2]
SPIWrite	01A,00	// AuxDAC1 Config and Word[1:0]
SPIWrite	01B,00	// AuxDAC2 Config and Word[1:0]
SPIWrite	023,FF	// AuxDAC Manaul/Auto Control
SPIWrite	026,00	// AuxDAC Manual Select Bit/GPO Manual Select
SPIWrite	030,00	// AuxDAC1 Rx Delay
SPIWrite	031,00	// AuxDAC1 Tx Delay
SPIWrite	032,00	// AuxDAC2 Rx Delay
SPIWrite	033,00	// AuxDAC2 Tx Delay

//************************************************************
// Setup AuxADC
//************************************************************
SPIWrite	00B,00	// Temp Sensor Setup (Offset)
SPIWrite	00C,00	// Temp Sensor Setup (Temp Window)
SPIWrite	00D,03	// Temp Sensor Setup (Periodic Measure)
SPIWrite	00F,04	// Temp Sensor Setup (Decimation)
SPIWrite	01C,10	// AuxADC Setup (Clock Div)
SPIWrite	01D,01	// AuxADC Setup (Decimation/Enable)

//************************************************************
// Setup Control Outs
//************************************************************
SPIWrite	035,00	// Ctrl Out index
SPIWrite	036,FF	// Ctrl Out [7:0] output enable

//************************************************************
// Setup GPO
//************************************************************
SPIWrite	03A,1F	// Set number of REFCLK cycles for 1us delay timer
SPIWrite	020,00	// GPO Auto Enable Setup in RX and TX
SPIWrite	027,03	// GPO Manual and GPO auto value in ALERT
SPIWrite	028,00	// GPO_0 RX Delay
SPIWrite	029,00	// GPO_1 RX Delay
SPIWrite	02A,00	// GPO_2 RX Delay
SPIWrite	02B,00	// GPO_3 RX Delay
SPIWrite	02C,00	// GPO_0 TX Delay
SPIWrite	02D,00	// GPO_1 TX Delay
SPIWrite	02E,00	// GPO_2 TX Delay
SPIWrite	02F,00	// GPO_3 TX Delay

//************************************************************
// Setup RF PLL non-frequency-dependent registers
//************************************************************
SPIWrite	261,00	// Set Rx LO Power mode
SPIWrite	2A1,00	// Set Tx LO Power mode
SPIWrite	248,0B	// Enable Rx VCO LDO
SPIWrite	288,0B	// Enable Tx VCO LDO
SPIWrite	246,02	// Set VCO Power down TCF bits
SPIWrite	286,02	// Set VCO Power down TCF bits
SPIWrite	249,86	// Set VCO cal length
SPIWrite	289,86	// Set VCO cal length
SPIWrite	23B,80	// Enable Rx VCO cal
SPIWrite	27B,80	// Enable Tx VCO cal
SPIWrite	243,0D	// Set Rx prescaler bias
SPIWrite	283,0D	// Set Tx prescaler bias
SPIWrite	23D,00	// Clear Half VCO cal clock setting
SPIWrite	27D,00	// Clear Half VCO cal clock setting

SPIWrite	012,00	// Enable FDD mode during calibrations
SPIWrite	015,04	// Set Dual Synth mode bit
SPIWrite	014,05	// Set Force ALERT State bit
SPIWrite	013,01	// Set ENSM FDD mode
WAIT	1	// waits 1 ms

SPIWrite	23D,04	// Start RX CP cal
WAIT_CALDONE	RXCP,100	// Wait for CP cal to complete, Max RXCP Cal time: 576.000 (us)(Done when 0x244[7]==1)

SPIWrite	27D,04	// Start TX CP cal
WAIT_CALDONE	TXCP,100	// Wait for CP cal to complete, Max TXCP Cal time: 576.000 (us)(Done when 0x284[7]==1)

SPIWrite	23D,00	// Disable RX CP Calibration since the CP Cal start bit is not self-clearing.  Only important if the script is run again without restting the DUT
SPIWrite	27D,00	// Disable TX CP Calibration since the CP Cal start bit is not self-clearing.  Only important if the script is run again without restting the DUT
FrequencyTDD	2400.000000,2400.000000	// Rx VCO Cal Time: 45.843750 us,Tx VCO Cal Time: 45.844 us
SPIRead	247	// Check RX RF PLL lock status (0x247[1]==1 is locked)
SPIRead	287	// Check TX RF PLL lock status (0x287[1]==1 is locked)

LoadGmTable	C:\Program Files (x86)\Analog Devices\AD9361R2 Evaluation Software 2.1.3\Data\GmSubTable.csv	// Load Gm SubTable
RxGainTable_Freq	Full	// Prog Rx Gain Table with GainTable2300MHz.csv

//************************************************************
// Setup Rx AGC Fast AttackRegisters
//************************************************************
SPIWrite	022,0A	// AGC Fast Attack Gain Lock Delay
SPIWrite	0FA,E5	// Gain Control Mode Select
SPIWrite	0FB,08	// Gain Control Config
SPIWrite	0FC,03	// ADC Overrange Sample Size
SPIWrite	0FD,4C	// Max Full/LMT Gain Table Index
SPIWrite	0FE,44	// Peak Overload Wait Time
SPIWrite	100,6F	// Dig Gain: Step Size & Max
SPIWrite	101,0A	// AGC Lock Level
SPIWrite	103,08	// Large LMT or Step 3 Size
SPIWrite	104,2F	// ADC Small Overload Threshold
SPIWrite	105,3A	// ADC Large Overload Threshold
SPIWrite	106,45	// Overload Step Sizes
SPIWrite	107,2B	// Small LMT Overload Threshold
SPIWrite	108,31	// Large LMT Overload Threshold
SPIWrite	109,4C	// State 5 Power Measurement MSB
SPIWrite	10A,58	// State 5 Power Measurement LSBs
SPIWrite	10B,00	// Rx1 Force Digital Gain
SPIWrite	10E,00	// Rx2 Force Digital Gain
SPIWrite	110,00	// AGC Fast Attack Config
SPIWrite	111,4A	// Settling Delay & AGC Config
SPIWrite	112,4A	// Post Lock Step & Energy Lost Thresh
SPIWrite	113,4A	// Post Lock Step & Strong Sig Thresh
SPIWrite	114,30	// Low Power Threshold & ADC Ovr Ld
SPIWrite	115,00	// Stronger Signal Unlock Control
SPIWrite	116,65	// Final Overrange and Opt Gain Offset
SPIWrite	117,08	// Gain Inc Step & Energy Detect Cnt
SPIWrite	118,05	// Lock Level GAin Incr Upper Limit
SPIWrite	119,08	// Gain Lock Exit Count
SPIWrite	11A,27	// Initial LMT Gain Limit
SPIWrite	11B,0A	// Increment Time
//************************************************************
// RX Baseband Filter Tuning (Real BW: 5.000000 MHz) 3dB Filter
// Corner @ 7.000000 MHz)
//************************************************************
SPIWrite	1FB,05	// RX Freq Corner (MHz)
SPIWrite	1FC,00	// RX Freq Corner (Khz)
SPIWrite	1F8,0D	// Rx BBF Tune Divider[7:0]
SPIWrite	1F9,1E	// RX BBF Tune Divider[8]

SPIWrite	1D5,3F	// Set Rx Mix LO CM
SPIWrite	1C0,03	// Set GM common mode
SPIWrite	1E2,02	// Enable Rx1 Filter Tuner 
SPIWrite	1E3,02	// Enable Rx2 Filter Tuner 
SPIWrite	016,80	// Start RX Filter Tune
WAIT_CALDONE	RXFILTER,2000	// Wait for RX filter to tune, Max Cal Time: 10.326 us (Done when 0x016[7]==0)

SPIWrite	1E2,03	// Disable Rx Filter Tuner (Rx1)
SPIWrite	1E3,03	// Disable Rx Filter Tuner (Rx2)
//************************************************************
// TX Baseband Filter Tuning (Real BW: 4.500000 MHz) 3dB Filter
// Corner @ 7.200000 MHz)
//************************************************************
SPIWrite	0D6,0C	// TX BBF Tune Divider[7:0]
SPIWrite	0D7,1E	// TX BBF Tune Divider[8]

SPIWrite	0CA,22	// Enable Tx Filter Tuner
SPIWrite	016,40	// Start Tx Filter Tune
WAIT_CALDONE	TXFILTER,2000	// Wait for TX filter to tune, Max Cal Time: 5.547 us (Done when 0x016[6]==0)

SPIWrite	0CA,26	// Disable Tx Filter Tuner (Both Channels)
//************************************************************
// RX TIA Setup:  Setup values scale based on RxBBF calibration
// results.  See information in Calibration Guide. 
//************************************************************
SPIRead	1EB	// Read RXBBF C3(MSB)
SPIRead	1EC	// Read RXBBF C3(LSB)
SPIRead	1E6	// Read RXBBF R2346
SPIWrite	1DB,60	// Set TIA selcc[2:0]
SPIWrite	1DD,0A	// Set RX TIA1 C MSB[6:0]
SPIWrite	1DF,0A	// Set RX TIA2 C MSB[6:0]
SPIWrite	1DC,40	// Set RX TIA1 C LSB[5:0]
SPIWrite	1DE,40	// Set RX TIA2 C LSB[5:0]

//************************************************************
// TX Secondary Filter Calibration Setup:  Real Bandwidth
// 4.500000MHz, 3dB Corner @ 22.500000MHz
//************************************************************
SPIWrite	0D2,3B	// TX Secondary Filter PDF Cap cal[5:0]
SPIWrite	0D1,0C	// TX Secondary Filter PDF Res cal[3:0]
SPIWrite	0D0,59	// Pdampbias 

//************************************************************
// ADC Setup:  Tune ADC Performance based on RX analog filter tune
// corner.  Real Bandwidth: 4.655169 MHz, ADC Clock Frequency:
// 192.000000 MHz.  The values in registers 0x200 - 0x227 need to be
// calculated using the equations in the Calibration Guide.
//************************************************************
SPIRead	1EB	// Read RxBBF C3 MSB after calibration
SPIRead	1EC	// Read RxBBF C3 LSB after calibration
SPIRead	1E6	// Read RxBBF R3 after calibration

SPIWrite	200,00
SPIWrite	201,00
SPIWrite	202,00
SPIWrite	203,24
SPIWrite	204,24
SPIWrite	205,00
SPIWrite	206,00
SPIWrite	207,79
SPIWrite	208,6D
SPIWrite	209,3A
SPIWrite	20A,49
SPIWrite	20B,44
SPIWrite	20C,4C
SPIWrite	20D,42
SPIWrite	20E,00
SPIWrite	20F,7C
SPIWrite	210,7C
SPIWrite	211,7C
SPIWrite	212,47
SPIWrite	213,47
SPIWrite	214,47
SPIWrite	215,4A
SPIWrite	216,4A
SPIWrite	217,4A
SPIWrite	218,2E
SPIWrite	219,92
SPIWrite	21A,16
SPIWrite	21B,11
SPIWrite	21C,92
SPIWrite	21D,16
SPIWrite	21E,11
SPIWrite	21F,92
SPIWrite	220,16
SPIWrite	221,22
SPIWrite	222,23
SPIWrite	223,40
SPIWrite	224,40
SPIWrite	225,2C
SPIWrite	226,00
SPIWrite	227,00
//************************************************************
// Setup and Run BB DC and RF DC Offset Calibrations
//************************************************************
SPIWrite	193,3F
SPIWrite	190,0F	// Set BBDC tracking shift M value, only applies when BB DC tracking enabled
SPIWrite	194,01	// BBDC Cal setting
SPIWrite	016,01	// Start BBDC offset cal
WAIT_CALDONE	BBDC,2000	// BBDC Max Cal Time: 16833.333 us. Cal done when 0x016[0]==0

SPIWrite	185,20	// Set RF DC offset Wait Count
SPIWrite	186,32	// Set RF DC Offset Count[7:0]
SPIWrite	187,24	// Settings for RF DC cal
SPIWrite	18B,83	// Settings for RF DC cal
SPIWrite	188,05	// Settings for RF DC cal
SPIWrite	189,30	// Settings for RF DC cal
SPIWrite	016,02	// Start RFDC offset cal
WAIT_CALDONE	RFDC,2000	// RFDC Max Cal Time: 229022.500 us

//************************************************************
// Tx Quadrature Calibration Settings
//************************************************************
SPIRead	0A3	// Masked Read:  Read lower 6 bits, overwrite [7:6] below
SPIWrite	0A0,3A	// Set TxQuadcal NCO frequency
SPIWrite	0A3,40	// Set TxQuadcal NCO frequency (Only update bits [7:6])
SPIWrite	0A1,7B	// Tx Quad Cal Configuration, Phase and Gain Cal Enable
SPIWrite	0A9,FF	// Set Tx Quad Cal Count
SPIWrite	0A2,7F	// Set Tx Quad Cal Kexp
SPIWrite	0A5,01	// Set Tx Quad Cal Magnitude Threshhold
SPIWrite	0A6,01	// Set Tx Quad Cal Magnitude Threshhold
SPIWrite	0AA,25	// Set Tx Quad Cal Gain Table index
SPIWrite	0A4,F0	// Set Tx Quad Cal Settle Count
SPIWrite	0AE,00	// Set Tx Quad Cal LPF Gain index incase Split table mode used

SPIWrite	169,C0	// Disable Rx Quadrature Calibration before Running Tx Quadrature Calibration
SPIWrite	016,10	// Start Tx Quad cal
WAIT_CALDONE	TXQUAD,2000	// Wait for cal to complete (Done when 0x016[4]==0)

SPIWrite	16A,75	// Set Kexp Phase
SPIWrite	16B,95	// Set Kexp Amplitude & Prevent Positive Gain Bit
SPIWrite	169,CF	// Enable Rx Quadrature Calibration Tracking
SPIWrite	18B,AD	// Enable BB and RF DC Tracking Calibrations
SPIWrite	012,08	// Cals done, Set PPORT Config
SPIWrite	013,00	// Set ENSM FDD/TDD bit
SPIWrite	015,00	// Set Dual Synth Mode, FDD External Control bits properly

TxAtten	10.00,10.00
//************************************************************
// Setup RSSI and Power Measurement Duration Registers
//************************************************************
SPIWrite	150,08	// RSSI Measurement Duration 0, 1
SPIWrite	151,00	// RSSI Measurement Duration 2, 3
SPIWrite	152,FF	// RSSI Weighted Multiplier 0
SPIWrite	153,00	// RSSI Weighted Multiplier 1
SPIWrite	154,00	// RSSI Weighted Multiplier 2
SPIWrite	155,00	// RSSI Weighted Multiplier 3
SPIWrite	156,00	// RSSI Delay
SPIWrite	157,00	// RSSI Wait
SPIWrite	158,01	// RSSI Mode Select
SPIWrite	15C,62	// Power Measurement Duration

