# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ICAI-RiSC_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ROM
# -- Compiling architecture Behavioural of ROM
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/SumadorRestador16Bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SumadorRestador16Bits
# -- Compiling architecture structural of SumadorRestador16Bits
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/Sumador1Bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sumador1Bit
# -- Compiling architecture behavioral of Sumador1Bit
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/nand_op.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nand_op
# -- Compiling architecture behavioral of nand_op
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/Multi16Sin.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multi16Sin
# -- Compiling architecture behavioral of Multi16Sin
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/Multi16Con.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multi16Con
# -- Compiling architecture behavioral of Multi16Con
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/Risk.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Risk
# -- Compiling architecture structural of Risk
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/RegParPar16.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegParPar16
# -- Compiling architecture behavioral of RegParPar16
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/BancoReg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BancoReg
# -- Compiling architecture structural of BancoReg
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/Mux4a16.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux4a16
# -- Compiling architecture behavioral of Mux4a16
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/Mux4a3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux4a3
# -- Compiling architecture behavioral of Mux4a3
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/RAM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# 
# vcom -93 -work work {C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/simulation/modelsim/Risk.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Risk_vhd_tst
# -- Compiling architecture Risk_arch of Risk_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  Risk_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Risk_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.risk_vhd_tst(risk_arch)
# Loading ieee.numeric_std(body)
# Loading work.risk(structural)
# Loading work.mux4a16(behavioral)
# Loading work.regparpar16(behavioral)
# Loading work.mux4a3(behavioral)
# Loading work.bancoreg(structural)
# Loading work.alu(structural)
# Loading work.sumadorrestador16bits(structural)
# Loading work.sumador1bit(behavioral)
# Loading work.multi16sin(behavioral)
# Loading work.multi16con(behavioral)
# Loading work.nand_op(behavioral)
# Loading work.ram(behavioral)
# Loading work.rom(behavioural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Fin de simulacion
#    Time: 1000040 ns  Iteration: 0  Process: /risk_vhd_tst/always File: C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/simulation/modelsim/Risk.vht
# Break in Process always at C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/simulation/modelsim/Risk.vht line 70
# Simulation Breakpoint: Break in Process always at C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/simulation/modelsim/Risk.vht line 70
# MACRO ./ICAI-RiSC_run_msim_rtl_vhdl.do PAUSED at line 29
add wave -position end  sim:/risk_vhd_tst/i1/ALUOut
add wave -position end  sim:/risk_vhd_tst/i1/ALU_salida
add wave -position end  sim:/risk_vhd_tst/i1/RegA
add wave -position end  sim:/risk_vhd_tst/i1/EntradaPC
add wave -position end  sim:/risk_vhd_tst/i1/PC
add wave -position end  sim:/risk_vhd_tst/i1/EntradaIR
add wave -position end  sim:/risk_vhd_tst/i1/IR
add wave -position end  sim:/risk_vhd_tst/i1/MDatos
add wave -position end  sim:/risk_vhd_tst/i1/RegB
add wave -position end  sim:/risk_vhd_tst/i1/SIR
add wave -position end  sim:/risk_vhd_tst/i1/SelPC
add wave -position end  sim:/risk_vhd_tst/i1/SelBanco
add wave -position end  sim:/risk_vhd_tst/i1/SelDirE
add wave -position end  sim:/risk_vhd_tst/i1/SelALUB
add wave -position end  sim:/risk_vhd_tst/i1/SelALUA
add wave -position end  sim:/risk_vhd_tst/i1/op_ALU
add wave -position end  sim:/risk_vhd_tst/i1/wr_PC
add wave -position end  sim:/risk_vhd_tst/i1/wr_PC_cond
add wave -position end  sim:/risk_vhd_tst/i1/en_ALU
add wave -position end  sim:/risk_vhd_tst/i1/en_PC
add wave -position end  sim:/risk_vhd_tst/i1/en_IR
add wave -position end  sim:/risk_vhd_tst/i1/en_banco
add wave -position end  sim:/risk_vhd_tst/i1/rd_mem_d
add wave -position end  sim:/risk_vhd_tst/i1/wr_mem_d
add wave -position end  sim:/risk_vhd_tst/i1/zero
add wave -position end  sim:/risk_vhd_tst/i1/fliflo
add wave -position end  sim:/risk_vhd_tst/i1/DirEsc
add wave -position end  sim:/risk_vhd_tst/i1/DatoEsc
add wave -position end  sim:/risk_vhd_tst/i1/ALUA
add wave -position end  sim:/risk_vhd_tst/i1/ALUB
add wave -position end  sim:/risk_vhd_tst/i1/IR_con_ceros
add wave -position end  sim:/risk_vhd_tst/i1/codop
add wave -position end  sim:/risk_vhd_tst/i1/estado_act
add wave -position end  sim:/risk_vhd_tst/i1/estado_sig
restart
run -all
# ** Failure: Fin de simulacion
#    Time: 1000040 ns  Iteration: 0  Process: /risk_vhd_tst/always File: C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/simulation/modelsim/Risk.vht
# Break in Process always at C:/Users/oleob/OneDrive - Universidad Pontificia Comillas/ICAI_2GITT/Sistemas_Digitales_2/ICAI-RiSC-16/simulation/modelsim/Risk.vht line 70
