#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 21 17:02:26 2018
# Process ID: 19919
# Current directory: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1
# Command line: vivado -log exponentiation.vds -tempDir /tmp -mode batch -messageDb vivado.pb -notrace -source exponentiation.tcl
# Log file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/exponentiation.vds
# Journal file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source exponentiation.tcl -notrace
Command: synth_design -top exponentiation -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19933 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.434 ; gain = 165.137 ; free physical = 8745 ; free virtual = 43723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'exponentiation' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v:9]
INFO: [Synth 8-638] synthesizing module 'montgomery' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-638] synthesizing module 'mpadder' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'mpadder' (1#1) [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'montgomery' (2#1) [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:3]
WARNING: [Synth 8-689] width (1027) of port connection 'in_a' does not match port width (1024) of module 'montgomery' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v:39]
WARNING: [Synth 8-689] width (1027) of port connection 'in_b' does not match port width (1024) of module 'montgomery' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v:40]
WARNING: [Synth 8-689] width (1028) of port connection 'result' does not match port width (1024) of module 'montgomery' [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v:42]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (3#1) [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.879 ; gain = 217.582 ; free physical = 8692 ; free virtual = 43671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.879 ; gain = 217.582 ; free physical = 8692 ; free virtual = 43671
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1611.930 ; gain = 1.000 ; free physical = 8407 ; free virtual = 43366
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8411 ; free virtual = 43369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8411 ; free virtual = 43369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8411 ; free virtual = 43369
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'montgomery'
INFO: [Synth 8-5546] ROM "while_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adder_resetn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'e_reg' and it is trimmed from '1024' to '1' bits. [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/new/exponentiation.v:65]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'exponentiation'
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_tilde" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mont_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mont_resetn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                            00000
                 iSTATE0 |                            00001 |                            00001
                 iSTATE1 |                            00010 |                            00010
                 iSTATE2 |                            00011 |                            00011
                 iSTATE3 |                            00100 |                            00100
                 iSTATE4 |                            00101 |                            00101
                 iSTATE5 |                            00110 |                            00110
                 iSTATE6 |                            00111 |                            00111
                 iSTATE7 |                            01000 |                            01000
                 iSTATE8 |                            01001 |                            01001
                 iSTATE9 |                            01010 |                            01010
                iSTATE10 |                            01011 |                            01011
                iSTATE11 |                            01100 |                            01100
                iSTATE12 |                            01101 |                            01101
                iSTATE13 |                            01110 |                            01110
                iSTATE14 |                            01111 |                            01111
                iSTATE15 |                            10000 |                            10000
                iSTATE16 |                            10001 |                            10001
                iSTATE17 |                            10010 |                            10010
                iSTATE18 |                            10011 |                            10011
                iSTATE20 |                            10100 |                            10101
                iSTATE21 |                            10101 |                            10110
                iSTATE19 |                            10110 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'montgomery'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'exponentiation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8447 ; free virtual = 43405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register b_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:39]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:33]
INFO: [Synth 8-3538] Detected potentially large (wide) register b3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:48]
INFO: [Synth 8-3538] Detected potentially large (wide) register m3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:56]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    130 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1028 Bit    Registers := 2     
	             1026 Bit    Registers := 2     
	             1024 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   1028 Bit        Muxes := 1     
	   2 Input   1028 Bit        Muxes := 4     
	   2 Input   1027 Bit        Muxes := 7     
	   2 Input   1026 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 3     
	  10 Input   1024 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 9     
	  30 Input      5 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	  23 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register b_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:39]
INFO: [Synth 8-3538] Detected potentially large (wide) register a_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/adder.v:33]
INFO: [Synth 8-3538] Detected potentially large (wide) register b3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:48]
INFO: [Synth 8-3538] Detected potentially large (wide) register m3_reg [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/src/rtl/montgomery.v:56]
Hierarchical RTL Component report 
Module exponentiation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input   1024 Bit        Muxes := 3     
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 3     
Module mpadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    130 Bit       Adders := 6     
	   3 Input    128 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1028 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   1028 Bit        Muxes := 1     
	   2 Input   1028 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module montgomery 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             1026 Bit    Registers := 2     
	             1024 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 1     
	   2 Input   1027 Bit        Muxes := 7     
	   2 Input   1026 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  23 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8447 ; free virtual = 43405
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "while_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_select" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1023]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1022]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1021]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1020]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1019]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1018]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1017]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1016]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1015]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1014]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1013]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1012]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1011]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1010]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1009]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1008]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1007]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1006]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1005]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1004]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1003]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1002]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1001]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[1000]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[999]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[998]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[997]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[996]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[995]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[994]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[993]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[992]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[991]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[990]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[989]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[988]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[987]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[986]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[985]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[984]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[983]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[982]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[981]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[980]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[979]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[978]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[977]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[976]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[975]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[974]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[973]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[972]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[971]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[970]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[969]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[968]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[967]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[966]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[965]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[964]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[963]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[962]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[961]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[960]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[959]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[958]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[957]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[956]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[955]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[954]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[953]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[952]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[951]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[950]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[949]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[948]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[947]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[946]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[945]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[944]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[943]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[942]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[941]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[940]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[939]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[938]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[937]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[936]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[935]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[934]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[933]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[932]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[931]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[930]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[929]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[928]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[927]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[926]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[925]
WARNING: [Synth 8-3331] design exponentiation has unconnected port in_e[924]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8447 ; free virtual = 43405
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1611.930 ; gain = 624.633 ; free physical = 8447 ; free virtual = 43405

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (done_reg_reg) is unused and will be removed from module mpadder.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1669.664 ; gain = 682.367 ; free physical = 8332 ; free virtual = 43290
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1669.664 ; gain = 682.367 ; free physical = 8332 ; free virtual = 43290

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_r0629332/Vivado-19919-pc-klas2-12.esat.kuleuven.be/realtime/exponentiation_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1693.672 ; gain = 706.375 ; free physical = 8308 ; free virtual = 43267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1921.633 ; gain = 934.336 ; free physical = 8072 ; free virtual = 43031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   231|
|3     |LUT1   |   390|
|4     |LUT2   |   532|
|5     |LUT3   |  4139|
|6     |LUT4   |  2075|
|7     |LUT5   |  3354|
|8     |LUT6   |  2278|
|9     |FDRE   |  9308|
|10    |IBUF   |  4110|
|11    |OBUF   |  1025|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           | 27443|
|2     |  mont    |montgomery | 15089|
|3     |    adder |mpadder    |  9872|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1929.641 ; gain = 942.344 ; free physical = 8065 ; free virtual = 43023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1025 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1929.641 ; gain = 443.148 ; free physical = 8065 ; free virtual = 43023
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1929.648 ; gain = 942.352 ; free physical = 8066 ; free virtual = 43024
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1945.656 ; gain = 878.805 ; free physical = 8066 ; free virtual = 43024
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1977.672 ; gain = 0.000 ; free physical = 8062 ; free virtual = 43023
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 17:03:33 2018...
