INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/PCff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/memory64KB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory64KB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/signExt4-to-16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt4to16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwotoOne_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
WARNING: [VRFC 10-1315] redeclaration of ansi port reg1Data is not allowed [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
