# RISCky_CORE

## ROADMAP

0. - [ ] RV32I
1. - [ ] RV64I
2. - [ ] Zicsr
3. - [ ] Zifencei
4. - [ ] RV64IM
5. - [ ] RV64IMA
6. - [ ] RV64IMAF/D (RV64G)
8. - [ ] RV64IMADC (RV64GC)

# Toolchain

Toolchain based on the [OSS-CAD-SUITE](https://github.com/YosysHQ/oss-cad-suite-build)

# Sources

- https://github.com/sipeed/sipeed_wiki/tree/main/docs/hardware/en/tang/tang-primer-20k
- https://github.com/sipeed/TangPrimer-20K-example
- https://github.com/YosysHQ/apicula/wiki
- https://chipmunklogic.com/digital-logic-design/designing-pequeno-risc-v-cpu-from-scratch-part-4-fetch-unit/
- https://pyjamabrah.com/posts/writing-a-risc-v-cpu/
- https://vhdlwhiz.com/how-the-axi-style-ready-valid-handshake-works/
- https://zipcpu.com/blog/2021/08/28/axi-rules.html
- https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md
- https://fpgacpu.ca/fpga/handshake.html
- https://www.asic-world.com/verilog/index.html
- https://hdlbits.01xz.net/wiki/Main_Page
- https://gitea.auro.re/higepi/Projet_SETI_RISC-V/raw/branch/main/Doc/Design_and_Implementation_of_a_RISC_V_Processor_on_FPGA.pdf
- https://v2kparse.sourceforge.net/includes.pdf
- https://www.01signal.com/verilog-design/arithmetic/signed-wire-reg/
- https://cva6.readthedocs.io/en/latest/01_cva6_user/RISCV_Instructions_RV32I.html
- https://www.ustcpetergu.com/MyBlog/experience/2021/07/09/about-riscv-testing.html
- https://riscv.github.io/riscv-isa-manual/snapshot/unprivileged/
- https://riscv.github.io/riscv-isa-manual/snapshot/privileged/