<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4052" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4052{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4052{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4052{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4052{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4052{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4052{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_4052{left:69px;bottom:1032px;}
#t8_4052{left:95px;bottom:1036px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_4052{left:95px;bottom:1019px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_4052{left:95px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_4052{left:95px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_4052{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#td_4052{left:69px;bottom:942px;}
#te_4052{left:95px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_4052{left:95px;bottom:921px;}
#tg_4052{left:121px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_4052{left:95px;bottom:897px;}
#ti_4052{left:121px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_4052{left:95px;bottom:872px;}
#tk_4052{left:121px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4052{left:121px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_4052{left:121px;bottom:831px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tn_4052{left:121px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#to_4052{left:442px;bottom:821px;}
#tp_4052{left:453px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tq_4052{left:121px;bottom:797px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_4052{left:95px;bottom:773px;}
#ts_4052{left:121px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tt_4052{left:121px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tu_4052{left:69px;bottom:730px;}
#tv_4052{left:95px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_4052{left:95px;bottom:709px;}
#tx_4052{left:121px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_4052{left:95px;bottom:684px;}
#tz_4052{left:121px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t10_4052{left:95px;bottom:660px;}
#t11_4052{left:121px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_4052{left:69px;bottom:634px;}
#t13_4052{left:95px;bottom:637px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_4052{left:95px;bottom:613px;}
#t15_4052{left:121px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t16_4052{left:95px;bottom:588px;}
#t17_4052{left:121px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_4052{left:121px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t19_4052{left:95px;bottom:547px;}
#t1a_4052{left:121px;bottom:547px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1b_4052{left:69px;bottom:520px;}
#t1c_4052{left:95px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_4052{left:95px;bottom:499px;}
#t1e_4052{left:121px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_4052{left:95px;bottom:475px;}
#t1g_4052{left:121px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_4052{left:69px;bottom:449px;}
#t1i_4052{left:95px;bottom:452px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1j_4052{left:95px;bottom:428px;}
#t1k_4052{left:121px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_4052{left:95px;bottom:403px;}
#t1m_4052{left:121px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_4052{left:69px;bottom:377px;}
#t1o_4052{left:95px;bottom:380px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1p_4052{left:95px;bottom:364px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t1q_4052{left:95px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1r_4052{left:69px;bottom:320px;}
#t1s_4052{left:95px;bottom:324px;letter-spacing:-0.19px;}
#t1t_4052{left:95px;bottom:299px;}
#t1u_4052{left:121px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t1v_4052{left:121px;bottom:283px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1w_4052{left:95px;bottom:258px;}
#t1x_4052{left:121px;bottom:258px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1y_4052{left:95px;bottom:234px;}
#t1z_4052{left:121px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t20_4052{left:95px;bottom:209px;}
#t21_4052{left:121px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t22_4052{left:69px;bottom:183px;}
#t23_4052{left:95px;bottom:186px;letter-spacing:-0.17px;}
#t24_4052{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t25_4052{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t26_4052{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4052{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4052{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4052{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4052{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4052{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4052{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4052{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4052" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4052Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4052" style="-webkit-user-select: none;"><object width="935" height="1210" data="4052/4052.svg" type="image/svg+xml" id="pdf4052" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4052" class="t s1_4052">28-30 </span><span id="t2_4052" class="t s1_4052">Vol. 3C </span>
<span id="t3_4052" class="t s2_4052">VM EXITS </span>
<span id="t4_4052" class="t s3_4052">28.5.2 </span><span id="t5_4052" class="t s3_4052">Loading Host Segment and Descriptor-Table Registers </span>
<span id="t6_4052" class="t s4_4052">Each of the registers CS, SS, DS, ES, FS, GS, and TR is loaded as follows (see below for the treatment of LDTR): </span>
<span id="t7_4052" class="t s5_4052">• </span><span id="t8_4052" class="t s4_4052">The selector is loaded from the selector field. The segment is unusable if its selector is loaded with zero. The </span>
<span id="t9_4052" class="t s4_4052">checks specified in Section 27.2.3 limit the selector values that may be loaded. In particular, CS and TR are </span>
<span id="ta_4052" class="t s4_4052">never loaded with zero and are thus never unusable. SS can be loaded with zero only on processors that </span>
<span id="tb_4052" class="t s4_4052">support Intel 64 architecture and only if the VM exit is to 64-bit mode (64-bit mode allows use of segments </span>
<span id="tc_4052" class="t s4_4052">marked unusable). </span>
<span id="td_4052" class="t s5_4052">• </span><span id="te_4052" class="t s4_4052">The base address is set as follows: </span>
<span id="tf_4052" class="t s4_4052">— </span><span id="tg_4052" class="t s4_4052">CS. Cleared to zero. </span>
<span id="th_4052" class="t s4_4052">— </span><span id="ti_4052" class="t s4_4052">SS, DS, and ES. Undefined if the segment is unusable; otherwise, cleared to zero. </span>
<span id="tj_4052" class="t s4_4052">— </span><span id="tk_4052" class="t s4_4052">FS and GS. Undefined (but, on processors that support Intel 64 architecture, canonical) if the segment is </span>
<span id="tl_4052" class="t s4_4052">unusable and the VM exit is not to 64-bit mode; otherwise, loaded from the base-address field. </span>
<span id="tm_4052" class="t s4_4052">If the processor supports the Intel 64 architecture and the processor supports N &lt; 64 linear-address bits, </span>
<span id="tn_4052" class="t s4_4052">each of bits 63:N is set to the value of bit N–1. </span>
<span id="to_4052" class="t s6_4052">1 </span>
<span id="tp_4052" class="t s4_4052">The values loaded for base addresses for FS and GS are </span>
<span id="tq_4052" class="t s4_4052">also manifest in the FS.base and GS.base MSRs. </span>
<span id="tr_4052" class="t s4_4052">— </span><span id="ts_4052" class="t s4_4052">TR. Loaded from the host-state area. If the processor supports the Intel 64 architecture and the processor </span>
<span id="tt_4052" class="t s4_4052">supports N &lt; 64 linear-address bits, each of bits 63:N is set to the value of bit N–1. </span>
<span id="tu_4052" class="t s5_4052">• </span><span id="tv_4052" class="t s4_4052">The segment limit is set as follows: </span>
<span id="tw_4052" class="t s4_4052">— </span><span id="tx_4052" class="t s4_4052">CS. Set to FFFFFFFFH (corresponding to a descriptor limit of FFFFFH and a G-bit setting of 1). </span>
<span id="ty_4052" class="t s4_4052">— </span><span id="tz_4052" class="t s4_4052">SS, DS, ES, FS, and GS. Undefined if the segment is unusable; otherwise, set to FFFFFFFFH. </span>
<span id="t10_4052" class="t s4_4052">— </span><span id="t11_4052" class="t s4_4052">TR. Set to 00000067H. </span>
<span id="t12_4052" class="t s5_4052">• </span><span id="t13_4052" class="t s4_4052">The type field and S bit are set as follows: </span>
<span id="t14_4052" class="t s4_4052">— </span><span id="t15_4052" class="t s4_4052">CS. Type set to 11 and S set to 1 (execute/read, accessed, non-conforming code segment). </span>
<span id="t16_4052" class="t s4_4052">— </span><span id="t17_4052" class="t s4_4052">SS, DS, ES, FS, and GS. Undefined if the segment is unusable; otherwise, type set to 3 and S set to 1 </span>
<span id="t18_4052" class="t s4_4052">(read/write, accessed, expand-up data segment). </span>
<span id="t19_4052" class="t s4_4052">— </span><span id="t1a_4052" class="t s4_4052">TR. Type set to 11 and S set to 0 (busy 32-bit task-state segment). </span>
<span id="t1b_4052" class="t s5_4052">• </span><span id="t1c_4052" class="t s4_4052">The DPL is set as follows: </span>
<span id="t1d_4052" class="t s4_4052">— </span><span id="t1e_4052" class="t s4_4052">CS, SS, and TR. Set to 0. The current privilege level (CPL) will be 0 after the VM exit completes. </span>
<span id="t1f_4052" class="t s4_4052">— </span><span id="t1g_4052" class="t s4_4052">DS, ES, FS, and GS. Undefined if the segment is unusable; otherwise, set to 0. </span>
<span id="t1h_4052" class="t s5_4052">• </span><span id="t1i_4052" class="t s4_4052">The P bit is set as follows: </span>
<span id="t1j_4052" class="t s4_4052">— </span><span id="t1k_4052" class="t s4_4052">CS, TR. Set to 1. </span>
<span id="t1l_4052" class="t s4_4052">— </span><span id="t1m_4052" class="t s4_4052">SS, DS, ES, FS, and GS. Undefined if the segment is unusable; otherwise, set to 1. </span>
<span id="t1n_4052" class="t s5_4052">• </span><span id="t1o_4052" class="t s4_4052">On processors that support Intel 64 architecture, CS.L is loaded with the setting of the “host address-space </span>
<span id="t1p_4052" class="t s4_4052">size” VM-exit control. Because the value of this control is also loaded into IA32_EFER.LMA (see Section 28.5.1), </span>
<span id="t1q_4052" class="t s4_4052">no VM exit is ever to compatibility mode (which requires IA32_EFER.LMA = 1 and CS.L = 0). </span>
<span id="t1r_4052" class="t s5_4052">• </span><span id="t1s_4052" class="t s4_4052">D/B. </span>
<span id="t1t_4052" class="t s4_4052">— </span><span id="t1u_4052" class="t s4_4052">CS. Loaded with the inverse of the setting of the “host address-space size” VM-exit control. For example, if </span>
<span id="t1v_4052" class="t s4_4052">that control is 0, indicating a 32-bit guest, CS.D/B is set to 1. </span>
<span id="t1w_4052" class="t s4_4052">— </span><span id="t1x_4052" class="t s4_4052">SS. Set to 1. </span>
<span id="t1y_4052" class="t s4_4052">— </span><span id="t1z_4052" class="t s4_4052">DS, ES, FS, and GS. Undefined if the segment is unusable; otherwise, set to 1. </span>
<span id="t20_4052" class="t s4_4052">— </span><span id="t21_4052" class="t s4_4052">TR. Set to 0. </span>
<span id="t22_4052" class="t s5_4052">• </span><span id="t23_4052" class="t s4_4052">G. </span>
<span id="t24_4052" class="t s7_4052">1. </span><span id="t25_4052" class="t s7_4052">Software can determine the number N by executing CPUID with 80000008H in EAX. The number of linear-address bits supported is </span>
<span id="t26_4052" class="t s7_4052">returned in bits 15:8 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
