// Seed: 3035829628
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wor id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output supply1 id_4;
  inout wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  input wire id_1;
  generate
    assign id_9 = -1;
    wire id_14;
  endgenerate
  assign #id_15 id_4 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd90,
    parameter id_15 = 32'd63
) (
    output supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    output tri0 id_4
    , _id_12,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    input wor id_8,
    output uwire id_9,
    input wand id_10
);
  assign id_2 = id_12;
  assign id_9 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire id_14;
  wire _id_15;
  wire [{  -1  ?  -1 : id_12  ,  -1  } : id_15  -  -1] id_16;
  logic id_17;
  ;
  id_18 :
  assert property (@(posedge -1) id_15((~id_18)))
  else;
endmodule
