
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11222309838                       # Number of ticks simulated
final_tick                               536049903375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180468                       # Simulator instruction rate (inst/s)
host_op_rate                                   227170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 250629                       # Simulator tick rate (ticks/s)
host_mem_usage                               67370452                       # Number of bytes of host memory used
host_seconds                                 44776.57                       # Real time elapsed on the host
sim_insts                                  8080735866                       # Number of instructions simulated
sim_ops                                   10171898214                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       108160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        86912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       175872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       343296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1457536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       604032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            604032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11387                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4719                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4719                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28206671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       456234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9637945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7744573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15477741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       410611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15671640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     30590494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9615133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       410611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9615133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129878432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       456234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       410611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       410611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3319103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53824213                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53824213                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53824213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28206671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       456234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9637945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7744573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15477741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       410611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15671640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     30590494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9615133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       410611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9615133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183702645                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078917                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700047                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205541                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817663                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802471                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030825                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        585947                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1242880                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23620531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21149857     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133385      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210708      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335412      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139587      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155668      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167783      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109740      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218391      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23620531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19988856                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774349                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462602                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340785                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14407935                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20019401                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203976                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       482565                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438814                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14398738                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3440                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19988254                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66978199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66978199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964247                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267593                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14378890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593246                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23620531                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17889115     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2301218      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254943      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859820      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802853      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229663      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179611      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61175      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42133      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23620531                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3217     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9667     38.33%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11387433     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214900      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256656      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732611      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593246                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50849754                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16228226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618466                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248991                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23045                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139195                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14382560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372549                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13398762                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884631                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732214                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.497873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373046                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372809                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2125419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209594                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23232254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.380334                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18254993     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2410767     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939102      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505513      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378067      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211117      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130728      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116276      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285691      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23232254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37329108                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29153538                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3291484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.691202                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.691202                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371581                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371581                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60418523                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18538699                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438998                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2186960                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1789659                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216542                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       920215                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          859947                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225427                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9785                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     21092736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12222089                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2186960                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1085374                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2551427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         589524                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        559037                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1291972                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       216502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24573389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        22021962     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          118975      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          189326      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          255078      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          263019      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222416      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124875      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          185442      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1192296      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24573389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081263                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454150                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20877551                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       776290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2546681                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2938                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        369926                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       359505                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14999124                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        369926                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20935307                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151030                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       493306                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2492522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       131295                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14992687                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18327                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        56937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20922373                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     69739974                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     69739974                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18133925                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2788448                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3717                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1930                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395059                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1406127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       759646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8832                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219336                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14973137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14222656                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1651683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3946382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24573389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268422                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18523122     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2514511     10.23%     85.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1266416      5.15%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       931505      3.79%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       736271      3.00%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       299240      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       190098      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        98882      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        13344      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24573389                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2626     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8693     36.44%     47.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12535     52.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11963249     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211511      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1782      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1289141      9.06%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       756973      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14222656                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528487                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              23854                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     53044709                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16628621                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14005815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14246510                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28783                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       227972                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10115                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        369926                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         120704                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12681                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14976893                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1406127                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       759646                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1935                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10731                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247395                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14023458                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1212616                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       199198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1969521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1992885                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            756905                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521085                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14005940                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14005815                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8039750                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21668892                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520430                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371027                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10571036                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13007822                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1969087                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219025                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24203463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18839781     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2671558     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       997750      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       475064      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       417879      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       231217      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191371      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90999      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       287844      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24203463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10571036                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13007822                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1927686                       # Number of memory references committed
system.switch_cpus1.commit.loads              1178155                       # Number of loads committed
system.switch_cpus1.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1875742                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11719999                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       267946                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       287844                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38892450                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           30323764                       # The number of ROB writes
system.switch_cpus1.timesIdled                 321900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2338626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10571036                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13007822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10571036                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.545826                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.545826                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392800                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392800                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63116551                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19511980                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13901898                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3598                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2413447                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2009294                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       220978                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       917453                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          881152                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          259270                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10190                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20988326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13237339                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2413447                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1140422                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2758260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         616646                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1020075                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1305105                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       211306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     25161357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        22403097     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          168687      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211716      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          339081      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142840      0.57%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          183590      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          213402      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           98549      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1400395      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     25161357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089679                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491875                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20866087                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1155369                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2745160                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1370                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        393370                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       367279                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16182974                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        393370                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20887566                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          67113                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1029059                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2725028                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        59213                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16083611                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8515                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        41211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     22456777                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     74788758                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     74788758                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18760838                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3695939                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3878                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2017                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           208148                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1509383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       787133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8743                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       177028                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          15700906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15052868                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15832                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1924761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3934530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     25161357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598253                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320326                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18785919     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2905765     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1188795      4.72%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       666662      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       903223      3.59%     97.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       279022      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       273841      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       146561      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11569      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     25161357                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         103544     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14319     10.90%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13449     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12680455     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205596      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1861      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1380356      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       784600      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15052868                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559336                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             131312                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008723                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     55414237                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     17629659                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14658153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15184180                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        11221                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       289925                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12105                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        393370                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          51139                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6539                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15704803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1509383                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       787133                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2016                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       124348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       254879                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14788908                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1356736                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263960                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2141221                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2090525                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            784485                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549528                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14658242                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14658153                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8781354                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         23598835                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544669                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372110                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10914786                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13449676                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2255175                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222648                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     24767987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543027                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363126                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19075641     77.02%     77.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2884921     11.65%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1047948      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       520875      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       477426      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       200461      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       198483      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94529      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       267703      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     24767987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10914786                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13449676                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1994486                       # Number of memory references committed
system.switch_cpus2.commit.loads              1219458                       # Number of loads committed
system.switch_cpus2.commit.membars               1872                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1949396                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12109215                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       277758                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       267703                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            40205057                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           31803084                       # The number of ROB writes
system.switch_cpus2.timesIdled                 320552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1750658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10914786                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13449676                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10914786                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.465648                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.465648                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.405573                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.405573                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66539191                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20479930                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14962875                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3748                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2122610                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1740736                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209868                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       876412                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          827670                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          216935                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9286                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20259404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12062872                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2122610                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1044605                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2651924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         596440                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1112977                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1249762                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       208397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24407479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21755555     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          285812      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          331725      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          182458      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          211967      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          115868      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           79278      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          205323      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1239493      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24407479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078872                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448234                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20097724                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1278212                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2630653                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19901                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        380987                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       344246                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2181                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14725406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        380987                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20128845                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         394543                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       795905                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2620526                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14715630                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20449155                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68519065                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68519065                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17429432                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3019716                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2107                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           235356                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1407786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       764408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20027                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       168257                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14690041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13870593                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19374                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1856138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4308726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24407479                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.568293                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18561523     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2353098      9.64%     85.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262452      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       874424      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763568      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       391861      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        93651      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61380      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        45522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24407479                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3497     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13135     43.52%     55.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13549     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11610266     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       216800      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1282990      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       758840      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13870593                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515405                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30181                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52198220                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16550154                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13638385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13900774                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34375                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       252714                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        16984                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        380987                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         345377                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14319                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14693878                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1407786                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       764408                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2105                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239240                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13664461                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1204072                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       206132                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1962676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1911908                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            758604                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507746                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13638698                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13638385                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8107294                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21242653                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506777                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381652                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10235701                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12558062                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2136020                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       210892                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24026492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522676                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.340596                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18895100     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2380768      9.91%     88.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       996962      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       597640      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       415927      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       267912      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       139344      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111594      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       221245      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24026492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10235701                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12558062                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1902493                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155069                       # Number of loads committed
system.switch_cpus3.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1797279                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11321652                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255539                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       221245                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38499264                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29769172                       # The number of ROB writes
system.switch_cpus3.timesIdled                 312003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2504536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10235701                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12558062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10235701                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.629230                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.629230                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380339                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380339                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61637268                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18929507                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13740470                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3418                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2125625                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1742901                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       210036                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       876685                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          828832                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          217226                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9281                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20278666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12081040                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2125625                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1046058                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2655798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         597214                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1072399                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1250974                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       208414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24390693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21734895     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          286791      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          331352      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          183100      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          212436      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          115614      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           79238      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          205577      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1241690      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24390693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078984                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.448909                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20115428                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1239201                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2634240                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20186                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        381636                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       345025                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2188                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14747225                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11282                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        381636                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20146856                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         430178                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       720276                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2624101                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        87644                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14737765                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22828                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20478490                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68618962                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68618962                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17447941                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3030549                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3754                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2050                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           237202                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1409651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       765908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20327                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       169695                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14713377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13891910                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19736                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1863048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4320628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24390693                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569558                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260370                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18538001     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2353531      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1264452      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       876294      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       764912      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       392454      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        94180      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        61357      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        45512      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24390693                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3479     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13079     43.57%     55.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13462     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11628258     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       217045      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1699      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1284992      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       759916      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13891910                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516197                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              30020                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52224269                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16580348                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13658686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13921930                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34973                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       253365                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        17696                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        381636                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         381437                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14741                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14717158                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1409651                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       765908                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2048                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       120663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       118782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       239445                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13684921                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1205947                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       206989                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1965622                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1914779                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            759675                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508506                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13658961                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13658686                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8118935                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21272029                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507531                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381672                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10246558                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12571360                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2146005                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3426                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       211009                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24009057                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523609                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.341666                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18872883     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2382231      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       998717      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       598002      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       415939      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       268262      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       139841      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       111879      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       221303      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24009057                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10246558                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12571360                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1904498                       # Number of memory references committed
system.switch_cpus4.commit.loads              1156286                       # Number of loads committed
system.switch_cpus4.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1799173                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11333655                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       255812                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       221303                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38505054                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29816385                       # The number of ROB writes
system.switch_cpus4.timesIdled                 312552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2521322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10246558                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12571360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10246558                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.626444                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.626444                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380743                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380743                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61726971                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18958263                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13761138                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3422                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2014880                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1817507                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       107419                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       772141                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          718345                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          110717                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4679                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     21343750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12671915                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2014880                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       829062                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2505508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         338139                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1276252                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1226730                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       107804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     25353574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.586430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.906317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        22848066     90.12%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           89608      0.35%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          183042      0.72%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           76510      0.30%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          415822      1.64%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          370851      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           71003      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          150053      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1148619      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     25353574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074869                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.470865                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        21204295                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1417303                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2496252                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7901                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        227820                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       177286                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14858729                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1489                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        227820                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        21227631                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1230056                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       112388                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2482513                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        73163                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14850108                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         32810                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        26070                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          489                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     17438665                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     69938595                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     69938595                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15439526                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1999109                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1736                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          885                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           181294                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3502420                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1770472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        16432                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        87426                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14819307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1743                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14237010                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         8324                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1162618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2794127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     25353574                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.561539                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.357225                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     20279420     79.99%     79.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1526184      6.02%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1251773      4.94%     90.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       539541      2.13%     93.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       681295      2.69%     95.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       655193      2.58%     98.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       372233      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        29366      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        18569      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     25353574                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          36192     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        278443     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         8097      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8933032     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       124375      0.87%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          851      0.01%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3412851     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1765901     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14237010                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529021                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             322732                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022669                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     54158649                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15984072                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14114538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14559742                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        25975                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       138966                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          407                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12001                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1254                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        227820                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1184692                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        20508                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14821071                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3502420                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1770472                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          885                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         13616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          407                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        61406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        64182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       125588                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14137003                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3401550                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       100006                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5167228                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1851841                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1765678                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525305                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14115019                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14114538                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7625971                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         15039991                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524470                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507046                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11459762                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13466672                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1355989                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1719                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       109547                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25125754                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535971                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.358464                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20237402     80.54%     80.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1787636      7.11%     87.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       837626      3.33%     90.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       826709      3.29%     94.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       225817      0.90%     95.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       955993      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        71798      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        52548      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       130225      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25125754                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11459762                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13466672                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               5121925                       # Number of memory references committed
system.switch_cpus5.commit.loads              3363454                       # Number of loads committed
system.switch_cpus5.commit.membars                858                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1778048                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11975209                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       130338                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       130225                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            39818151                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29873187                       # The number of ROB writes
system.switch_cpus5.timesIdled                 466240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1558441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11459762                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13466672                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11459762                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.348392                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.348392                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.425823                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.425823                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        69884370                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16393508                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       17686968                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1716                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2187657                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1790244                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       216450                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       921353                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          859457                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          225805                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9820                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21085513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12224326                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2187657                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1085262                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2551772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         589735                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        556750                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1291755                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       216389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24564526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.611271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.952871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        22012754     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          119418      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          189056      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          254932      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          263029      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          222457      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          124450      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          185278      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1193152      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24564526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081289                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454233                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20870570                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       773832                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2546929                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2964                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370228                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       359570                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15001665                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370228                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20928341                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         151124                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       490725                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2492772                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       131333                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14994801                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         18441                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        56912                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20925488                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69749532                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69749532                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18134190                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2791286                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3737                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1954                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           394807                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1406436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       759702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8842                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       255005                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14975178                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14224096                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2130                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1653473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3947139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24564526                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579050                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266827                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18486363     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2547213     10.37%     85.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1277141      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       921750      3.75%     94.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       730421      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       299536      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       190059      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        98711      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        13332      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24564526                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2626     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8715     36.52%     47.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12524     52.48%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11964195     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       211588      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1782      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1289385      9.06%     94.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       757146      5.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14224096                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528541                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              23865                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     53038713                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16632469                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14007092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14247961                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        29111                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       228281                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10171                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370228                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         120664                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12636                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14978960                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         4109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1406436                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       759702                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1955                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       125275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       121866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       247141                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14024672                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1213071                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       199424                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1970149                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1993242                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            757078                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521131                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14007226                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14007092                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8042193                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         21673000                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520477                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371070                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10571176                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13007962                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1971013                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       218935                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24194298                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.537646                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.377661                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18807245     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2694164     11.14%     88.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       995334      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       475814      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       431912      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       231803      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       181897      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        91389      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       284740      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24194298                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10571176                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13007962                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1927686                       # Number of memory references committed
system.switch_cpus6.commit.loads              1178155                       # Number of loads committed
system.switch_cpus6.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1875750                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11720131                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       267946                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       284740                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38888455                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           30328206                       # The number of ROB writes
system.switch_cpus6.timesIdled                 321863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2347489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10571176                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13007962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10571176                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.545792                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.545792                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392805                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392805                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        63123178                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19513606                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13904819                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3598                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2188039                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1790638                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       216677                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       922748                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          860482                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          225851                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9824                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     21097847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12225364                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2188039                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1086333                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2552536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         589567                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        549969                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1292537                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       216621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24570450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.952559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        22017914     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          119310      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          189493      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          255331      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          263222      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          222684      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          124283      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          185442      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1192771      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24570450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081303                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454272                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20883414                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       766531                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2547712                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2953                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        369837                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       359544                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15002713                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1523                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        369837                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20941116                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         152127                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       482521                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2493593                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       131253                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14995945                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18486                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        56825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20927644                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     69754667                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     69754667                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18141267                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2786377                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3743                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1958                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           394027                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1406390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       759901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8818                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       219035                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14976672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14227742                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2138                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1649802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3936825                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24570450                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579059                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268482                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18517279     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2515458     10.24%     85.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1267532      5.16%     90.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       932560      3.80%     94.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       735891      3.00%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       299674      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       190021      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        98800      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        13235      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24570450                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2614     10.95%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8711     36.49%     47.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12548     52.56%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11967368     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       211656      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1783      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1289563      9.06%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       757372      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14227742                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528676                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              23873                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     53051945                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16630295                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14010932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14251615                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        28831                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       227804                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10088                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        369837                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         121740                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12585                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14980457                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1406390                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       759901                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1960                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       125745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       121845                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       247590                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14028531                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1213340                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       199211                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1970640                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1994018                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            757300                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521274                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14011071                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14010932                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8044234                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         21677999                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520620                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371078                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10575250                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13012945                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1967526                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       219163                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24200613                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.537711                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381585                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18834512     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2672727     11.04%     88.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       997925      4.12%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       476116      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       417728      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       231431      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       191176      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        91087      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       287911      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24200613                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10575250                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13012945                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1928399                       # Number of memory references committed
system.switch_cpus7.commit.loads              1178586                       # Number of loads committed
system.switch_cpus7.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1876468                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11724591                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       268034                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       287911                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38893095                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30330798                       # The number of ROB writes
system.switch_cpus7.timesIdled                 322104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2341565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10575250                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13012945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10575250                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544811                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544811                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392956                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392956                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63139951                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19519985                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13906214                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3598                       # number of misc regfile writes
system.l20.replacements                          2507                       # number of replacements
system.l20.tagsinuse                      4095.558104                       # Cycle average of tags in use
system.l20.total_refs                          327157                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         49.546721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.483649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.572344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   927.554712                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3103.947399                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006487                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.226454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.757800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4860                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1587                       # number of Writeback hits
system.l20.Writeback_hits::total                 1587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4875                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l20.overall_hits::total                   4875                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2473                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2473                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2473                       # number of overall misses
system.l20.overall_misses::total                 2507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29832742                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290126404                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1319959146                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29832742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290126404                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1319959146                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29832742                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290126404                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1319959146                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7332                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7367                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.337289                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.336600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.339610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.336600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.339610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521684.756975                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 526509.431990                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521684.756975                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 526509.431990                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521684.756975                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 526509.431990                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 540                       # number of writebacks
system.l20.writebacks::total                      540                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2473                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2473                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2473                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1112501458                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139890647                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1112501458                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139890647                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1112501458                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139890647                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337289                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449859.061059                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 454683.145991                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449859.061059                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 454683.145991                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449859.061059                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 454683.145991                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           884                       # number of replacements
system.l21.tagsinuse                      4095.378368                       # Cycle average of tags in use
system.l21.total_refs                          264686                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4978                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.171153                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.624084                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    31.041763                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   418.397546                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3567.314975                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019195                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007579                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.102148                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.870927                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999848                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3335                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3337                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l21.Writeback_hits::total                 1043                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3353                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3355                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3353                       # number of overall hits
system.l21.overall_hits::total                   3355                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          846                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  886                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          846                       # number of demand (read+write) misses
system.l21.demand_misses::total                   886                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          846                       # number of overall misses
system.l21.overall_misses::total                  886                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28535833                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    384022056                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      412557889                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28535833                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    384022056                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       412557889                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28535833                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    384022056                       # number of overall miss cycles
system.l21.overall_miss_latency::total      412557889                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4181                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4223                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4199                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4241                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4199                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4241                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.202344                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.209803                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.201477                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.208913                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.201477                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.208913                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 713395.825000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 453926.780142                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 465640.958239                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 713395.825000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 453926.780142                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 465640.958239                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 713395.825000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 453926.780142                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 465640.958239                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 467                       # number of writebacks
system.l21.writebacks::total                      467                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          845                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             885                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          845                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              885                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          845                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             885                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25649940                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    322505461                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    348155401                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25649940                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    322505461                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    348155401                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25649940                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    322505461                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    348155401                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.202105                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.209567                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.201238                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.208677                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.201238                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.208677                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 641248.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 381663.267456                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 393395.933333                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 641248.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 381663.267456                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 393395.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 641248.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 381663.267456                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 393395.933333                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           713                       # number of replacements
system.l22.tagsinuse                      4095.488543                       # Cycle average of tags in use
system.l22.total_refs                          252400                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4808                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.495840                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          122.488543                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    30.057118                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   330.218497                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3612.724384                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029904                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007338                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.080620                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.882013                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3210                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3212                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             998                       # number of Writeback hits
system.l22.Writeback_hits::total                  998                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3225                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3227                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3225                       # number of overall hits
system.l22.overall_hits::total                   3227                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          679                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  713                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          679                       # number of demand (read+write) misses
system.l22.demand_misses::total                   713                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          679                       # number of overall misses
system.l22.overall_misses::total                  713                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     52915491                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    311938439                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      364853930                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     52915491                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    311938439                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       364853930                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     52915491                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    311938439                       # number of overall miss cycles
system.l22.overall_miss_latency::total      364853930                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3889                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3925                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          998                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              998                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3904                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3940                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3904                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3940                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.174595                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.181656                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.173924                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.180964                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.173924                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.180964                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1556337.970588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 459408.599411                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 511716.591865                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1556337.970588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 459408.599411                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 511716.591865                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1556337.970588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 459408.599411                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 511716.591865                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 412                       # number of writebacks
system.l22.writebacks::total                      412                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          679                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             713                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          679                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              713                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          679                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             713                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50474291                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    263186239                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    313660530                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50474291                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    263186239                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    313660530                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50474291                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    263186239                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    313660530                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.174595                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.181656                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.173924                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.180964                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.173924                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.180964                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1484537.970588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 387608.599411                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 439916.591865                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1484537.970588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 387608.599411                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 439916.591865                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1484537.970588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 387608.599411                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 439916.591865                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1396                       # number of replacements
system.l23.tagsinuse                      4095.446725                       # Cycle average of tags in use
system.l23.total_refs                          346252                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5492                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.046613                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.469853                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.531724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   648.836752                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3269.608396                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036003                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007210                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.158407                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.798244                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4237                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4238                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2436                       # number of Writeback hits
system.l23.Writeback_hits::total                 2436                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4252                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4253                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4252                       # number of overall hits
system.l23.overall_hits::total                   4253                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1355                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1392                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1357                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1394                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1357                       # number of overall misses
system.l23.overall_misses::total                 1394                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     37656442                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    685885487                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      723541929                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       838406                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       838406                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     37656442                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    686723893                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       724380335                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     37656442                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    686723893                       # number of overall miss cycles
system.l23.overall_miss_latency::total      724380335                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5592                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5630                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2436                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2436                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5609                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5647                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5609                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5647                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242310                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.247247                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.241933                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246857                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.241933                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246857                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 506188.551292                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 519785.868534                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       419203                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       419203                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 506060.348563                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 519641.560258                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 506060.348563                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 519641.560258                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 877                       # number of writebacks
system.l23.writebacks::total                      877                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1355                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1392                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1357                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1394                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1357                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1394                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    588529142                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    623526009                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       694806                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       694806                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    589223948                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    624220815                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    589223948                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    624220815                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242310                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.247247                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246857                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246857                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 434338.850185                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 447935.351293                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       347403                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       347403                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 434210.720707                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 447791.115495                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 434210.720707                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 447791.115495                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1412                       # number of replacements
system.l24.tagsinuse                      4095.382744                       # Cycle average of tags in use
system.l24.total_refs                          346299                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5508                       # Sample count of references to valid blocks.
system.l24.avg_refs                         62.872004                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          148.396875                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    29.695615                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   653.863194                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3263.427060                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036230                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007250                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.159635                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.796735                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4267                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4268                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2455                       # number of Writeback hits
system.l24.Writeback_hits::total                 2455                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4282                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4283                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4282                       # number of overall hits
system.l24.overall_hits::total                   4283                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1370                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1406                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            4                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1374                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1410                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1374                       # number of overall misses
system.l24.overall_misses::total                 1410                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     31483361                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    688071547                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      719554908                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2227261                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2227261                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     31483361                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    690298808                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       721782169                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     31483361                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    690298808                       # number of overall miss cycles
system.l24.overall_miss_latency::total      721782169                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5637                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5674                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2455                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2455                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           19                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5656                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5693                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5656                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5693                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.243037                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.247797                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.210526                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.210526                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.242928                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.247673                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.242928                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.247673                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 874537.805556                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 502242.005109                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511774.472262                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 556815.250000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 556815.250000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 874537.805556                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 502400.879185                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511902.247518                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 874537.805556                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 502400.879185                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511902.247518                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 883                       # number of writebacks
system.l24.writebacks::total                      883                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1370                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1406                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            4                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1374                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1410                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1374                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1410                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28898561                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    589646992                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    618545553                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1940061                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1940061                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28898561                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    591587053                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    620485614                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28898561                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    591587053                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    620485614                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.243037                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.247797                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.210526                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.242928                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.247673                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.242928                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.247673                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 802737.805556                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 430399.264234                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 439932.825747                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 485015.250000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 485015.250000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 802737.805556                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 430558.262737                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 440060.719149                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 802737.805556                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 430558.262737                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 440060.719149                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2719                       # number of replacements
system.l25.tagsinuse                      4095.868108                       # Cycle average of tags in use
system.l25.total_refs                          324216                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6815                       # Sample count of references to valid blocks.
system.l25.avg_refs                         47.573881                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           13.005987                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    27.777155                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1298.315587                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2756.769379                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003175                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006782                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.316972                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.673039                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5503                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5504                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2349                       # number of Writeback hits
system.l25.Writeback_hits::total                 2349                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5512                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5513                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5512                       # number of overall hits
system.l25.overall_hits::total                   5513                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2682                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2719                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2682                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2719                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2682                       # number of overall misses
system.l25.overall_misses::total                 2719                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     45716803                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1377310271                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1423027074                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     45716803                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1377310271                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1423027074                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     45716803                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1377310271                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1423027074                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         8185                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               8223                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2349                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2349                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         8194                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                8232                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         8194                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               8232                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.327673                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.330658                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.327313                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.330296                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.327313                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.330296                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1235589.270270                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513538.505220                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 523364.131666                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1235589.270270                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513538.505220                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 523364.131666                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1235589.270270                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513538.505220                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 523364.131666                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 613                       # number of writebacks
system.l25.writebacks::total                      613                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2682                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2719                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2682                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2719                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2682                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2719                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     43059805                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1184713827                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1227773632                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     43059805                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1184713827                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1227773632                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     43059805                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1184713827                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1227773632                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.327673                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.330658                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.327313                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.330296                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.327313                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.330296                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1163778.513514                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 441727.750559                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 451553.376977                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1163778.513514                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 441727.750559                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 451553.376977                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1163778.513514                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 441727.750559                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 451553.376977                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           879                       # number of replacements
system.l26.tagsinuse                      4095.380399                       # Cycle average of tags in use
system.l26.total_refs                          264684                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4973                       # Sample count of references to valid blocks.
system.l26.avg_refs                         53.224211                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.625926                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.563490                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   417.593773                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3569.597211                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019196                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007218                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.101952                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.871484                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3333                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3335                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l26.Writeback_hits::total                 1043                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3351                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3353                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3351                       # number of overall hits
system.l26.overall_hits::total                   3353                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          844                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  881                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          844                       # number of demand (read+write) misses
system.l26.demand_misses::total                   881                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          844                       # number of overall misses
system.l26.overall_misses::total                  881                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31373089                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    384846399                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      416219488                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31373089                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    384846399                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       416219488                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31373089                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    384846399                       # number of overall miss cycles
system.l26.overall_miss_latency::total      416219488                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         4177                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               4216                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         4195                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                4234                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         4195                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               4234                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.202059                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.208966                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.201192                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.208077                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.201192                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.208077                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 847921.324324                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 455979.145735                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 472439.827469                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 847921.324324                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 455979.145735                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 472439.827469                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 847921.324324                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 455979.145735                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 472439.827469                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 464                       # number of writebacks
system.l26.writebacks::total                      464                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          843                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             880                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          843                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              880                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          843                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             880                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28715367                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    323819011                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    352534378                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28715367                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    323819011                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    352534378                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28715367                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    323819011                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    352534378                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.201819                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.208729                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.200954                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.207841                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.200954                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.207841                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       776091                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 384126.940688                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 400607.247727                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst       776091                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 384126.940688                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 400607.247727                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst       776091                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 384126.940688                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 400607.247727                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           878                       # number of replacements
system.l27.tagsinuse                      4095.380692                       # Cycle average of tags in use
system.l27.total_refs                          264684                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4972                       # Sample count of references to valid blocks.
system.l27.avg_refs                         53.234916                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.625910                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.550785                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   417.768791                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3569.435205                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019196                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007215                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.101994                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.871444                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3333                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3335                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l27.Writeback_hits::total                 1043                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3351                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3353                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3351                       # number of overall hits
system.l27.overall_hits::total                   3353                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          844                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          844                       # number of demand (read+write) misses
system.l27.demand_misses::total                   880                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          844                       # number of overall misses
system.l27.overall_misses::total                  880                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29862137                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    378452613                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      408314750                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29862137                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    378452613                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       408314750                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29862137                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    378452613                       # number of overall miss cycles
system.l27.overall_miss_latency::total      408314750                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4177                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4215                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4195                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4233                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4195                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4233                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.202059                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.208778                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201192                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.207890                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201192                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.207890                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 829503.805556                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448403.569905                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 463994.034091                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 829503.805556                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448403.569905                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 463994.034091                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 829503.805556                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448403.569905                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 463994.034091                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 463                       # number of writebacks
system.l27.writebacks::total                      463                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          843                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          843                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          843                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27277060                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    317465137                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    344742197                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27277060                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    317465137                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    344742197                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27277060                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    317465137                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    344742197                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201819                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.208541                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.200954                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.207654                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.200954                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.207654                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 757696.111111                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376589.723606                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 392198.176337                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 757696.111111                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376589.723606                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 392198.176337                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 757696.111111                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376589.723606                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 392198.176337                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.429694                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250880                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907144.533333                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.429694                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048766                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242831                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242831                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242831                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242831                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242831                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21906.034986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.251024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.748976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19059                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4445010797                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4445010797                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4452254090                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4452254090                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4452254090                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4452254090                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234293.210890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234293.210890                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 233603.761478                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 233603.761478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 233603.761478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 233603.761478                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1587                       # number of writebacks
system.cpu0.dcache.writebacks::total             1587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1630172273                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1630172273                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631133773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631133773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631133773                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631133773                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222336.643890                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222336.643890                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 222013.580101                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 222013.580101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 222013.580101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 222013.580101                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.686052                       # Cycle average of tags in use
system.cpu1.icache.total_refs               995555017                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1925638.330754                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.686052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052381                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.813599                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1291915                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1291915                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1291915                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1291915                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1291915                       # number of overall hits
system.cpu1.icache.overall_hits::total        1291915                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36551818                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36551818                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36551818                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36551818                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36551818                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36551818                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1291972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1291972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1291972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1291972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1291972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1291972                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 641259.964912                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 641259.964912                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 641259.964912                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 641259.964912                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 641259.964912                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 641259.964912                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29034810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29034810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29034810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29034810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29034810                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29034810                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       691305                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       691305                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       691305                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       691305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       691305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       691305                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4199                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151860146                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4455                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34087.574860                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.295312                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.704688                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       887574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         887574                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       745978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        745978                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1912                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1799                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1633552                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1633552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1633552                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1633552                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13359                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13462                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13462                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13462                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13462                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2457095494                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2457095494                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8506562                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8506562                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2465602056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2465602056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2465602056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2465602056                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       900933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       900933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       746081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       746081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1647014                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1647014                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1647014                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1647014                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014828                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000138                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008174                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008174                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008174                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008174                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 183928.100457                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 183928.100457                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82587.980583                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82587.980583                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 183152.730352                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 183152.730352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 183152.730352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 183152.730352                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu1.dcache.writebacks::total             1043                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9178                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9178                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9263                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4181                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    608429184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    608429184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1169470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1169470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    609598654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    609598654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    609598654                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    609598654                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145522.407080                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145522.407080                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64970.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64970.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.865811                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998667575                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2033946.181263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.865811                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.051067                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.780234                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1305055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1305055                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1305055                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1305055                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1305055                       # number of overall hits
system.cpu2.icache.overall_hits::total        1305055                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82310602                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82310602                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82310602                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82310602                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82310602                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82310602                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1305104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1305104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1305104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1305104                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1305104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1305104                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1679808.204082                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1679808.204082                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1679808.204082                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1679808.204082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1679808.204082                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1679808.204082                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53328171                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53328171                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53328171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53328171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53328171                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53328171                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1481338.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1481338.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1481338.083333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3904                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148177510                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4160                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35619.593750                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   217.675773                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    38.324227                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.850296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.149704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1039137                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1039137                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       771184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        771184                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1979                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1979                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1874                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1810321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1810321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1810321                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1810321                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10003                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10003                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10058                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10058                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10058                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10058                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1367689443                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1367689443                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4984037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4984037                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1372673480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1372673480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1372673480                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1372673480                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1049140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1049140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       771239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       771239                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1820379                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1820379                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1820379                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1820379                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005525                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005525                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005525                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005525                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 136727.925922                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 136727.925922                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90618.854545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90618.854545                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 136475.788427                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136475.788427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 136475.788427                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136475.788427                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu2.dcache.writebacks::total              998                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6114                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6114                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6154                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6154                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6154                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3889                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3889                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3904                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3904                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    527010003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    527010003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1070934                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1070934                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    528080937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    528080937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    528080937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    528080937                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003707                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003707                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002145                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002145                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002145                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002145                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135512.986115                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 135512.986115                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71395.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71395.600000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 135266.633453                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.549711                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996812159                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916946.459615                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.549711                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048958                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821394                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1249713                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1249713                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1249713                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1249713                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1249713                       # number of overall hits
system.cpu3.icache.overall_hits::total        1249713                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     51728056                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51728056                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157721328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26891.957033                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.520091                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.479909                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884844                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115156                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       879898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         879898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       743153                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        743153                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1709                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1623051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1623051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1623051                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1623051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          611                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          611                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20046                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20046                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4512181737                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4512181737                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    265585184                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    265585184                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4777766921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4777766921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4777766921                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4777766921                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232167.827991                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232167.827991                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 434672.968903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 434672.968903                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238340.163674                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238340.163674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238340.163674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238340.163674                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1151011                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 164430.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2436                       # number of writebacks
system.cpu3.dcache.writebacks::total             2436                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14437                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14437                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    975473912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    975473912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    977300603                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    977300603                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    977300603                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    977300603                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 174440.971388                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 174440.971388                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 174237.939561                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 174237.939561                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 174237.939561                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 174237.939561                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               512.621675                       # Cycle average of tags in use
system.cpu4.icache.total_refs               996813373                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1920642.337187                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.621675                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049073                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.821509                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1250927                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1250927                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1250927                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1250927                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1250927                       # number of overall hits
system.cpu4.icache.overall_hits::total        1250927                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     36906199                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     36906199                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     36906199                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     36906199                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     36906199                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     36906199                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1250974                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1250974                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1250974                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1250974                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1250974                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1250974                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 785238.276596                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 785238.276596                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 785238.276596                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 785238.276596                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 785238.276596                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 785238.276596                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     31884352                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     31884352                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     31884352                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     31884352                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     31884352                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     31884352                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 861739.243243                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 861739.243243                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 861739.243243                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5656                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               157723119                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5912                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26678.470737                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.510087                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.489913                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.884805                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.115195                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       880925                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         880925                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       743908                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        743908                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1711                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1711                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1624833                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1624833                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1624833                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1624833                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19419                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19419                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          640                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20059                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20059                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20059                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20059                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4452785890                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4452785890                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    245913492                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    245913492                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4698699382                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4698699382                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4698699382                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4698699382                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       900344                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       900344                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       744548                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       744548                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1644892                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1644892                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1644892                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1644892                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021568                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021568                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000860                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000860                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012195                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012195                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012195                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012195                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 229300.473248                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 229300.473248                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 384239.831250                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 384239.831250                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 234243.949449                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 234243.949449                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 234243.949449                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 234243.949449                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1007838                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 125979.750000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2455                       # number of writebacks
system.cpu4.dcache.writebacks::total             2455                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13782                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13782                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          621                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          621                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14403                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14403                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14403                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14403                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5637                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5637                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           19                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5656                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5656                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5656                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5656                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    979738417                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    979738417                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      3242504                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      3242504                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    982980921                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    982980921                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    982980921                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    982980921                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003439                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003439                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003439                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003439                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 173804.934717                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 173804.934717                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 170658.105263                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 170658.105263                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 173794.363685                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 173794.363685                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 173794.363685                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 173794.363685                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               570.948192                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1026168005                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1766209.991394                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.531925                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.416268                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.047327                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.914981                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1226679                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1226679                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1226679                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1226679                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1226679                       # number of overall hits
system.cpu5.icache.overall_hits::total        1226679                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     60673779                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     60673779                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     60673779                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     60673779                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     60673779                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     60673779                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1226730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1226730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1226730                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1226730                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1226730                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1226730                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1189681.941176                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1189681.941176                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1189681.941176                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1189681.941176                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1189681.941176                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1189681.941176                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     46095261                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     46095261                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     46095261                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     46095261                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     46095261                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     46095261                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1213033.184211                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1213033.184211                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1213033.184211                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1213033.184211                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1213033.184211                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1213033.184211                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8194                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               404506134                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8450                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              47870.548402                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.084331                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.915669                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433923                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566077                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3209668                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3209668                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1756696                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1756696                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          863                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          863                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          858                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          858                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4966364                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4966364                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4966364                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4966364                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        29411                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        29411                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        29441                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         29441                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        29441                       # number of overall misses
system.cpu5.dcache.overall_misses::total        29441                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6886677717                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6886677717                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2357138                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2357138                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6889034855                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6889034855                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6889034855                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6889034855                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3239079                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3239079                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1756726                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1756726                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          858                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          858                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4995805                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4995805                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4995805                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4995805                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009080                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009080                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005893                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005893                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 234153.130359                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 234153.130359                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 78571.266667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 78571.266667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 233994.594443                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 233994.594443                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 233994.594443                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 233994.594443                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2349                       # number of writebacks
system.cpu5.dcache.writebacks::total             2349                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        21226                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        21226                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        21247                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        21247                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        21247                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        21247                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8185                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8185                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8194                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8194                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1776907381                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1776907381                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       582027                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       582027                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1777489408                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1777489408                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1777489408                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1777489408                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217093.143677                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217093.143677                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64669.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64669.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216925.727117                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216925.727117                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216925.727117                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216925.727117                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               506.207560                       # Cycle average of tags in use
system.cpu6.icache.total_refs               995554807                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1936877.056420                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.207560                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050012                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.811230                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1291705                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1291705                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1291705                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1291705                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1291705                       # number of overall hits
system.cpu6.icache.overall_hits::total        1291705                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     36682327                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     36682327                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     36682327                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     36682327                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     36682327                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     36682327                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1291755                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1291755                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1291755                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1291755                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1291755                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1291755                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 733646.540000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 733646.540000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 733646.540000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 733646.540000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 733646.540000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 733646.540000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31863480                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31863480                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31863480                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31863480                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31863480                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31863480                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 817012.307692                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 817012.307692                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 817012.307692                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 817012.307692                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 817012.307692                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 817012.307692                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4195                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               151860228                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4451                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              34118.226915                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.289053                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.710947                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.872223                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.127777                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       887640                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         887640                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       745976                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        745976                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1930                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1930                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1799                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1633616                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1633616                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1633616                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1633616                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        13386                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        13386                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          105                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        13491                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         13491                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        13491                       # number of overall misses
system.cpu6.dcache.overall_misses::total        13491                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2474574059                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2474574059                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8423216                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8423216                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2482997275                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2482997275                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2482997275                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2482997275                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       901026                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       901026                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       746081                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       746081                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1647107                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1647107                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1647107                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1647107                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014856                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014856                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000141                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008191                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008191                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008191                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008191                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 184862.846183                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 184862.846183                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80221.104762                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80221.104762                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 184048.423023                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 184048.423023                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 184048.423023                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 184048.423023                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu6.dcache.writebacks::total             1043                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         9209                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         9209                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         9296                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         9296                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         9296                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         9296                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4177                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4177                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4195                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4195                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    609133959                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    609133959                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1169469                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1169469                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    610303428                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    610303428                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    610303428                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    610303428                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004636                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004636                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 145830.490543                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 145830.490543                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64970.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64970.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 145483.534684                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 145483.534684                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 145483.534684                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 145483.534684                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               506.194968                       # Cycle average of tags in use
system.cpu7.icache.total_refs               995555590                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940654.171540                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.194968                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049992                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.811210                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1292488                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1292488                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1292488                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1292488                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1292488                       # number of overall hits
system.cpu7.icache.overall_hits::total        1292488                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34733973                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34733973                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34733973                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34733973                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34733973                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34733973                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1292537                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1292537                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1292537                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1292537                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1292537                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1292537                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000038                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 708856.591837                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 708856.591837                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 708856.591837                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 708856.591837                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 708856.591837                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 708856.591837                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     30337251                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30337251                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     30337251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30337251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     30337251                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30337251                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 798348.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 798348.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 798348.710526                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 798348.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 798348.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 798348.710526                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4195                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151860939                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4451                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34118.386655                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.289336                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.710664                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.872224                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.127776                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       888066                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         888066                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       746257                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        746257                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1934                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1934                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1799                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1634323                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1634323                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1634323                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1634323                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        13383                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        13383                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          105                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13488                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13488                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13488                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13488                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2450070836                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2450070836                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8488701                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8488701                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2458559537                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2458559537                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2458559537                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2458559537                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       901449                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       901449                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       746362                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       746362                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1647811                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1647811                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1647811                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1647811                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014846                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014846                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000141                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008185                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008185                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008185                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008185                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183073.364418                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183073.364418                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80844.771429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80844.771429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182277.545744                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182277.545744                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182277.545744                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182277.545744                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu7.dcache.writebacks::total             1043                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9206                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9206                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         9293                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         9293                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         9293                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         9293                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4177                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4177                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4195                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4195                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4195                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4195                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    602730232                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    602730232                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1169120                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1169120                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    603899352                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    603899352                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    603899352                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    603899352                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002546                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002546                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 144297.398133                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 144297.398133                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64951.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64951.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 143956.937306                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 143956.937306                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 143956.937306                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 143956.937306                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
