<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.catalog.arm.cortexm3.concertoInit.Boot</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2015 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== Boot.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    
    18    <span class=key>package</span> ti.catalog.arm.cortexm3.concertoInit;
    19    
    20    import xdc.rov.ViewInfo;
    21    
    22    <span class="xdoc">/*!
</span>    23    <span class="xdoc"> *  ======== Boot ========
</span>    24    <span class="xdoc"> *  Concerto M3 Boot Support.
</span>    25    <span class="xdoc"> *
</span>    26    <span class="xdoc"> *  The Boot module supports boot initialization for the Concerto M3 core.
</span>    27    <span class="xdoc"> *  A special boot init function is created based on the configuration
</span>    28    <span class="xdoc"> *  settings for this module.  This function is hooked into the
</span>    29    <span class="xdoc"> *  xdc.runtime.Reset.fxns[] array and called very early at boot time (prior
</span>    30    <span class="xdoc"> *  to cinit processing).
</span>    31    <span class="xdoc"> * 
</span>    32    <span class="xdoc"> *  The code to support the boot module is placed in a separate section
</span>    33    <span class="xdoc"> *  named `".text:.bootCodeSection"` to allow placement of this section in
</span>    34    <span class="xdoc"> *  the linker .cmd file if necessary. This section is a subsection of the
</span>    35    <span class="xdoc"> *  `".text"` section so this code will be placed into the .text section unless
</span>    36    <span class="xdoc"> *  explicitly placed, either through
</span>    37    <span class="xdoc"> *  `{<b>@link</b> xdc.cfg.Program#sectMap Program.sectMap}` or through a linker
</span>    38    <span class="xdoc"> *  command file.
</span>    39    <span class="xdoc"> */</span>
    40    @Template(<span class="string">"./Boot.xdt"</span>)
    41    @NoRuntime
    42    <span class=key>module</span> Boot
    43    {
    44        <span class="xdoc">/*! System PLL Fractional Multiplier (SPLLFMULT) value */</span>
    45        <span class=key>metaonly</span> <span class=key>enum</span> FractMult {
    46            Fract_0  = 0x000,       <span class="xdoc">/*! Fractional multiplier is 0 */</span>
    47            Fract_25 = 0x100,       <span class="xdoc">/*! Fractional multiplier is 0.25 */</span>
    48            Fract_50 = 0x200,       <span class="xdoc">/*! Fractional multiplier is 0.5 */</span>
    49            Fract_75 = 0x300        <span class="xdoc">/*! Fractional multiplier is 0.75 */</span>
    50        }
    51    
    52        <span class="xdoc">/*! System Clock Divider (SYSDIVSEL) value */</span>
    53        <span class=key>metaonly</span> <span class=key>enum</span> SysDiv {
    54            Div_1 = 0x0,            <span class="xdoc">/*! Divide by 1 */</span>
    55            Div_2 = 0x1,            <span class="xdoc">/*! Divide by 2 */</span>
    56            Div_4 = 0x2,            <span class="xdoc">/*! Divide by 4 */</span>
    57            Div_8 = 0x3             <span class="xdoc">/*! Divide by 8 */</span>
    58        };
    59    
    60        <span class="xdoc">/*! M3 Subsystem Clock Divider (M3SSDIVSEL) value */</span>
    61        <span class=key>metaonly</span> <span class=key>enum</span> M3Div {
    62            M3Div_1 = 0x0,          <span class="xdoc">/*! Divide by 1 */</span>
    63            M3Div_2 = 0x1,          <span class="xdoc">/*! Divide by 2 */</span>
    64            M3Div_4 = 0x2           <span class="xdoc">/*! Divide by 4 */</span>
    65        };
    66    
    67        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
    68            Bool configureClocks;
    69            UInt OSCCLK;
    70            UInt SPLLIMULT;
    71            String SPLLFMULT;
    72            String SYSDIVSEL;
    73            String M3SSDIVSEL;
    74            Bool bootC28;
    75        }
    76    
    77        @Facet
    78        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo = 
    79            ViewInfo.create({
    80                viewMap: [
    81                [
    82                    <span class="string">'Module'</span>,
    83                    {
    84                        type: ViewInfo.MODULE,
    85                        viewInitFxn: <span class="string">'viewInitModule'</span>,
    86                        structName: <span class="string">'ModuleView'</span>
    87                    }
    88                ],
    89                ]
    90            });
    91        
    92         <span class="xdoc">/*!
</span>    93    <span class="xdoc">     *  Flash controller configuration flag, default is true.
</span>    94    <span class="xdoc">     *
</span>    95    <span class="xdoc">     *  Set to true to enable the configuration of the Flash controller
</span>    96    <span class="xdoc">     *  wait states, program and data cache.
</span>    97    <span class="xdoc">     */</span>
    98        <span class=key>metaonly</span> <span class=key>config</span> Bool configureFlashController = <span class=key>true</span>;
    99    
   100        <span class="xdoc">/*! 
</span>   101    <span class="xdoc">     *  Clock configuration flag, default is false.
</span>   102    <span class="xdoc">     *
</span>   103    <span class="xdoc">     *  Set to true to configure the PLL and system and M3 subsystem clock 
</span>   104    <span class="xdoc">     *  dividers.
</span>   105    <span class="xdoc">     */</span>
   106        <span class=key>config</span> Bool configureClocks = <span class=key>false</span>;
   107    
   108        <span class="xdoc">/*!
</span>   109    <span class="xdoc">     *  ======== sharedMemoryEnable ========
</span>   110    <span class="xdoc">     *  Shared RAM memory enable mask.
</span>   111    <span class="xdoc">     *
</span>   112    <span class="xdoc">     *  This parameter is used for writing the MEMCNF register.
</span>   113    <span class="xdoc">     *  By default, all shared RAM segments will be enabled at runtime.
</span>   114    <span class="xdoc">     *  To disable a shared RAM segment, set the corresponding bit to 0.
</span>   115    <span class="xdoc">     *  If any data is loaded to a shared RAM segment, the segment must
</span>   116    <span class="xdoc">     *  be enabled prior to loading the program through other means.
</span>   117    <span class="xdoc">     */</span>
   118        <span class=key>config</span> Bits32 sharedMemoryEnable = 0xffffffff;
   119    
   120        <span class="xdoc">/*!
</span>   121    <span class="xdoc">     *  ======== sharedMemoryOwnerMask ========
</span>   122    <span class="xdoc">     *  Shared RAM owner select mask.
</span>   123    <span class="xdoc">     *
</span>   124    <span class="xdoc">     *  This parameter is used for writing the MSxMSEL register.
</span>   125    <span class="xdoc">     *  By default, each value of each shared RAM select bit is '0'.
</span>   126    <span class="xdoc">     *  This means the M3 is the owner and has write access based upon
</span>   127    <span class="xdoc">     *  the sharedMemoryAccess bits.  Setting a '1' in any bit position
</span>   128    <span class="xdoc">     *  makes the C28 the owner of that shared RAM segment.
</span>   129    <span class="xdoc">     */</span>
   130        <span class=key>config</span> Bits32 sharedMemoryOwnerMask = 0;
   131    
   132        <span class="xdoc">/*!
</span>   133    <span class="xdoc">     *  ======== sharedMemoryAccess ========
</span>   134    <span class="xdoc">     *  Shared RAM M3 write access.
</span>   135    <span class="xdoc">     *
</span>   136    <span class="xdoc">     *  This parameter is used for writing the MSxSRCR registers.
</span>   137    <span class="xdoc">     *  It determines the M3 write access for each shared RAM segment only
</span>   138    <span class="xdoc">     *  when the M3 is the owner of the shared RAM segment.
</span>   139    <span class="xdoc">     *  By default, the M3 is allowed to CPU fetch, DMA write, and CPU write.
</span>   140    <span class="xdoc">     *
</span>   141    <span class="xdoc">     *  Bit 0 is for CPU fetch. 0 - fetch allowed, 1 - fetch not allowed
</span>   142    <span class="xdoc">     *  Bit 1 is for DMA write. 0 - write allowed, 1 - write not allowed
</span>   143    <span class="xdoc">     *  Bit 2 is for CPU write. 0 - write allowed, 1 - write not allowed
</span>   144    <span class="xdoc">     */</span>
   145        <span class=key>config</span> Bits32 sharedMemoryAccess[8];
   146    
   147        <span class="xdoc">/*!
</span>   148    <span class="xdoc">     *  OSCCLK input frequency to PLL, in MHz. Default is 20 MHz.
</span>   149    <span class="xdoc">     *
</span>   150    <span class="xdoc">     *  This is the frequency of the oscillator clock (OSCCLK) input to the
</span>   151    <span class="xdoc">     *  PLL.
</span>   152    <span class="xdoc">     */</span>
   153        <span class=key>metaonly</span> <span class=key>config</span> UInt OSCCLK = 20;
   154    
   155        <span class="xdoc">/*! System PLL Integer Multiplier (SPLLIMULT) value */</span>
   156        <span class=key>metaonly</span> <span class=key>config</span> UInt SPLLIMULT = 1;
   157    
   158        <span class="xdoc">/*! System PLL Fractional Multiplier (SPLLFMULT) value */</span>
   159        <span class=key>metaonly</span> <span class=key>config</span> FractMult SPLLFMULT = Fract_0;
   160    
   161        <span class="xdoc">/*! System Clock Divider (SYSDIVSEL) value */</span>
   162        <span class=key>metaonly</span> <span class=key>config</span> SysDiv SYSDIVSEL = Div_8;
   163    
   164        <span class="xdoc">/*! M3 Subsystem Clock Divider (M3SSDIVSEL) value */</span>
   165        <span class=key>metaonly</span> <span class=key>config</span> M3Div M3SSDIVSEL = M3Div_4;
   166    
   167        <span class="xdoc">/*! 
</span>   168    <span class="xdoc">     *  Flash controller wait states configuration flag, default is true.
</span>   169    <span class="xdoc">     *
</span>   170    <span class="xdoc">     *  Set to true to configure the Flash controller wait states.  The number
</span>   171    <span class="xdoc">     *  of wait states is computed based upon the CPU frequency.
</span>   172    <span class="xdoc">     */</span>
   173        <span class=key>metaonly</span> <span class=key>config</span> Bool configureFlashWaitStates = <span class=key>true</span>;
   174    
   175        <span class="xdoc">/*! 
</span>   176    <span class="xdoc">     *  Flash controller program cache enable flag, default is true.
</span>   177    <span class="xdoc">     *
</span>   178    <span class="xdoc">     *  Set to true to enable the Flash controller's program cache.
</span>   179    <span class="xdoc">     */</span>
   180        <span class=key>metaonly</span> <span class=key>config</span> Bool enableFlashProgramCache = <span class=key>true</span>;
   181    
   182        <span class="xdoc">/*! 
</span>   183    <span class="xdoc">     *  Flash controller data cache enable flag, default is true.
</span>   184    <span class="xdoc">     *
</span>   185    <span class="xdoc">     *  Set to true to enable the Flash controller's data cache.
</span>   186    <span class="xdoc">     */</span>
   187        <span class=key>metaonly</span> <span class=key>config</span> Bool enableFlashDataCache = <span class=key>true</span>;
   188    
   189        <span class="xdoc">/*!
</span>   190    <span class="xdoc">     *  Function to be called when Limp mode is detected.
</span>   191    <span class="xdoc">     *
</span>   192    <span class="xdoc">     *  This function is called when the Boot module is about to configure
</span>   193    <span class="xdoc">     *  the PLL, but finds the device operating in Limp mode (i.e., the mode
</span>   194    <span class="xdoc">     *  when a missing OSCCLK input has been detected).
</span>   195    <span class="xdoc">     *
</span>   196    <span class="xdoc">     *  If this function is not specified by the application, a default
</span>   197    <span class="xdoc">     *  function will be used, which spins in an infinite loop.
</span>   198    <span class="xdoc">     */</span>
   199        <span class=key>metaonly</span> <span class=key>config</span> Fxn limpAbortFunction;
   200    
   201        <span class="xdoc">/*!
</span>   202    <span class="xdoc">     *  Boot from Flash flag.  Default is true. 
</span>   203    <span class="xdoc">     *
</span>   204    <span class="xdoc">     *  Set to true to enable booting the M3 from Flash. 
</span>   205    <span class="xdoc">     */</span>
   206        <span class=key>metaonly</span> <span class=key>config</span> Bool bootFromFlash = <span class=key>true</span>;
   207    
   208        <span class="xdoc">/*!
</span>   209    <span class="xdoc">     *  Initiate booting of the C28 processor.  Default is false. 
</span>   210    <span class="xdoc">     *
</span>   211    <span class="xdoc">     *  Set to true to enable the M3 to initiate boot of the C28.  
</span>   212    <span class="xdoc">     *
</span>   213    <span class="xdoc">     *  If enabled, this will occur after the optional clock configuration 
</span>   214    <span class="xdoc">     *  step, enabled by `{<b>@link</b> #configureClocks}`.
</span>   215    <span class="xdoc">     */</span>
   216        <span class=key>metaonly</span> <span class=key>config</span> Bool bootC28 = <span class=key>false</span>;
   217    
   218        <span class="xdoc">/*!
</span>   219    <span class="xdoc">     *  Initialize C28 RAM regions before booting the C28 processor.  
</span>   220    <span class="xdoc">     *  Default is true.
</span>   221    <span class="xdoc">     *
</span>   222    <span class="xdoc">     *  Set to true to enable initialization of these C28 RAM regions: M1,
</span>   223    <span class="xdoc">     *  CtoM, LO, L1, L2, and L3.  RAM locations will be zeroed, and the ECC or 
</span>   224    <span class="xdoc">     *  parity bits will be initialized.
</span>   225    <span class="xdoc">     */</span>
   226        <span class=key>metaonly</span> <span class=key>config</span> Bool initC28RAMs = <span class=key>true</span>;
   227    
   228        <span class="xdoc">/*!
</span>   229    <span class="xdoc">     *  Configure Shared RAM regions before booting the C28 processor.  
</span>   230    <span class="xdoc">     *  Default is true.
</span>   231    <span class="xdoc">     *
</span>   232    <span class="xdoc">     *  Set to true to enable Shared RAM regions S0-S7, to set the
</span>   233    <span class="xdoc">     *  owner of each region and the write access permissions for the onwer.
</span>   234    <span class="xdoc">     */</span>
   235        <span class=key>metaonly</span> <span class=key>config</span> Bool configSharedRAMs = <span class=key>true</span>;
   236    
   237        <span class="xdoc">/*!
</span>   238    <span class="xdoc">     *  ======== loadSegment ========
</span>   239    <span class="xdoc">     *  Specifies where to load the flash function
</span>   240    <span class="xdoc">     *
</span>   241    <span class="xdoc">     *  If 'configureFlashWaitStates' is true, then this parameter
</span>   242    <span class="xdoc">     *  determines where the ".ti_catalog_c2800_initF2837x_flashfuncs"
</span>   243    <span class="xdoc">     *  section gets loaded.
</span>   244    <span class="xdoc">     */</span>
   245        <span class=key>metaonly</span> <span class=key>config</span> String loadSegment;
   246    
   247        <span class="xdoc">/*!
</span>   248    <span class="xdoc">     *  ======== runSegment ========
</span>   249    <span class="xdoc">     *  Specifies where to run the flash function
</span>   250    <span class="xdoc">     *
</span>   251    <span class="xdoc">     *  If 'configureFlashWaitStates' is true then this parameter
</span>   252    <span class="xdoc">     *  determines where the ".ti_catalog_c2800_initF2837x_flashfuncs"
</span>   253    <span class="xdoc">     *  section gets executed at runtime.
</span>   254    <span class="xdoc">     */</span>
   255        <span class=key>metaonly</span> <span class=key>config</span> String runSegment;
   256    
   257        <span class="xdoc">/*!
</span>   258    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   259    <span class="xdoc">     *  ======== getFrequency ========
</span>   260    <span class="xdoc">     *  Gets the resulting M3 CPU frequency (in Hz) given the Clock 
</span>   261    <span class="xdoc">     *  configuration parameters. 
</span>   262    <span class="xdoc">     *
</span>   263    <span class="xdoc">     */</span>
   264        UInt32 getFrequency();
   265        
   266        <span class="xdoc">/*!
</span>   267    <span class="xdoc">     *  <b>@_nodoc</b>    
</span>   268    <span class="xdoc">     *  ======== registerFreqListener ========
</span>   269    <span class="xdoc">     *  Register a module to be notified whenever the frequency changes.
</span>   270    <span class="xdoc">     *
</span>   271    <span class="xdoc">     *  The registered module must have a function named 'fireFrequencyUpdate'
</span>   272    <span class="xdoc">     *  which takes the new frequency as an argument.
</span>   273    <span class="xdoc">     */</span>
   274        <span class=key>function</span> registerFreqListener();
   275    
   276    <span class=key>internal</span>:
   277        
   278        <span class="comment">/* The computed timestamp frequency */</span>
   279        <span class=key>metaonly</span> <span class=key>config</span> UInt timestampFreq;
   280    
   281        <span class="comment">/* Used to display the computed M3 frequency value in the Grace page. */</span>
   282        <span class=key>metaonly</span> <span class=key>config</span> String displayFrequency;
   283    
   284        <span class="comment">/* Used to display the computed C28 frequency value in the Grace page. */</span>
   285        <span class=key>metaonly</span> <span class=key>config</span> String displayFrequency28;
   286    
   287        <span class="comment">/* The computed Flash wait states */</span>
   288        <span class=key>metaonly</span> <span class=key>config</span> UInt flashWaitStates = 3;
   289    
   290        <span class="comment">/* The computed values to write the MSxSRCR registers */</span>
   291        <span class=key>metaonly</span> <span class=key>config</span> Bits32 MSxSRCR[2];
   292    
   293    };
   294    <span class="comment">/*
</span>   295    <span class="comment"> *  @(#) ti.catalog.arm.cortexm3.concertoInit; 1, 0, 0,; 8-14-2015 13:38:20; /db/ztree/library/trees/platform/platform-q07/src/
</span>   296    <span class="comment"> */</span>
   297    
</pre>
</body></html>
