// Seed: 3174219456
module module_0 #(
    parameter id_1 = 32'd7
);
  wire _id_1;
  parameter [id_1 : -1 'b0] id_2 = 1;
  always_ff @(posedge 1'b0) begin : LABEL_0
    wait (id_2);
  end
  parameter id_3 = 1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_3 = 32'd74
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_6[id_3 : id_1];
endmodule
