# system info fyp_max10_tse_sys on 2019.01.16.15:46:10
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1547653538
#
#
# Files generated for fyp_max10_tse_sys on 2019.01.16.15:46:10
files:
filepath,kind,attributes,module,is_top
simulation/fyp_max10_tse_sys.v,VERILOG,,fyp_max10_tse_sys,true
simulation/submodules/fyp_max10_tse_sys_eth_tse_0.v,VERILOG,,fyp_max10_tse_sys_eth_tse_0,false
simulation/submodules/fyp_max10_tse_sys_jtag_uart_0.v,VERILOG,,fyp_max10_tse_sys_jtag_uart_0,false
simulation/submodules/fyp_max10_tse_sys_master_0.v,VERILOG,,fyp_max10_tse_sys_master_0,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0.v,VERILOG,,fyp_max10_tse_sys_nios2_gen2_0,false
simulation/submodules/altera_onchip_flash_util.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/altera_onchip_flash.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/altera_onchip_flash_avmm_data_controller.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/altera_onchip_flash_avmm_csr_controller.v,VERILOG,,altera_onchip_flash,false
simulation/submodules/fyp_max10_tse_sys_onchip_memory2_0.v,VERILOG,,fyp_max10_tse_sys_onchip_memory2_0,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0.v,VERILOG,,fyp_max10_tse_sys_mm_interconnect_0,false
simulation/submodules/fyp_max10_tse_sys_irq_mapper.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/altera_gpio_lite.sv,SYSTEM_VERILOG,,altera_gpio_lite,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_master_0_b2p_adapter,false
simulation/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_master_0_p2b_adapter,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu.sdc,SDC,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu.v,VERILOG,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/fyp_max10_tse_sys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,fyp_max10_tse_sys_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_router,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_router_001,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_router_002,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_router_003,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_router_004,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_router_006,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fyp_max10_tse_sys.eth_tse_0,fyp_max10_tse_sys_eth_tse_0
fyp_max10_tse_sys.eth_tse_0.i_tse_mac,altera_eth_tse_mac
fyp_max10_tse_sys.eth_tse_0.rgmii_in4_0,altera_gpio_lite
fyp_max10_tse_sys.eth_tse_0.rgmii_in1_0,altera_gpio_lite
fyp_max10_tse_sys.eth_tse_0.rgmii_out4_0,altera_gpio_lite
fyp_max10_tse_sys.eth_tse_0.rgmii_out1_0,altera_gpio_lite
fyp_max10_tse_sys.jtag_uart_0,fyp_max10_tse_sys_jtag_uart_0
fyp_max10_tse_sys.master_0,fyp_max10_tse_sys_master_0
fyp_max10_tse_sys.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
fyp_max10_tse_sys.master_0.timing_adt,fyp_max10_tse_sys_master_0_timing_adt
fyp_max10_tse_sys.master_0.fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.master_0.b2p,altera_avalon_st_bytes_to_packets
fyp_max10_tse_sys.master_0.p2b,altera_avalon_st_packets_to_bytes
fyp_max10_tse_sys.master_0.transacto,altera_avalon_packets_to_master
fyp_max10_tse_sys.master_0.b2p_adapter,fyp_max10_tse_sys_master_0_b2p_adapter
fyp_max10_tse_sys.master_0.p2b_adapter,fyp_max10_tse_sys_master_0_p2b_adapter
fyp_max10_tse_sys.master_0.rst_controller,altera_reset_controller
fyp_max10_tse_sys.nios2_gen2_0,fyp_max10_tse_sys_nios2_gen2_0
fyp_max10_tse_sys.nios2_gen2_0.cpu,fyp_max10_tse_sys_nios2_gen2_0_cpu
fyp_max10_tse_sys.onchip_flash_0,altera_onchip_flash
fyp_max10_tse_sys.onchip_memory2_0,fyp_max10_tse_sys_onchip_memory2_0
fyp_max10_tse_sys.mm_interconnect_0,fyp_max10_tse_sys_mm_interconnect_0
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
fyp_max10_tse_sys.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
fyp_max10_tse_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
fyp_max10_tse_sys.mm_interconnect_0.eth_tse_0_control_port_translator,altera_merlin_slave_translator
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_csr_translator,altera_merlin_slave_translator
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_data_translator,altera_merlin_slave_translator
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
fyp_max10_tse_sys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
fyp_max10_tse_sys.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
fyp_max10_tse_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
fyp_max10_tse_sys.mm_interconnect_0.eth_tse_0_control_port_agent,altera_merlin_slave_agent
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_csr_agent,altera_merlin_slave_agent
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_data_agent,altera_merlin_slave_agent
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
fyp_max10_tse_sys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
fyp_max10_tse_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.eth_tse_0_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_csr_agent_rsp_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_csr_agent_rdata_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_data_agent_rsp_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.onchip_flash_0_data_agent_rdata_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
fyp_max10_tse_sys.mm_interconnect_0.router,fyp_max10_tse_sys_mm_interconnect_0_router
fyp_max10_tse_sys.mm_interconnect_0.router_001,fyp_max10_tse_sys_mm_interconnect_0_router_001
fyp_max10_tse_sys.mm_interconnect_0.router_002,fyp_max10_tse_sys_mm_interconnect_0_router_002
fyp_max10_tse_sys.mm_interconnect_0.router_003,fyp_max10_tse_sys_mm_interconnect_0_router_003
fyp_max10_tse_sys.mm_interconnect_0.router_005,fyp_max10_tse_sys_mm_interconnect_0_router_003
fyp_max10_tse_sys.mm_interconnect_0.router_004,fyp_max10_tse_sys_mm_interconnect_0_router_004
fyp_max10_tse_sys.mm_interconnect_0.router_006,fyp_max10_tse_sys_mm_interconnect_0_router_006
fyp_max10_tse_sys.mm_interconnect_0.router_007,fyp_max10_tse_sys_mm_interconnect_0_router_006
fyp_max10_tse_sys.mm_interconnect_0.router_008,fyp_max10_tse_sys_mm_interconnect_0_router_006
fyp_max10_tse_sys.mm_interconnect_0.cmd_demux,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux
fyp_max10_tse_sys.mm_interconnect_0.cmd_demux_001,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_001
fyp_max10_tse_sys.mm_interconnect_0.cmd_demux_002,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_002
fyp_max10_tse_sys.mm_interconnect_0.rsp_demux,fyp_max10_tse_sys_mm_interconnect_0_cmd_demux_002
fyp_max10_tse_sys.mm_interconnect_0.cmd_mux,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux
fyp_max10_tse_sys.mm_interconnect_0.cmd_mux_002,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux
fyp_max10_tse_sys.mm_interconnect_0.cmd_mux_001,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001
fyp_max10_tse_sys.mm_interconnect_0.cmd_mux_003,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001
fyp_max10_tse_sys.mm_interconnect_0.cmd_mux_004,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001
fyp_max10_tse_sys.mm_interconnect_0.cmd_mux_005,fyp_max10_tse_sys_mm_interconnect_0_cmd_mux_001
fyp_max10_tse_sys.mm_interconnect_0.rsp_demux_001,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_001
fyp_max10_tse_sys.mm_interconnect_0.rsp_demux_004,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_001
fyp_max10_tse_sys.mm_interconnect_0.rsp_demux_005,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_001
fyp_max10_tse_sys.mm_interconnect_0.rsp_demux_002,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_002
fyp_max10_tse_sys.mm_interconnect_0.rsp_demux_003,fyp_max10_tse_sys_mm_interconnect_0_rsp_demux_003
fyp_max10_tse_sys.mm_interconnect_0.rsp_mux,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux
fyp_max10_tse_sys.mm_interconnect_0.rsp_mux_001,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_001
fyp_max10_tse_sys.mm_interconnect_0.rsp_mux_002,fyp_max10_tse_sys_mm_interconnect_0_rsp_mux_002
fyp_max10_tse_sys.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
fyp_max10_tse_sys.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
fyp_max10_tse_sys.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
fyp_max10_tse_sys.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
fyp_max10_tse_sys.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
fyp_max10_tse_sys.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_001,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_002,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_003,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_004,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_005,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter
fyp_max10_tse_sys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,fyp_max10_tse_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
fyp_max10_tse_sys.irq_mapper,fyp_max10_tse_sys_irq_mapper
fyp_max10_tse_sys.rst_controller,altera_reset_controller
fyp_max10_tse_sys.rst_controller_001,altera_reset_controller
fyp_max10_tse_sys.rst_controller_002,altera_reset_controller
