d14ce174ca02 ("clk: tegra20: Check whether direct PLLM sourcing is turned off for EMC")
514fddba845e ("clk: tegra20: Turn EMC clock gate into divider")
2dcabf053c6e ("clk: tegra: Mark HCLK, SCLK and EMC as critical")
d80a32fe98b7 ("clk: tegra: Bump SCLK clock rate to 216 MHz")
bfa34832df1f ("clk: tegra: Add CEC clock")
34ac2c278b30 ("clk: tegra: Fix ISP clock modelling")
9326947f2215 ("clk: tegra: Fix pll_a1 iddq register, add pll_a1")
