Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/PBMVE/test_typerom_isim_beh.exe -prj E:/PBMVE/test_typerom_beh.prj test_typerom work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/PBMVE/Reconstructor.v" into library work
Analyzing Verilog file "E:/PBMVE/ipcore_dir/TypeRom.v" into library work
Analyzing Verilog file "E:/PBMVE/ipcore_dir/Pram.v" into library work
Analyzing Verilog file "E:/PBMVE/ipcore_dir/LFMVram.v" into library work
Analyzing Verilog file "E:/PBMVE/top.v" into library work
Analyzing Verilog file "E:/PBMVE/test_typerom.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module TypeRom
Compiling module Reconstructor
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module LFMVram
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module Pram
Compiling module top
Compiling module test_typerom
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 19 Verilog Units
Built simulation executable E:/PBMVE/test_typerom_isim_beh.exe
Fuse Memory Usage: 35192 KB
Fuse CPU Usage: 919 ms
