use core::sync::atomic::{AtomicU64, Ordering};

use limine::mp::{MP_FLAG_X2APIC, MpGotoFunction};

use slopos_arch::{cpu, is_cpu_online, pcr};
use slopos_drivers::apic;
use slopos_mm::tlb;
use slopos_ostd::arch::x86_64::safestack::{install_ap_trampoline_as, install_safestack_runtime};
use slopos_ostd::boot::smp::register_ap_late_entry;
use slopos_ostd::klog_info;
use slopos_ostd::task::bootstrap as safestack_rt;
use slopos_sched::scheduler::{enter_scheduler, init_scheduler_for_ap};

use crate::gdt::syscall_msr_init;
use crate::idt::idt_load;
use crate::ist_stacks;
use crate::limine_protocol;

const AP_STARTED_MAGIC: u64 = 0x4150_5354_4152_5444;
const MAX_CPUS: usize = 256;

/// Per-CPU completion signals, indexed by the slot the BSP passes each AP via
/// `MpInfo::bootstrap`. The AP stores `AP_STARTED_MAGIC` once fully initialised.
static AP_SIGNALS: [AtomicU64; MAX_CPUS] = {
    const ZERO: AtomicU64 = AtomicU64::new(0);
    [ZERO; MAX_CPUS]
};

/// Kernel-side AP late entry; the OSTD `ap_early_entry` tail-calls this once
/// the AP's GS_BASE is installed.
///
/// `cpu_idx` is the 1-based slot the BSP encoded in `cpu.extra`. The naked
/// trampoline already installed GS_BASE from `AP_PCRS[cpu_idx - 1]`, so
/// `ApPcrHandle::init` must use the same index or the AP swaps PCRs mid-boot,
/// silently changing the SafeStack data-SP slot.
fn ap_late_entry(cpu_idx: usize) -> ! {
    cpu::disable_interrupts();
    cpu::enable_sse();
    slopos_drivers::tsc_clock::sanitize_this_cpu(cpu_idx);
    slopos_drivers::tsc_clock::ap_check_behind(cpu_idx);

    slopos_ostd::sync::run_ap_init(cpu_idx, |ap_token| {
        slopos_arch::cpu::xsave::enable_on_current_cpu();

        // Must happen before this AP's first CR3 reload so global kernel
        // mappings are tagged consistently with the BSP.
        slopos_arch::cpu::security::enable_supervisor_features();

        // Must run before any CR3 load that embeds a non-zero PCID.
        slopos_mm::mmu::init_ap();

        slopos_mm::pat::pat_init_ap();

        // Limine may start APs in x2APIC mode; the kernel uses xAPIC MMIO for
        // all LAPIC access, and the transition back must go x2APIC → disabled →
        // xAPIC. Must precede `apic::enable()`, which writes through MMIO.
        {
            use slopos_arch::cpu::apic_msr::ApicBaseMsr;
            use slopos_arch::cpu::msr::Msr;
            let msr_val = cpu::read_msr(Msr::APIC_BASE);
            if msr_val & ApicBaseMsr::X2APIC_ENABLE != 0 {
                cpu::write_msr(
                    Msr::APIC_BASE,
                    msr_val & !(ApicBaseMsr::GLOBAL_ENABLE | ApicBaseMsr::X2APIC_ENABLE),
                );
                cpu::write_msr(
                    Msr::APIC_BASE,
                    (msr_val & !ApicBaseMsr::X2APIC_ENABLE) | ApicBaseMsr::GLOBAL_ENABLE,
                );
            }
        }

        apic::enable();

        let apic_id = apic::get_id();

        pcr::ApPcrHandle::init(ap_token, apic_id).init_gdt_and_install();

        // Re-bind IST pointers after installing the AP GDT/TSS so exceptions
        // do not enter with IST=0.
        let mut ap_boot_ctx = slopos_hermetic::take_for_ap(ap_token);
        ist_stacks::ist_bind_current_cpu(&mut ap_boot_ctx);

        idt_load(ap_token);
        syscall_msr_init(ap_token);
        slopos_hermetic::return_after_ap(cpu_idx, ap_boot_ctx);
        slopos_sched::cpufreq::init_this_cpu(cpu_idx, apic_id);

        // Must precede `enable_interrupts`: a timer, shootdown or reschedule
        // IPI arriving first would touch uninitialised per-CPU scheduler state.
        init_scheduler_for_ap(cpu_idx);

        // The AP LAPIC timer starts later, from the scheduler loop, once the
        // BSP has finished HPET init and LAPIC calibration.
        cpu::enable_interrupts();

        // An AP must be able to *service* a TLB shootdown IPI before any
        // initiator may *target* it: joining the set before interrupts are
        // enabled leaves it a target that can never ack, wedging the initiator.
        tlb::flush_local_all();
        tlb::notify_cpu_online_id(cpu_idx);

        // The BSP's bounded wait must not release until this point, so it never
        // proceeds with a half-joined AP in the shootdown set.
        slopos_drivers::tsc_clock::ap_publish_tsc(cpu_idx);
        AP_SIGNALS[cpu_idx].store(AP_STARTED_MAGIC, Ordering::Release);

        klog_info!("MP: CPU online (idx {}, apic 0x{:x})", cpu_idx, apic_id);
    });

    enter_scheduler(cpu_idx);
}

pub fn smp_init<'b>(ctx: &mut slopos_hermetic::BootCtx<'b, slopos_hermetic::BspInit>) {
    let Some(resp) = limine_protocol::mp_response() else {
        klog_info!("MP: Limine MP response unavailable; skipping AP startup");
        return;
    };

    let cpus = resp.cpus();
    let bsp_lapic = resp.bsp_lapic_id;

    // BSP PCR already initialized in early_init; nothing more needed here.

    let x2apic = if resp.flags as u64 & MP_FLAG_X2APIC != 0 {
        "on"
    } else {
        "off"
    };

    klog_info!(
        "MP: discovered {} CPUs, BSP LAPIC 0x{:x}, x2apic {}",
        cpus.len(),
        bsp_lapic,
        x2apic
    );
    klog_info!("APIC: Local APIC base 0x{:x}", apic::get_base_address());

    for cpu in cpus {
        let role = if cpu.lapic_id == bsp_lapic {
            "bsp"
        } else {
            "ap"
        };
        klog_info!(
            "MP: CPU {} lapic 0x{:x} ({})",
            cpu.processor_id,
            cpu.lapic_id,
            role
        );
    }

    // Seeds each AP PCR so `__safestack_pointer_address` finds a valid
    // bootstrap Task on the AP's very first instrumented call.
    const MAX_STATIC_APS: usize = safestack_rt::MAX_STATIC_APS;
    safestack_rt::init_bootstrap_tasks();

    // Must precede firing any AP: the OSTD trampoline waits on this `OnceLock`
    // after installing `IA32_GS_BASE`, and would otherwise spin forever.
    register_ap_late_entry(&ctx.bsp_token(), ap_late_entry);

    // OSTD's `ApTrampolineFn` and limine's `MpGotoFunction` are both
    // `extern "C" fn(<single pointer>) -> !`; the transmute is centralised
    // inside OSTD so boot stays unsafe-free.
    let ap_trampoline: MpGotoFunction = {
        let bsp = ctx.bsp_token();
        install_safestack_runtime(&bsp);
        install_ap_trampoline_as::<MpGotoFunction>(&bsp)
    };

    let ap_task_ptrs = safestack_rt::ap_bootstrap_task_ptrs();
    // Must run exactly once, before any AP boots.
    pcr::init_ap_pcr_lookup(&ctx.bsp_token(), &ap_task_ptrs);

    let ap_count = cpus
        .iter()
        .filter(|cpu| cpu.lapic_id != bsp_lapic)
        .count()
        .min(MAX_STATIC_APS);

    if ap_count == 0 {
        klog_info!("MP: no secondary CPUs to start");
        return;
    }

    // Must run on the BSP while it is still the only CPU running.
    ist_stacks::premap_cpus(1 + ap_count);

    slopos_drivers::tsc_clock::publish_bsp_tsc();

    // `ap_slot` is the 1-based non-BSP counter, matching the index the AP
    // writes to `AP_SIGNALS`. The limine `enumerate` index would mis-align
    // whenever the BSP is not `cpus[0]`.
    let mut ap_slot = 0u64;
    for cpu in cpus.iter() {
        if cpu.lapic_id == bsp_lapic {
            continue;
        }
        ap_slot += 1;
        if (ap_slot as usize) > MAX_STATIC_APS {
            klog_info!(
                "MP: skipping CPU 0x{:x} (lapic_id {}): exceeds MAX_STATIC_APS={}",
                cpu.lapic_id,
                cpu.lapic_id,
                MAX_STATIC_APS
            );
            break;
        }

        AP_SIGNALS[ap_slot as usize].store(0, Ordering::Release);
        cpu.bootstrap(ap_trampoline, ap_slot);
    }

    let mut started_count = 0usize;
    let mut tsc_in_step = 0usize;

    let mut ap_slot = 0u64;
    for cpu in cpus.iter() {
        if cpu.lapic_id == bsp_lapic {
            continue;
        }
        ap_slot += 1;
        if (ap_slot as usize) > MAX_STATIC_APS {
            break;
        }

        let mut spins = 2_000_000u32;
        while AP_SIGNALS[ap_slot as usize].load(Ordering::Acquire) != AP_STARTED_MAGIC && spins > 0
        {
            slopos_drivers::tsc_clock::publish_bsp_tsc();
            cpu::pause();
            spins -= 1;
        }

        if AP_SIGNALS[ap_slot as usize].load(Ordering::Acquire) == AP_STARTED_MAGIC {
            if slopos_drivers::tsc_clock::bsp_check_ap(ap_slot as usize) {
                tsc_in_step += 1;
            }
            klog_info!("MP: CPU 0x{:x} reported online", cpu.lapic_id);
            started_count += 1;
        } else {
            klog_info!("MP: CPU 0x{:x} did not respond", cpu.lapic_id);
        }
    }
    klog_info!(
        "CLOCK: {} of {} APs' TSCs in step with the BSP's",
        tsc_in_step,
        started_count
    );

    for cpu_idx in 1..=started_count {
        let mut spins = 5_000_000u32;
        while !is_cpu_online(cpu_idx) && spins > 0 {
            cpu::pause();
            spins -= 1;
        }
        if !is_cpu_online(cpu_idx) {
            klog_info!("MP: Warning - CPU {} scheduler not fully online", cpu_idx);
        }
    }
}
