# Vivado version: 2022.2
# Board: Digilent Zybo z7-20

start_gui

# create the project
create_project fifo_asyn_vivado /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/fifo_asyn_vivado -part xc7z020clg400-1

# select the board
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]

# add the files 
add_files -norecurse {/home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/tb_fifo_asyn.v /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/fifo_reg.v /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/fifo_rd_ptr.v /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/fifo_sync.v /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/fifo_wr_ptr.v /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/parameters.v /home/kiran/Projects/fpgaProjects/ZyboZ7/fifo_asyn/src/fifo_asyn.v}

# set the appropriate top midule
update_compile_order -fileset sources_1
set_property top fifo_asyn [current_fileset]
update_compile_order -fileset sources_1
