0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Documents/FPGA/counter_up_TFF/counter_up_TFF.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/alpha/Documents/FPGA/counter_up_TFF/counter_up_TFF.srcs/sources_1/imports/TFF.srcs/sim_1/new/counter_4bit_up_sim.v,1572763229,verilog,,,,counter_4bit_up_sim,,,,,,,,
/home/alpha/Documents/FPGA/counter_up_TFF/counter_up_TFF.srcs/sources_1/imports/TFF.srcs/sources_1/new/TFF.v,1572763270,verilog,,/home/alpha/Documents/FPGA/counter_up_TFF/counter_up_TFF.srcs/sources_1/imports/TFF.srcs/sim_1/new/counter_4bit_up_sim.v,,TFF;counter_4bit_up,,,,,,,,
