

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Thu Nov 28 07:55:29 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.687 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14| 0.140 us | 0.140 us |   14|   14|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1_CACHE_UPDATE_LOOP_2  |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_22 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read15)" [./layer.h:232]   --->   Operation 5 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_23 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read14)" [./layer.h:232]   --->   Operation 6 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_24 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read13)" [./layer.h:232]   --->   Operation 7 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_25 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read12)" [./layer.h:232]   --->   Operation 8 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_26 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read11)" [./layer.h:232]   --->   Operation 9 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1026 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read10)" [./layer.h:232]   --->   Operation 10 'read' 'p_read1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read925 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read9)" [./layer.h:232]   --->   Operation 11 'read' 'p_read925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read824 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read8)" [./layer.h:232]   --->   Operation 12 'read' 'p_read824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read723 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read7)" [./layer.h:232]   --->   Operation 13 'read' 'p_read723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read622 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read6)" [./layer.h:232]   --->   Operation 14 'read' 'p_read622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read521 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read5)" [./layer.h:232]   --->   Operation 15 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read420 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read4)" [./layer.h:232]   --->   Operation 16 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read319 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read3)" [./layer.h:232]   --->   Operation 17 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read218 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read2)" [./layer.h:232]   --->   Operation 18 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read117 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read1)" [./layer.h:232]   --->   Operation 19 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read16 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %p_read)" [./layer.h:232]   --->   Operation 20 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln236, %CACHE_UPDATE_LOOP_2 ]" [./layer.h:236]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln239_5, %CACHE_UPDATE_LOOP_2 ]" [./layer.h:239]   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %CACHE_UPDATE_LOOP_2 ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln236 = icmp eq i4 %indvar_flatten, -4" [./layer.h:236]   --->   Operation 25 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln236 = add i4 %indvar_flatten, 1" [./layer.h:236]   --->   Operation 26 'add' 'add_ln236' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %2, label %CACHE_UPDATE_LOOP_2" [./layer.h:236]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%i = add i3 1, %i_0" [./layer.h:236]   --->   Operation 28 'add' 'i' <Predicate = (!icmp_ln236)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln237 = icmp eq i2 %j_0, -1" [./layer.h:237]   --->   Operation 29 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln236)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln239_4 = select i1 %icmp_ln237, i2 0, i2 %j_0" [./layer.h:239]   --->   Operation 30 'select' 'select_ln239_4' <Predicate = (!icmp_ln236)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln239_5 = select i1 %icmp_ln237, i3 %i, i3 %i_0" [./layer.h:239]   --->   Operation 31 'select' 'select_ln239_5' <Predicate = (!icmp_ln236)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln239_5, i1 false)" [./layer.h:239]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp to i5" [./layer.h:239]   --->   Operation 33 'zext' 'zext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i3 %select_ln239_5 to i2" [./layer.h:239]   --->   Operation 34 'trunc' 'trunc_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i2 %select_ln239_4 to i5" [./layer.h:239]   --->   Operation 35 'zext' 'zext_ln239_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln239 = add i5 %zext_ln239_1, %zext_ln203" [./layer.h:239]   --->   Operation 36 'add' 'add_ln239' <Predicate = (!icmp_ln236)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln239_2 = zext i5 %add_ln239 to i64" [./layer.h:239]   --->   Operation 37 'zext' 'zext_ln239_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%cache_in_0_V_addr = getelementptr [8 x i40]* %cache_in_0_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 38 'getelementptr' 'cache_in_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cache_in_1_V_addr = getelementptr [8 x i40]* %cache_in_1_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 39 'getelementptr' 'cache_in_1_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cache_in_2_V_addr = getelementptr [8 x i40]* %cache_in_2_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 40 'getelementptr' 'cache_in_2_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cache_in_3_V_addr = getelementptr [8 x i40]* %cache_in_3_V, i64 0, i64 %zext_ln239_2" [./layer.h:239]   --->   Operation 41 'getelementptr' 'cache_in_3_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.95ns)   --->   "%tmp_6 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read16, i40 %p_read117, i40 %p_read218, i40 %p_read319, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 42 'mux' 'tmp_6' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%cache_in_0_V_load = load i40* %cache_in_0_V_addr, align 8" [./layer.h:239]   --->   Operation 43 'load' 'cache_in_0_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 44 [1/1] (1.95ns)   --->   "%tmp_7 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read420, i40 %p_read521, i40 %p_read622, i40 %p_read723, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 44 'mux' 'tmp_7' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%cache_in_1_V_load = load i40* %cache_in_1_V_addr, align 8" [./layer.h:239]   --->   Operation 45 'load' 'cache_in_1_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 46 [1/1] (1.95ns)   --->   "%tmp_8 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read824, i40 %p_read925, i40 %p_read1026, i40 %p_read_26, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 46 'mux' 'tmp_8' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%cache_in_2_V_load = load i40* %cache_in_2_V_addr, align 8" [./layer.h:239]   --->   Operation 47 'load' 'cache_in_2_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 48 [1/1] (1.95ns)   --->   "%tmp_9 = call i40 @_ssdm_op_Mux.ap_auto.4i40.i2(i40 %p_read_25, i40 %p_read_24, i40 %p_read_23, i40 %p_read_22, i2 %trunc_ln239)" [./layer.h:239]   --->   Operation 48 'mux' 'tmp_9' <Predicate = (!icmp_ln236)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%cache_in_3_V_load = load i40* %cache_in_3_V_addr, align 8" [./layer.h:239]   --->   Operation 49 'load' 'cache_in_3_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_2 : Operation 50 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln239_4" [./layer.h:237]   --->   Operation 50 'add' 'j' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.20>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @CACHE_UPDATE_LOOP_1_s)"   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i3 %select_ln239_5 to i5" [./layer.h:239]   --->   Operation 53 'zext' 'zext_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln239_5, i2 0)" [./layer.h:239]   --->   Operation 54 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i5 %tmp_55, %zext_ln239" [./layer.h:239]   --->   Operation 55 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str40) nounwind" [./layer.h:238]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str40)" [./layer.h:238]   --->   Operation 57 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [./layer.h:238]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i5 %zext_ln239_1, %sub_ln203" [./layer.h:239]   --->   Operation 59 'add' 'add_ln203' <Predicate = (!icmp_ln236)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %add_ln203 to i64" [./layer.h:239]   --->   Operation 60 'sext' 'sext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%cache_out_0_V_addr = getelementptr [12 x i40]* %cache_out_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 61 'getelementptr' 'cache_out_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%cache_out_1_V_addr = getelementptr [12 x i40]* %cache_out_1_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 62 'getelementptr' 'cache_out_1_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%cache_out_2_V_addr = getelementptr [12 x i40]* %cache_out_2_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 63 'getelementptr' 'cache_out_2_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%cache_out_3_V_addr = getelementptr [12 x i40]* %cache_out_3_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 64 'getelementptr' 'cache_out_3_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln239 = icmp eq i2 %select_ln239_4, -2" [./layer.h:239]   --->   Operation 65 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%cache_in_0_V_load = load i40* %cache_in_0_V_addr, align 8" [./layer.h:239]   --->   Operation 66 'load' 'cache_in_0_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%select_ln239 = select i1 %icmp_ln239, i40 %tmp_6, i40 %cache_in_0_V_load" [./layer.h:239]   --->   Operation 67 'select' 'select_ln239' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.32ns)   --->   "store i40 %select_ln239, i40* %cache_out_0_V_addr, align 8" [./layer.h:239]   --->   Operation 68 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%cache_in_1_V_load = load i40* %cache_in_1_V_addr, align 8" [./layer.h:239]   --->   Operation 69 'load' 'cache_in_1_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 70 [1/1] (1.56ns)   --->   "%select_ln239_1 = select i1 %icmp_ln239, i40 %tmp_7, i40 %cache_in_1_V_load" [./layer.h:239]   --->   Operation 70 'select' 'select_ln239_1' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (2.32ns)   --->   "store i40 %select_ln239_1, i40* %cache_out_1_V_addr, align 8" [./layer.h:239]   --->   Operation 71 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%cache_in_2_V_load = load i40* %cache_in_2_V_addr, align 8" [./layer.h:239]   --->   Operation 72 'load' 'cache_in_2_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 73 [1/1] (1.56ns)   --->   "%select_ln239_2 = select i1 %icmp_ln239, i40 %tmp_8, i40 %cache_in_2_V_load" [./layer.h:239]   --->   Operation 73 'select' 'select_ln239_2' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "store i40 %select_ln239_2, i40* %cache_out_2_V_addr, align 8" [./layer.h:239]   --->   Operation 74 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%cache_in_3_V_load = load i40* %cache_in_3_V_addr, align 8" [./layer.h:239]   --->   Operation 75 'load' 'cache_in_3_V_load' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 76 [1/1] (1.56ns)   --->   "%select_ln239_3 = select i1 %icmp_ln239, i40 %tmp_9, i40 %cache_in_3_V_load" [./layer.h:239]   --->   Operation 76 'select' 'select_ln239_3' <Predicate = (!icmp_ln236)> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "store i40 %select_ln239_3, i40* %cache_out_3_V_addr, align 8" [./layer.h:239]   --->   Operation 77 'store' <Predicate = (!icmp_ln236)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 12> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str40, i32 %tmp_s)" [./layer.h:239]   --->   Operation 78 'specregionend' 'empty_83' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 79 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [./layer.h:240]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cache_in_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cache_in_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cache_in_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cache_in_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cache_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cache_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cache_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cache_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_22          (read             ) [ 00110]
p_read_23          (read             ) [ 00110]
p_read_24          (read             ) [ 00110]
p_read_25          (read             ) [ 00110]
p_read_26          (read             ) [ 00110]
p_read1026         (read             ) [ 00110]
p_read925          (read             ) [ 00110]
p_read824          (read             ) [ 00110]
p_read723          (read             ) [ 00110]
p_read622          (read             ) [ 00110]
p_read521          (read             ) [ 00110]
p_read420          (read             ) [ 00110]
p_read319          (read             ) [ 00110]
p_read218          (read             ) [ 00110]
p_read117          (read             ) [ 00110]
p_read16           (read             ) [ 00110]
br_ln236           (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
i_0                (phi              ) [ 00100]
j_0                (phi              ) [ 00100]
icmp_ln236         (icmp             ) [ 00110]
add_ln236          (add              ) [ 01110]
br_ln236           (br               ) [ 00000]
i                  (add              ) [ 00000]
icmp_ln237         (icmp             ) [ 00000]
select_ln239_4     (select           ) [ 00110]
select_ln239_5     (select           ) [ 01110]
tmp                (bitconcatenate   ) [ 00000]
zext_ln203         (zext             ) [ 00000]
trunc_ln239        (trunc            ) [ 00000]
zext_ln239_1       (zext             ) [ 00110]
add_ln239          (add              ) [ 00000]
zext_ln239_2       (zext             ) [ 00000]
cache_in_0_V_addr  (getelementptr    ) [ 00110]
cache_in_1_V_addr  (getelementptr    ) [ 00110]
cache_in_2_V_addr  (getelementptr    ) [ 00110]
cache_in_3_V_addr  (getelementptr    ) [ 00110]
tmp_6              (mux              ) [ 00110]
tmp_7              (mux              ) [ 00110]
tmp_8              (mux              ) [ 00110]
tmp_9              (mux              ) [ 00110]
j                  (add              ) [ 01110]
specloopname_ln0   (specloopname     ) [ 00000]
empty              (speclooptripcount) [ 00000]
zext_ln239         (zext             ) [ 00000]
tmp_55             (bitconcatenate   ) [ 00000]
sub_ln203          (sub              ) [ 00000]
specloopname_ln238 (specloopname     ) [ 00000]
tmp_s              (specregionbegin  ) [ 00000]
specpipeline_ln238 (specpipeline     ) [ 00000]
add_ln203          (add              ) [ 00000]
sext_ln203         (sext             ) [ 00000]
cache_out_0_V_addr (getelementptr    ) [ 00000]
cache_out_1_V_addr (getelementptr    ) [ 00000]
cache_out_2_V_addr (getelementptr    ) [ 00000]
cache_out_3_V_addr (getelementptr    ) [ 00000]
icmp_ln239         (icmp             ) [ 00000]
cache_in_0_V_load  (load             ) [ 00000]
select_ln239       (select           ) [ 00000]
store_ln239        (store            ) [ 00000]
cache_in_1_V_load  (load             ) [ 00000]
select_ln239_1     (select           ) [ 00000]
store_ln239        (store            ) [ 00000]
cache_in_2_V_load  (load             ) [ 00000]
select_ln239_2     (select           ) [ 00000]
store_ln239        (store            ) [ 00000]
cache_in_3_V_load  (load             ) [ 00000]
select_ln239_3     (select           ) [ 00000]
store_ln239        (store            ) [ 00000]
empty_83           (specregionend    ) [ 00000]
br_ln0             (br               ) [ 01110]
ret_ln240          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cache_in_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_in_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cache_in_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_in_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cache_in_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_in_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cache_in_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_in_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cache_out_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cache_out_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cache_out_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cache_out_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i40.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CACHE_UPDATE_LOOP_1_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_22_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="40" slack="0"/>
<pin id="104" dir="0" index="1" bw="40" slack="0"/>
<pin id="105" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_23_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="40" slack="0"/>
<pin id="110" dir="0" index="1" bw="40" slack="0"/>
<pin id="111" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_24_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="40" slack="0"/>
<pin id="116" dir="0" index="1" bw="40" slack="0"/>
<pin id="117" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_25_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="40" slack="0"/>
<pin id="122" dir="0" index="1" bw="40" slack="0"/>
<pin id="123" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_26_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="40" slack="0"/>
<pin id="128" dir="0" index="1" bw="40" slack="0"/>
<pin id="129" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read1026_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="40" slack="0"/>
<pin id="134" dir="0" index="1" bw="40" slack="0"/>
<pin id="135" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1026/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read925_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="40" slack="0"/>
<pin id="140" dir="0" index="1" bw="40" slack="0"/>
<pin id="141" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read925/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read824_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="40" slack="0"/>
<pin id="146" dir="0" index="1" bw="40" slack="0"/>
<pin id="147" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read824/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read723_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="0"/>
<pin id="152" dir="0" index="1" bw="40" slack="0"/>
<pin id="153" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read723/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read622_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="40" slack="0"/>
<pin id="158" dir="0" index="1" bw="40" slack="0"/>
<pin id="159" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read622/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read521_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="40" slack="0"/>
<pin id="164" dir="0" index="1" bw="40" slack="0"/>
<pin id="165" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read420_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="40" slack="0"/>
<pin id="170" dir="0" index="1" bw="40" slack="0"/>
<pin id="171" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read319_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="40" slack="0"/>
<pin id="176" dir="0" index="1" bw="40" slack="0"/>
<pin id="177" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read218_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="40" slack="0"/>
<pin id="182" dir="0" index="1" bw="40" slack="0"/>
<pin id="183" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read117_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="40" slack="0"/>
<pin id="188" dir="0" index="1" bw="40" slack="0"/>
<pin id="189" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read16_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="40" slack="0"/>
<pin id="194" dir="0" index="1" bw="40" slack="0"/>
<pin id="195" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="cache_in_0_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="40" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_in_0_V_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="cache_in_1_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="40" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_in_1_V_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cache_in_2_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="40" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_in_2_V_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="cache_in_3_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="40" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_in_3_V_addr/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_0_V_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_1_V_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_2_V_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_3_V_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="cache_out_0_V_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="40" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_0_V_addr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="cache_out_1_V_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="40" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_1_V_addr/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cache_out_2_V_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="40" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_2_V_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="cache_out_3_V_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="40" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_3_V_addr/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln239_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="40" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln239_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="40" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln239_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="40" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln239_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="40" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvar_flatten_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="indvar_flatten_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="3" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_0_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln236_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln236_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln237_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln239_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="2" slack="0"/>
<pin id="363" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_4/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln239_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_5/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln203_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln239_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln239_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln239_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln239_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="40" slack="0"/>
<pin id="411" dir="0" index="1" bw="40" slack="1"/>
<pin id="412" dir="0" index="2" bw="40" slack="1"/>
<pin id="413" dir="0" index="3" bw="40" slack="1"/>
<pin id="414" dir="0" index="4" bw="40" slack="1"/>
<pin id="415" dir="0" index="5" bw="2" slack="0"/>
<pin id="416" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="40" slack="0"/>
<pin id="421" dir="0" index="1" bw="40" slack="1"/>
<pin id="422" dir="0" index="2" bw="40" slack="1"/>
<pin id="423" dir="0" index="3" bw="40" slack="1"/>
<pin id="424" dir="0" index="4" bw="40" slack="1"/>
<pin id="425" dir="0" index="5" bw="2" slack="0"/>
<pin id="426" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="40" slack="0"/>
<pin id="431" dir="0" index="1" bw="40" slack="1"/>
<pin id="432" dir="0" index="2" bw="40" slack="1"/>
<pin id="433" dir="0" index="3" bw="40" slack="1"/>
<pin id="434" dir="0" index="4" bw="40" slack="1"/>
<pin id="435" dir="0" index="5" bw="2" slack="0"/>
<pin id="436" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_9_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="40" slack="0"/>
<pin id="441" dir="0" index="1" bw="40" slack="1"/>
<pin id="442" dir="0" index="2" bw="40" slack="1"/>
<pin id="443" dir="0" index="3" bw="40" slack="1"/>
<pin id="444" dir="0" index="4" bw="40" slack="1"/>
<pin id="445" dir="0" index="5" bw="2" slack="0"/>
<pin id="446" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="j_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln239_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_55_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="3" slack="1"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln203_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="3" slack="0"/>
<pin id="468" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln203_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="1"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln203_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln239_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="1"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln239_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="40" slack="1"/>
<pin id="492" dir="0" index="2" bw="40" slack="0"/>
<pin id="493" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln239_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="40" slack="1"/>
<pin id="500" dir="0" index="2" bw="40" slack="0"/>
<pin id="501" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln239_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="40" slack="1"/>
<pin id="508" dir="0" index="2" bw="40" slack="0"/>
<pin id="509" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_2/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln239_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="40" slack="1"/>
<pin id="516" dir="0" index="2" bw="40" slack="0"/>
<pin id="517" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_3/3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_read_22_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="40" slack="1"/>
<pin id="523" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read_22 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_read_23_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="40" slack="1"/>
<pin id="528" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read_23 "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_read_24_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="40" slack="1"/>
<pin id="533" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read_24 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_read_25_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="40" slack="1"/>
<pin id="538" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read_25 "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_read_26_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="40" slack="1"/>
<pin id="543" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read_26 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_read1026_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="40" slack="1"/>
<pin id="548" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read1026 "/>
</bind>
</comp>

<comp id="551" class="1005" name="p_read925_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="40" slack="1"/>
<pin id="553" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read925 "/>
</bind>
</comp>

<comp id="556" class="1005" name="p_read824_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="40" slack="1"/>
<pin id="558" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read824 "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_read723_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="40" slack="1"/>
<pin id="563" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read723 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_read622_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="40" slack="1"/>
<pin id="568" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read622 "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_read521_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="40" slack="1"/>
<pin id="573" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read521 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_read420_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="40" slack="1"/>
<pin id="578" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read420 "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_read319_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="40" slack="1"/>
<pin id="583" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read319 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_read218_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="40" slack="1"/>
<pin id="588" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read218 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_read117_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="40" slack="1"/>
<pin id="593" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read117 "/>
</bind>
</comp>

<comp id="596" class="1005" name="p_read16_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="40" slack="1"/>
<pin id="598" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln236_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln236 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln236_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln236 "/>
</bind>
</comp>

<comp id="610" class="1005" name="select_ln239_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="1"/>
<pin id="612" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln239_4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="select_ln239_5_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln239_5 "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln239_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="1"/>
<pin id="624" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln239_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="cache_in_0_V_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="1"/>
<pin id="629" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_in_0_V_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="cache_in_1_V_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_in_1_V_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="cache_in_2_V_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="1"/>
<pin id="639" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_in_2_V_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="cache_in_3_V_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cache_in_3_V_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_6_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="40" slack="1"/>
<pin id="649" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_7_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="40" slack="1"/>
<pin id="654" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_8_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="40" slack="1"/>
<pin id="659" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="40" slack="1"/>
<pin id="664" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="667" class="1005" name="j_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="198" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="205" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="212" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="219" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="250" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="257" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="264" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="271" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="306" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="306" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="317" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="328" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="328" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="353" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="347" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="317" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="367" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="367" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="359" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="387" pin="1"/><net_sink comp="409" pin=5"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="387" pin="1"/><net_sink comp="419" pin=5"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="387" pin="1"/><net_sink comp="429" pin=5"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="387" pin="1"/><net_sink comp="439" pin=5"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="359" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="463"><net_src comp="82" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="455" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="488"><net_src comp="98" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="226" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="496"><net_src comp="489" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="502"><net_src comp="484" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="232" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="504"><net_src comp="497" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="510"><net_src comp="484" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="238" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="512"><net_src comp="505" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="518"><net_src comp="484" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="244" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="524"><net_src comp="102" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="529"><net_src comp="108" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="534"><net_src comp="114" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="539"><net_src comp="120" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="544"><net_src comp="126" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="429" pin=4"/></net>

<net id="549"><net_src comp="132" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="429" pin=3"/></net>

<net id="554"><net_src comp="138" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="559"><net_src comp="144" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="564"><net_src comp="150" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="569"><net_src comp="156" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="419" pin=3"/></net>

<net id="574"><net_src comp="162" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="579"><net_src comp="168" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="584"><net_src comp="174" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="589"><net_src comp="180" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="594"><net_src comp="186" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="599"><net_src comp="192" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="604"><net_src comp="335" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="341" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="613"><net_src comp="359" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="618"><net_src comp="367" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="625"><net_src comp="391" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="630"><net_src comp="198" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="635"><net_src comp="205" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="640"><net_src comp="212" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="645"><net_src comp="219" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="650"><net_src comp="409" pin="6"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="655"><net_src comp="419" pin="6"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="660"><net_src comp="429" pin="6"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="665"><net_src comp="439" pin="6"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="670"><net_src comp="449" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="328" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cache_out_0_V | {3 }
	Port: cache_out_1_V | {3 }
	Port: cache_out_2_V | {3 }
	Port: cache_out_3_V | {3 }
 - Input state : 
	Port: cache_update : cache_in_0_V | {2 3 }
	Port: cache_update : cache_in_1_V | {2 3 }
	Port: cache_update : cache_in_2_V | {2 3 }
	Port: cache_update : cache_in_3_V | {2 3 }
	Port: cache_update : p_read | {1 }
	Port: cache_update : p_read1 | {1 }
	Port: cache_update : p_read2 | {1 }
	Port: cache_update : p_read3 | {1 }
	Port: cache_update : p_read4 | {1 }
	Port: cache_update : p_read5 | {1 }
	Port: cache_update : p_read6 | {1 }
	Port: cache_update : p_read7 | {1 }
	Port: cache_update : p_read8 | {1 }
	Port: cache_update : p_read9 | {1 }
	Port: cache_update : p_read10 | {1 }
	Port: cache_update : p_read11 | {1 }
	Port: cache_update : p_read12 | {1 }
	Port: cache_update : p_read13 | {1 }
	Port: cache_update : p_read14 | {1 }
	Port: cache_update : p_read15 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln236 : 1
		add_ln236 : 1
		br_ln236 : 2
		i : 1
		icmp_ln237 : 1
		select_ln239_4 : 2
		select_ln239_5 : 2
		tmp : 3
		zext_ln203 : 4
		trunc_ln239 : 3
		zext_ln239_1 : 3
		add_ln239 : 5
		zext_ln239_2 : 6
		cache_in_0_V_addr : 7
		cache_in_1_V_addr : 7
		cache_in_2_V_addr : 7
		cache_in_3_V_addr : 7
		tmp_6 : 4
		cache_in_0_V_load : 8
		tmp_7 : 4
		cache_in_1_V_load : 8
		tmp_8 : 4
		cache_in_2_V_load : 8
		tmp_9 : 4
		cache_in_3_V_load : 8
		j : 3
	State 3
		sub_ln203 : 1
		add_ln203 : 2
		sext_ln203 : 3
		cache_out_0_V_addr : 4
		cache_out_1_V_addr : 4
		cache_out_2_V_addr : 4
		cache_out_3_V_addr : 4
		select_ln239 : 1
		store_ln239 : 5
		select_ln239_1 : 1
		store_ln239 : 5
		select_ln239_2 : 1
		store_ln239 : 5
		select_ln239_3 : 1
		store_ln239 : 5
		empty_83 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |  select_ln239_4_fu_359 |    0    |    2    |
|          |  select_ln239_5_fu_367 |    0    |    3    |
|  select  |   select_ln239_fu_489  |    0    |    40   |
|          |  select_ln239_1_fu_497 |    0    |    40   |
|          |  select_ln239_2_fu_505 |    0    |    40   |
|          |  select_ln239_3_fu_513 |    0    |    40   |
|----------|------------------------|---------|---------|
|          |      tmp_6_fu_409      |    0    |    21   |
|    mux   |      tmp_7_fu_419      |    0    |    21   |
|          |      tmp_8_fu_429      |    0    |    21   |
|          |      tmp_9_fu_439      |    0    |    21   |
|----------|------------------------|---------|---------|
|          |    add_ln236_fu_341    |    0    |    13   |
|          |        i_fu_347        |    0    |    12   |
|    add   |    add_ln239_fu_395    |    0    |    13   |
|          |        j_fu_449        |    0    |    10   |
|          |    add_ln203_fu_471    |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    icmp_ln236_fu_335   |    0    |    9    |
|   icmp   |    icmp_ln237_fu_353   |    0    |    8    |
|          |    icmp_ln239_fu_484   |    0    |    8    |
|----------|------------------------|---------|---------|
|    sub   |    sub_ln203_fu_465    |    0    |    8    |
|----------|------------------------|---------|---------|
|          |  p_read_22_read_fu_102 |    0    |    0    |
|          |  p_read_23_read_fu_108 |    0    |    0    |
|          |  p_read_24_read_fu_114 |    0    |    0    |
|          |  p_read_25_read_fu_120 |    0    |    0    |
|          |  p_read_26_read_fu_126 |    0    |    0    |
|          | p_read1026_read_fu_132 |    0    |    0    |
|          |  p_read925_read_fu_138 |    0    |    0    |
|   read   |  p_read824_read_fu_144 |    0    |    0    |
|          |  p_read723_read_fu_150 |    0    |    0    |
|          |  p_read622_read_fu_156 |    0    |    0    |
|          |  p_read521_read_fu_162 |    0    |    0    |
|          |  p_read420_read_fu_168 |    0    |    0    |
|          |  p_read319_read_fu_174 |    0    |    0    |
|          |  p_read218_read_fu_180 |    0    |    0    |
|          |  p_read117_read_fu_186 |    0    |    0    |
|          |  p_read16_read_fu_192  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       tmp_fu_375       |    0    |    0    |
|          |      tmp_55_fu_458     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln203_fu_383   |    0    |    0    |
|   zext   |   zext_ln239_1_fu_391  |    0    |    0    |
|          |   zext_ln239_2_fu_401  |    0    |    0    |
|          |    zext_ln239_fu_455   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln239_fu_387   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln203_fu_476   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   338   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln236_reg_605    |    4   |
|cache_in_0_V_addr_reg_627|    3   |
|cache_in_1_V_addr_reg_632|    3   |
|cache_in_2_V_addr_reg_637|    3   |
|cache_in_3_V_addr_reg_642|    3   |
|       i_0_reg_313       |    3   |
|    icmp_ln236_reg_601   |    1   |
|  indvar_flatten_reg_302 |    4   |
|       j_0_reg_324       |    2   |
|        j_reg_667        |    2   |
|    p_read1026_reg_546   |   40   |
|    p_read117_reg_591    |   40   |
|     p_read16_reg_596    |   40   |
|    p_read218_reg_586    |   40   |
|    p_read319_reg_581    |   40   |
|    p_read420_reg_576    |   40   |
|    p_read521_reg_571    |   40   |
|    p_read622_reg_566    |   40   |
|    p_read723_reg_561    |   40   |
|    p_read824_reg_556    |   40   |
|    p_read925_reg_551    |   40   |
|    p_read_22_reg_521    |   40   |
|    p_read_23_reg_526    |   40   |
|    p_read_24_reg_531    |   40   |
|    p_read_25_reg_536    |   40   |
|    p_read_26_reg_541    |   40   |
|  select_ln239_4_reg_610 |    2   |
|  select_ln239_5_reg_615 |    3   |
|      tmp_6_reg_647      |   40   |
|      tmp_7_reg_652      |   40   |
|      tmp_8_reg_657      |   40   |
|      tmp_9_reg_662      |   40   |
|   zext_ln239_1_reg_622  |    5   |
+-------------------------+--------+
|          Total          |   838  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_226 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   338  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   838  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   838  |   374  |
+-----------+--------+--------+--------+
