#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 25 11:01:50 2019
# Process ID: 832
# Current directory: H:/labs/verilog/calc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3736 H:\labs\verilog\calc\calc.xpr
# Log file: H:/labs/verilog/calc/vivado.log
# Journal file: H:/labs/verilog/calc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/labs/verilog/calc/calc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 640.879 ; gain = 82.730
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Sat May 25 12:52:09 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
launch_runs impl_1
[Sat May 25 12:52:44 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 952.586 ; gain = 0.082
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 952.586 ; gain = 0.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 952.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1088.977 ; gain = 176.184
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
startgroup
set_property package_pin "" [get_ports [list  {seg2[6]}]]
place_ports {kbdCtrl[3]} P10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {kbdCtrl[3]}]]
place_ports {kbdCtrl[0]} P10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg1[7]}]]
place_ports {kbdCtrl[1]} R11
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg2[3]}]]
place_ports {kbdCtrl[2]} T12
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg2[4]}]]
place_ports {kbdCtrl[3]} R12
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports [list {kbdCtrl[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {kbdCtrl[3]} {kbdCtrl[2]} {kbdCtrl[1]} {kbdCtrl[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {kbdData[3]} {kbdData[2]} {kbdData[1]} {kbdData[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg0[7]} {seg0[6]} {seg0[5]} {seg0[4]} {seg0[3]} {seg0[2]} {seg0[1]} {seg0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg1[7]} {seg1[6]} {seg1[5]} {seg1[4]} {seg1[3]} {seg1[2]} {seg1[1]} {seg1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg2[7]} {seg2[6]} {seg2[5]} {seg2[4]} {seg2[3]} {seg2[2]} {seg2[1]} {seg2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg3[7]} {seg3[6]} {seg3[5]} {seg3[4]} {seg3[3]} {seg3[2]} {seg3[1]} {seg3[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
startgroup
set_property package_pin "" [get_ports [list  {seg2[1]}]]
place_ports {kbdData[0]} T13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg2[2]}]]
place_ports {kbdData[1]} R13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg3[6]}]]
place_ports {kbdData[2]} T14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg3[1]}]]
place_ports {kbdData[3]} P14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg3[2]}]]
place_ports clock N14
endgroup
place_ports {seg0[0]} C16
place_ports {seg0[1]} D15
place_ports {seg0[2]} E15
place_ports {seg0[3]} A14
place_ports {seg0[4]} B15
place_ports {seg0[5]} B16
place_ports {seg0[6]} A15
place_ports {seg0[7]} D16
place_ports {seg1[0]} B11
place_ports {seg1[1]} A12
place_ports {seg1[2]} A13
place_ports {seg1[3]} C8
place_ports {seg1[4]} A9
place_ports {seg1[5]} B10
place_ports {seg1[6]} A10
place_ports {seg1[7]} B12
place_ports {seg2[0]} B6
place_ports {seg2[1]} C7
place_ports {seg2[2]} A8
place_ports {seg2[3]} A3
place_ports {seg2[4]} A4
place_ports {seg2[5]} A5
place_ports {seg2[6]} B5
place_ports {seg2[7]} B7
place_ports {seg3[0]} C1
place_ports {seg3[1]} C2
place_ports {seg3[2]} C3
place_ports {seg3[3]} F2
place_ports {seg3[4]} E1
place_ports {seg3[5]} D3
place_ports {seg3[6]} E2
place_ports {seg3[7]} B1
file mkdir H:/labs/verilog/calc/calc.srcs/constrs_1/new
close [ open H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.742 ; gain = 0.000
reset_run synth_1
launch_runs impl_1
[Sat May 25 13:02:24 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
[Sat May 25 13:02:24 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1849.742 ; gain = 0.000
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1849.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1849.742 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1937.473 ; gain = 87.730
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1
[Sat May 25 14:00:44 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1
[Sat May 25 14:07:43 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1
[Sat May 25 14:09:35 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1
[Sat May 25 14:13:11 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a15tftg256-1
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [H:/labs/verilog/calc/calc.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.668 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2740.668 ; gain = 0.000
[Sat May 25 14:17:44 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2740.668 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2740.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs impl_1
[Sat May 25 14:31:18 2019] Launched synth_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/synth_1/runme.log
[Sat May 25 14:31:18 2019] Launched impl_1...
Run output will be captured here: H:/labs/verilog/calc/calc.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 2740.668 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 2740.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2740.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 25 14:43:08 2019...
