// trace eyriss log

// Topology

topology = anynet;
network_file = examples/specialmesh/mesh_anynet;

// Routing
routing_function = min;

// Flow control
num_vcs     = 1;
vc_buf_size = 1;
wait_for_tail_credit = 1;

// Router architecture
vc_allocator = islip;
sw_allocator = islip;
alloc_iters  = 1;

credit_delay   = 2;
routing_delay  = 0;
vc_alloc_delay = 1;
sw_alloc_delay = 1;

input_speedup     = 2;
output_speedup    = 1;
internal_speedup  = 1.0;

// Simulation
sim_type = workload;
workload = trace({examples/tracefiles/superSRAM,{69,1,2,3,4,5}});

