#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x264da60 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x26883d0_0 .net "PC_CURR", 3 0, L_0x2699d00;  1 drivers
v0x26884b0_0 .net "clk", 0 0, L_0x26932f0;  1 drivers
v0x2688570_0 .var "osc_en", 0 0;
v0x2688610_0 .var "set_pc", 0 0;
S_0x264d500 .scope module, "my_oscillator" "oscillator" 2 6, 3 2 0, S_0x264da60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "w0";
L_0x2693050/d .functor AND 1, v0x2688570_0, L_0x2693200, C4<1>, C4<1>;
L_0x2693050 .delay 1 (3,3,3) L_0x2693050/d;
L_0x26932f0 .functor BUF 1, L_0x2693360, C4<0>, C4<0>, C4<0>;
v0x2674f00_0 .net *"_ivl_0", 0 0, L_0x26886b0;  1 drivers
v0x2675000_0 .net *"_ivl_102", 0 0, L_0x268e130;  1 drivers
v0x26750e0_0 .net *"_ivl_105", 0 0, L_0x268e360;  1 drivers
v0x26751a0_0 .net *"_ivl_108", 0 0, L_0x268e010;  1 drivers
v0x2675280_0 .net *"_ivl_111", 0 0, L_0x268e800;  1 drivers
v0x26753b0_0 .net *"_ivl_114", 0 0, L_0x268eb40;  1 drivers
v0x2675490_0 .net *"_ivl_117", 0 0, L_0x268ed70;  1 drivers
v0x2675570_0 .net *"_ivl_12", 0 0, L_0x2688ff0;  1 drivers
v0x2675650_0 .net *"_ivl_120", 0 0, L_0x268f0f0;  1 drivers
v0x2675730_0 .net *"_ivl_123", 0 0, L_0x268f320;  1 drivers
v0x2675810_0 .net *"_ivl_126", 0 0, L_0x268f6b0;  1 drivers
v0x26758f0_0 .net *"_ivl_129", 0 0, L_0x268f8e0;  1 drivers
v0x26759d0_0 .net *"_ivl_132", 0 0, L_0x268fc80;  1 drivers
v0x2675ab0_0 .net *"_ivl_135", 0 0, L_0x268feb0;  1 drivers
v0x2675b90_0 .net *"_ivl_138", 0 0, L_0x2690260;  1 drivers
v0x2675c70_0 .net *"_ivl_141", 0 0, L_0x2690490;  1 drivers
v0x2675d50_0 .net *"_ivl_144", 0 0, L_0x2690850;  1 drivers
v0x2675e30_0 .net *"_ivl_147", 0 0, L_0x2690a80;  1 drivers
v0x2675f10_0 .net *"_ivl_15", 0 0, L_0x26891d0;  1 drivers
v0x2675ff0_0 .net *"_ivl_150", 0 0, L_0x2690e50;  1 drivers
v0x26760d0_0 .net *"_ivl_153", 0 0, L_0x2691080;  1 drivers
v0x26761b0_0 .net *"_ivl_156", 0 0, L_0x2691460;  1 drivers
v0x2676290_0 .net *"_ivl_159", 0 0, L_0x2691690;  1 drivers
v0x2676370_0 .net *"_ivl_162", 0 0, L_0x2691a80;  1 drivers
v0x2676450_0 .net *"_ivl_167", 0 0, L_0x2693050;  1 drivers
v0x2676530_0 .net *"_ivl_171", 0 0, L_0x2693200;  1 drivers
v0x2676610_0 .net *"_ivl_173", 0 0, L_0x2693360;  1 drivers
v0x26766f0_0 .net *"_ivl_18", 0 0, L_0x2689440;  1 drivers
v0x26767d0_0 .net *"_ivl_21", 0 0, L_0x2689640;  1 drivers
v0x26768b0_0 .net *"_ivl_24", 0 0, L_0x26898c0;  1 drivers
v0x2676990_0 .net *"_ivl_27", 0 0, L_0x2689c00;  1 drivers
v0x2676a70_0 .net *"_ivl_3", 0 0, L_0x26888e0;  1 drivers
v0x2676b50_0 .net *"_ivl_30", 0 0, L_0x2689e90;  1 drivers
v0x2676e40_0 .net *"_ivl_33", 0 0, L_0x268a070;  1 drivers
v0x2676f20_0 .net *"_ivl_36", 0 0, L_0x268a310;  1 drivers
v0x2677000_0 .net *"_ivl_39", 0 0, L_0x268a540;  1 drivers
v0x26770e0_0 .net *"_ivl_42", 0 0, L_0x268a2a0;  1 drivers
v0x26771c0_0 .net *"_ivl_45", 0 0, L_0x268a9b0;  1 drivers
v0x26772a0_0 .net *"_ivl_48", 0 0, L_0x268ae80;  1 drivers
v0x2677380_0 .net *"_ivl_51", 0 0, L_0x268b0b0;  1 drivers
v0x2677460_0 .net *"_ivl_54", 0 0, L_0x268b380;  1 drivers
v0x2677540_0 .net *"_ivl_57", 0 0, L_0x268b5b0;  1 drivers
v0x2677620_0 .net *"_ivl_6", 0 0, L_0x2688b90;  1 drivers
v0x2677700_0 .net *"_ivl_60", 0 0, L_0x268b890;  1 drivers
v0x26777e0_0 .net *"_ivl_63", 0 0, L_0x268ba20;  1 drivers
v0x26778c0_0 .net *"_ivl_66", 0 0, L_0x268bd10;  1 drivers
v0x26779a0_0 .net *"_ivl_69", 0 0, L_0x268bf40;  1 drivers
v0x2677a80_0 .net *"_ivl_72", 0 0, L_0x268c240;  1 drivers
v0x2677b60_0 .net *"_ivl_75", 0 0, L_0x268c470;  1 drivers
v0x2677c40_0 .net *"_ivl_78", 0 0, L_0x268c780;  1 drivers
v0x2677d20_0 .net *"_ivl_81", 0 0, L_0x268c9b0;  1 drivers
v0x2677e00_0 .net *"_ivl_84", 0 0, L_0x268ccd0;  1 drivers
v0x2677ee0_0 .net *"_ivl_87", 0 0, L_0x268cf00;  1 drivers
v0x2677fc0_0 .net *"_ivl_9", 0 0, L_0x2688d90;  1 drivers
v0x26780a0_0 .net *"_ivl_90", 0 0, L_0x268d230;  1 drivers
v0x2678180_0 .net *"_ivl_93", 0 0, L_0x268d460;  1 drivers
v0x2678260_0 .net *"_ivl_96", 0 0, L_0x268dbb0;  1 drivers
v0x2678340_0 .net *"_ivl_99", 0 0, L_0x268dde0;  1 drivers
v0x2678420_0 .net "en", 0 0, v0x2688570_0;  1 drivers
L_0x7fd79d6a1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26784e0_0 .net "r", 0 0, L_0x7fd79d6a1018;  1 drivers
v0x26785a0_0 .net "w", 55 0, L_0x2691cb0;  1 drivers
v0x2678680_0 .net "w0", 0 0, L_0x26932f0;  alias, 1 drivers
L_0x26887f0 .part L_0x2691cb0, 55, 1;
L_0x2688a50 .part L_0x2691cb0, 54, 1;
L_0x2688ca0 .part L_0x2691cb0, 53, 1;
L_0x2688ed0 .part L_0x2691cb0, 52, 1;
L_0x26890e0 .part L_0x2691cb0, 51, 1;
L_0x2689310 .part L_0x2691cb0, 50, 1;
L_0x2689550 .part L_0x2691cb0, 49, 1;
L_0x2689780 .part L_0x2691cb0, 48, 1;
L_0x2689b10 .part L_0x2691cb0, 47, 1;
L_0x2689d40 .part L_0x2691cb0, 46, 1;
L_0x2689f80 .part L_0x2691cb0, 45, 1;
L_0x268a1b0 .part L_0x2691cb0, 44, 1;
L_0x268a450 .part L_0x2691cb0, 43, 1;
L_0x268a680 .part L_0x2691cb0, 42, 1;
L_0x268a8c0 .part L_0x2691cb0, 41, 1;
L_0x268aaf0 .part L_0x2691cb0, 40, 1;
L_0x268afc0 .part L_0x2691cb0, 39, 1;
L_0x268b1f0 .part L_0x2691cb0, 38, 1;
L_0x268b4c0 .part L_0x2691cb0, 37, 1;
L_0x268b6f0 .part L_0x2691cb0, 36, 1;
L_0x268b2e0 .part L_0x2691cb0, 35, 1;
L_0x268bb60 .part L_0x2691cb0, 34, 1;
L_0x268be50 .part L_0x2691cb0, 33, 1;
L_0x268c080 .part L_0x2691cb0, 32, 1;
L_0x268c380 .part L_0x2691cb0, 31, 1;
L_0x268c5b0 .part L_0x2691cb0, 30, 1;
L_0x268c8c0 .part L_0x2691cb0, 29, 1;
L_0x268caf0 .part L_0x2691cb0, 28, 1;
L_0x268ce10 .part L_0x2691cb0, 27, 1;
L_0x268d040 .part L_0x2691cb0, 26, 1;
L_0x268d370 .part L_0x2691cb0, 25, 1;
L_0x268d5a0 .part L_0x2691cb0, 24, 1;
L_0x268dcf0 .part L_0x2691cb0, 23, 1;
L_0x268df20 .part L_0x2691cb0, 22, 1;
L_0x268e270 .part L_0x2691cb0, 21, 1;
L_0x268e4a0 .part L_0x2691cb0, 20, 1;
L_0x268e710 .part L_0x2691cb0, 19, 1;
L_0x268e910 .part L_0x2691cb0, 18, 1;
L_0x268ec80 .part L_0x2691cb0, 17, 1;
L_0x268eeb0 .part L_0x2691cb0, 16, 1;
L_0x268f230 .part L_0x2691cb0, 15, 1;
L_0x268f460 .part L_0x2691cb0, 14, 1;
L_0x268f7f0 .part L_0x2691cb0, 13, 1;
L_0x268fa20 .part L_0x2691cb0, 12, 1;
L_0x268fdc0 .part L_0x2691cb0, 11, 1;
L_0x268fff0 .part L_0x2691cb0, 10, 1;
L_0x26903a0 .part L_0x2691cb0, 9, 1;
L_0x26905d0 .part L_0x2691cb0, 8, 1;
L_0x2690990 .part L_0x2691cb0, 7, 1;
L_0x2690bc0 .part L_0x2691cb0, 6, 1;
L_0x2690f90 .part L_0x2691cb0, 5, 1;
L_0x26911c0 .part L_0x2691cb0, 4, 1;
L_0x26915a0 .part L_0x2691cb0, 3, 1;
L_0x26917d0 .part L_0x2691cb0, 2, 1;
L_0x2691bc0 .part L_0x2691cb0, 1, 1;
LS_0x2691cb0_0_0 .concat8 [ 1 1 1 1], L_0x2691a80, L_0x2691690, L_0x2691460, L_0x2691080;
LS_0x2691cb0_0_4 .concat8 [ 1 1 1 1], L_0x2690e50, L_0x2690a80, L_0x2690850, L_0x2690490;
LS_0x2691cb0_0_8 .concat8 [ 1 1 1 1], L_0x2690260, L_0x268feb0, L_0x268fc80, L_0x268f8e0;
LS_0x2691cb0_0_12 .concat8 [ 1 1 1 1], L_0x268f6b0, L_0x268f320, L_0x268f0f0, L_0x268ed70;
LS_0x2691cb0_0_16 .concat8 [ 1 1 1 1], L_0x268eb40, L_0x268e800, L_0x268e010, L_0x268e360;
LS_0x2691cb0_0_20 .concat8 [ 1 1 1 1], L_0x268e130, L_0x268dde0, L_0x268dbb0, L_0x268d460;
LS_0x2691cb0_0_24 .concat8 [ 1 1 1 1], L_0x268d230, L_0x268cf00, L_0x268ccd0, L_0x268c9b0;
LS_0x2691cb0_0_28 .concat8 [ 1 1 1 1], L_0x268c780, L_0x268c470, L_0x268c240, L_0x268bf40;
LS_0x2691cb0_0_32 .concat8 [ 1 1 1 1], L_0x268bd10, L_0x268ba20, L_0x268b890, L_0x268b5b0;
LS_0x2691cb0_0_36 .concat8 [ 1 1 1 1], L_0x268b380, L_0x268b0b0, L_0x268ae80, L_0x268a9b0;
LS_0x2691cb0_0_40 .concat8 [ 1 1 1 1], L_0x268a2a0, L_0x268a540, L_0x268a310, L_0x268a070;
LS_0x2691cb0_0_44 .concat8 [ 1 1 1 1], L_0x2689e90, L_0x2689c00, L_0x26898c0, L_0x2689640;
LS_0x2691cb0_0_48 .concat8 [ 1 1 1 1], L_0x2689440, L_0x26891d0, L_0x2688ff0, L_0x2688d90;
LS_0x2691cb0_0_52 .concat8 [ 1 1 1 1], L_0x2688b90, L_0x26888e0, L_0x26886b0, L_0x2693050;
LS_0x2691cb0_1_0 .concat8 [ 4 4 4 4], LS_0x2691cb0_0_0, LS_0x2691cb0_0_4, LS_0x2691cb0_0_8, LS_0x2691cb0_0_12;
LS_0x2691cb0_1_4 .concat8 [ 4 4 4 4], LS_0x2691cb0_0_16, LS_0x2691cb0_0_20, LS_0x2691cb0_0_24, LS_0x2691cb0_0_28;
LS_0x2691cb0_1_8 .concat8 [ 4 4 4 4], LS_0x2691cb0_0_32, LS_0x2691cb0_0_36, LS_0x2691cb0_0_40, LS_0x2691cb0_0_44;
LS_0x2691cb0_1_12 .concat8 [ 4 4 0 0], LS_0x2691cb0_0_48, LS_0x2691cb0_0_52;
L_0x2691cb0 .concat8 [ 16 16 16 8], LS_0x2691cb0_1_0, LS_0x2691cb0_1_4, LS_0x2691cb0_1_8, LS_0x2691cb0_1_12;
L_0x2693200 .part L_0x2691cb0, 0, 1;
L_0x2693360 .part L_0x2691cb0, 0, 1;
S_0x25f40d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2648b20 .param/l "i" 0 3 10, +C4<00>;
L_0x2691a80/d .functor NOT 1, L_0x2691bc0, C4<0>, C4<0>, C4<0>;
L_0x2691a80 .delay 1 (1,1,1) L_0x2691a80/d;
v0x264a940_0 .net *"_ivl_0", 0 0, L_0x2691bc0;  1 drivers
S_0x2668330 .scope generate, "genblk1[1]" "genblk1[1]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2668550 .param/l "i" 0 3 10, +C4<01>;
L_0x2691690/d .functor NOT 1, L_0x26917d0, C4<0>, C4<0>, C4<0>;
L_0x2691690 .delay 1 (1,1,1) L_0x2691690/d;
v0x26492d0_0 .net *"_ivl_0", 0 0, L_0x26917d0;  1 drivers
S_0x2668650 .scope generate, "genblk1[2]" "genblk1[2]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2668850 .param/l "i" 0 3 10, +C4<010>;
L_0x2691460/d .functor NOT 1, L_0x26915a0, C4<0>, C4<0>, C4<0>;
L_0x2691460 .delay 1 (1,1,1) L_0x2691460/d;
v0x2668910_0 .net *"_ivl_0", 0 0, L_0x26915a0;  1 drivers
S_0x26689f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2668bf0 .param/l "i" 0 3 10, +C4<011>;
L_0x2691080/d .functor NOT 1, L_0x26911c0, C4<0>, C4<0>, C4<0>;
L_0x2691080 .delay 1 (1,1,1) L_0x2691080/d;
v0x2668cd0_0 .net *"_ivl_0", 0 0, L_0x26911c0;  1 drivers
S_0x2668db0 .scope generate, "genblk1[4]" "genblk1[4]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2669000 .param/l "i" 0 3 10, +C4<0100>;
L_0x2690e50/d .functor NOT 1, L_0x2690f90, C4<0>, C4<0>, C4<0>;
L_0x2690e50 .delay 1 (1,1,1) L_0x2690e50/d;
v0x26690e0_0 .net *"_ivl_0", 0 0, L_0x2690f90;  1 drivers
S_0x26691c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x26693c0 .param/l "i" 0 3 10, +C4<0101>;
L_0x2690a80/d .functor NOT 1, L_0x2690bc0, C4<0>, C4<0>, C4<0>;
L_0x2690a80 .delay 1 (1,1,1) L_0x2690a80/d;
v0x26694a0_0 .net *"_ivl_0", 0 0, L_0x2690bc0;  1 drivers
S_0x2669580 .scope generate, "genblk1[6]" "genblk1[6]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2669780 .param/l "i" 0 3 10, +C4<0110>;
L_0x2690850/d .functor NOT 1, L_0x2690990, C4<0>, C4<0>, C4<0>;
L_0x2690850 .delay 1 (1,1,1) L_0x2690850/d;
v0x2669860_0 .net *"_ivl_0", 0 0, L_0x2690990;  1 drivers
S_0x2669940 .scope generate, "genblk1[7]" "genblk1[7]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2669b40 .param/l "i" 0 3 10, +C4<0111>;
L_0x2690490/d .functor NOT 1, L_0x26905d0, C4<0>, C4<0>, C4<0>;
L_0x2690490 .delay 1 (1,1,1) L_0x2690490/d;
v0x2669c20_0 .net *"_ivl_0", 0 0, L_0x26905d0;  1 drivers
S_0x2669d00 .scope generate, "genblk1[8]" "genblk1[8]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2668fb0 .param/l "i" 0 3 10, +C4<01000>;
L_0x2690260/d .functor NOT 1, L_0x26903a0, C4<0>, C4<0>, C4<0>;
L_0x2690260 .delay 1 (1,1,1) L_0x2690260/d;
v0x2669f90_0 .net *"_ivl_0", 0 0, L_0x26903a0;  1 drivers
S_0x266a070 .scope generate, "genblk1[9]" "genblk1[9]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266a270 .param/l "i" 0 3 10, +C4<01001>;
L_0x268feb0/d .functor NOT 1, L_0x268fff0, C4<0>, C4<0>, C4<0>;
L_0x268feb0 .delay 1 (1,1,1) L_0x268feb0/d;
v0x266a350_0 .net *"_ivl_0", 0 0, L_0x268fff0;  1 drivers
S_0x266a430 .scope generate, "genblk1[10]" "genblk1[10]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266a630 .param/l "i" 0 3 10, +C4<01010>;
L_0x268fc80/d .functor NOT 1, L_0x268fdc0, C4<0>, C4<0>, C4<0>;
L_0x268fc80 .delay 1 (1,1,1) L_0x268fc80/d;
v0x266a710_0 .net *"_ivl_0", 0 0, L_0x268fdc0;  1 drivers
S_0x266a7f0 .scope generate, "genblk1[11]" "genblk1[11]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266a9f0 .param/l "i" 0 3 10, +C4<01011>;
L_0x268f8e0/d .functor NOT 1, L_0x268fa20, C4<0>, C4<0>, C4<0>;
L_0x268f8e0 .delay 1 (1,1,1) L_0x268f8e0/d;
v0x266aad0_0 .net *"_ivl_0", 0 0, L_0x268fa20;  1 drivers
S_0x266abb0 .scope generate, "genblk1[12]" "genblk1[12]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266adb0 .param/l "i" 0 3 10, +C4<01100>;
L_0x268f6b0/d .functor NOT 1, L_0x268f7f0, C4<0>, C4<0>, C4<0>;
L_0x268f6b0 .delay 1 (1,1,1) L_0x268f6b0/d;
v0x266ae90_0 .net *"_ivl_0", 0 0, L_0x268f7f0;  1 drivers
S_0x266af70 .scope generate, "genblk1[13]" "genblk1[13]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266b170 .param/l "i" 0 3 10, +C4<01101>;
L_0x268f320/d .functor NOT 1, L_0x268f460, C4<0>, C4<0>, C4<0>;
L_0x268f320 .delay 1 (1,1,1) L_0x268f320/d;
v0x266b250_0 .net *"_ivl_0", 0 0, L_0x268f460;  1 drivers
S_0x266b330 .scope generate, "genblk1[14]" "genblk1[14]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266b530 .param/l "i" 0 3 10, +C4<01110>;
L_0x268f0f0/d .functor NOT 1, L_0x268f230, C4<0>, C4<0>, C4<0>;
L_0x268f0f0 .delay 1 (1,1,1) L_0x268f0f0/d;
v0x266b610_0 .net *"_ivl_0", 0 0, L_0x268f230;  1 drivers
S_0x266b6f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266b8f0 .param/l "i" 0 3 10, +C4<01111>;
L_0x268ed70/d .functor NOT 1, L_0x268eeb0, C4<0>, C4<0>, C4<0>;
L_0x268ed70 .delay 1 (1,1,1) L_0x268ed70/d;
v0x266b9d0_0 .net *"_ivl_0", 0 0, L_0x268eeb0;  1 drivers
S_0x266bab0 .scope generate, "genblk1[16]" "genblk1[16]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266bcb0 .param/l "i" 0 3 10, +C4<010000>;
L_0x268eb40/d .functor NOT 1, L_0x268ec80, C4<0>, C4<0>, C4<0>;
L_0x268eb40 .delay 1 (1,1,1) L_0x268eb40/d;
v0x266bd90_0 .net *"_ivl_0", 0 0, L_0x268ec80;  1 drivers
S_0x266be70 .scope generate, "genblk1[17]" "genblk1[17]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266c070 .param/l "i" 0 3 10, +C4<010001>;
L_0x268e800/d .functor NOT 1, L_0x268e910, C4<0>, C4<0>, C4<0>;
L_0x268e800 .delay 1 (1,1,1) L_0x268e800/d;
v0x266c150_0 .net *"_ivl_0", 0 0, L_0x268e910;  1 drivers
S_0x266c230 .scope generate, "genblk1[18]" "genblk1[18]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266c430 .param/l "i" 0 3 10, +C4<010010>;
L_0x268e010/d .functor NOT 1, L_0x268e710, C4<0>, C4<0>, C4<0>;
L_0x268e010 .delay 1 (1,1,1) L_0x268e010/d;
v0x266c510_0 .net *"_ivl_0", 0 0, L_0x268e710;  1 drivers
S_0x266c5f0 .scope generate, "genblk1[19]" "genblk1[19]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266c7f0 .param/l "i" 0 3 10, +C4<010011>;
L_0x268e360/d .functor NOT 1, L_0x268e4a0, C4<0>, C4<0>, C4<0>;
L_0x268e360 .delay 1 (1,1,1) L_0x268e360/d;
v0x266c8d0_0 .net *"_ivl_0", 0 0, L_0x268e4a0;  1 drivers
S_0x266c9b0 .scope generate, "genblk1[20]" "genblk1[20]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266cbb0 .param/l "i" 0 3 10, +C4<010100>;
L_0x268e130/d .functor NOT 1, L_0x268e270, C4<0>, C4<0>, C4<0>;
L_0x268e130 .delay 1 (1,1,1) L_0x268e130/d;
v0x266cc90_0 .net *"_ivl_0", 0 0, L_0x268e270;  1 drivers
S_0x266cd70 .scope generate, "genblk1[21]" "genblk1[21]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266cf70 .param/l "i" 0 3 10, +C4<010101>;
L_0x268dde0/d .functor NOT 1, L_0x268df20, C4<0>, C4<0>, C4<0>;
L_0x268dde0 .delay 1 (1,1,1) L_0x268dde0/d;
v0x266d050_0 .net *"_ivl_0", 0 0, L_0x268df20;  1 drivers
S_0x266d130 .scope generate, "genblk1[22]" "genblk1[22]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266d330 .param/l "i" 0 3 10, +C4<010110>;
L_0x268dbb0/d .functor NOT 1, L_0x268dcf0, C4<0>, C4<0>, C4<0>;
L_0x268dbb0 .delay 1 (1,1,1) L_0x268dbb0/d;
v0x266d410_0 .net *"_ivl_0", 0 0, L_0x268dcf0;  1 drivers
S_0x266d4f0 .scope generate, "genblk1[23]" "genblk1[23]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266d6f0 .param/l "i" 0 3 10, +C4<010111>;
L_0x268d460/d .functor NOT 1, L_0x268d5a0, C4<0>, C4<0>, C4<0>;
L_0x268d460 .delay 1 (1,1,1) L_0x268d460/d;
v0x266d7d0_0 .net *"_ivl_0", 0 0, L_0x268d5a0;  1 drivers
S_0x266d8b0 .scope generate, "genblk1[24]" "genblk1[24]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266dab0 .param/l "i" 0 3 10, +C4<011000>;
L_0x268d230/d .functor NOT 1, L_0x268d370, C4<0>, C4<0>, C4<0>;
L_0x268d230 .delay 1 (1,1,1) L_0x268d230/d;
v0x266db90_0 .net *"_ivl_0", 0 0, L_0x268d370;  1 drivers
S_0x266dc70 .scope generate, "genblk1[25]" "genblk1[25]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266de70 .param/l "i" 0 3 10, +C4<011001>;
L_0x268cf00/d .functor NOT 1, L_0x268d040, C4<0>, C4<0>, C4<0>;
L_0x268cf00 .delay 1 (1,1,1) L_0x268cf00/d;
v0x266df50_0 .net *"_ivl_0", 0 0, L_0x268d040;  1 drivers
S_0x266e030 .scope generate, "genblk1[26]" "genblk1[26]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266e230 .param/l "i" 0 3 10, +C4<011010>;
L_0x268ccd0/d .functor NOT 1, L_0x268ce10, C4<0>, C4<0>, C4<0>;
L_0x268ccd0 .delay 1 (1,1,1) L_0x268ccd0/d;
v0x266e310_0 .net *"_ivl_0", 0 0, L_0x268ce10;  1 drivers
S_0x266e3f0 .scope generate, "genblk1[27]" "genblk1[27]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266e5f0 .param/l "i" 0 3 10, +C4<011011>;
L_0x268c9b0/d .functor NOT 1, L_0x268caf0, C4<0>, C4<0>, C4<0>;
L_0x268c9b0 .delay 1 (1,1,1) L_0x268c9b0/d;
v0x266e6d0_0 .net *"_ivl_0", 0 0, L_0x268caf0;  1 drivers
S_0x266e7b0 .scope generate, "genblk1[28]" "genblk1[28]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266e9b0 .param/l "i" 0 3 10, +C4<011100>;
L_0x268c780/d .functor NOT 1, L_0x268c8c0, C4<0>, C4<0>, C4<0>;
L_0x268c780 .delay 1 (1,1,1) L_0x268c780/d;
v0x266ea90_0 .net *"_ivl_0", 0 0, L_0x268c8c0;  1 drivers
S_0x266eb70 .scope generate, "genblk1[29]" "genblk1[29]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266ed70 .param/l "i" 0 3 10, +C4<011101>;
L_0x268c470/d .functor NOT 1, L_0x268c5b0, C4<0>, C4<0>, C4<0>;
L_0x268c470 .delay 1 (1,1,1) L_0x268c470/d;
v0x266ee50_0 .net *"_ivl_0", 0 0, L_0x268c5b0;  1 drivers
S_0x266ef30 .scope generate, "genblk1[30]" "genblk1[30]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266f130 .param/l "i" 0 3 10, +C4<011110>;
L_0x268c240/d .functor NOT 1, L_0x268c380, C4<0>, C4<0>, C4<0>;
L_0x268c240 .delay 1 (1,1,1) L_0x268c240/d;
v0x266f210_0 .net *"_ivl_0", 0 0, L_0x268c380;  1 drivers
S_0x266f2f0 .scope generate, "genblk1[31]" "genblk1[31]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266f4f0 .param/l "i" 0 3 10, +C4<011111>;
L_0x268bf40/d .functor NOT 1, L_0x268c080, C4<0>, C4<0>, C4<0>;
L_0x268bf40 .delay 1 (1,1,1) L_0x268bf40/d;
v0x266f5d0_0 .net *"_ivl_0", 0 0, L_0x268c080;  1 drivers
S_0x266f6b0 .scope generate, "genblk1[32]" "genblk1[32]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266fac0 .param/l "i" 0 3 10, +C4<0100000>;
L_0x268bd10/d .functor NOT 1, L_0x268be50, C4<0>, C4<0>, C4<0>;
L_0x268bd10 .delay 1 (1,1,1) L_0x268bd10/d;
v0x266fb80_0 .net *"_ivl_0", 0 0, L_0x268be50;  1 drivers
S_0x266fc80 .scope generate, "genblk1[33]" "genblk1[33]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x266fe80 .param/l "i" 0 3 10, +C4<0100001>;
L_0x268ba20/d .functor NOT 1, L_0x268bb60, C4<0>, C4<0>, C4<0>;
L_0x268ba20 .delay 1 (1,1,1) L_0x268ba20/d;
v0x266ff40_0 .net *"_ivl_0", 0 0, L_0x268bb60;  1 drivers
S_0x2670040 .scope generate, "genblk1[34]" "genblk1[34]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2670240 .param/l "i" 0 3 10, +C4<0100010>;
L_0x268b890/d .functor NOT 1, L_0x268b2e0, C4<0>, C4<0>, C4<0>;
L_0x268b890 .delay 1 (1,1,1) L_0x268b890/d;
v0x2670300_0 .net *"_ivl_0", 0 0, L_0x268b2e0;  1 drivers
S_0x2670400 .scope generate, "genblk1[35]" "genblk1[35]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2670600 .param/l "i" 0 3 10, +C4<0100011>;
L_0x268b5b0/d .functor NOT 1, L_0x268b6f0, C4<0>, C4<0>, C4<0>;
L_0x268b5b0 .delay 1 (1,1,1) L_0x268b5b0/d;
v0x26706c0_0 .net *"_ivl_0", 0 0, L_0x268b6f0;  1 drivers
S_0x26707c0 .scope generate, "genblk1[36]" "genblk1[36]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x26709c0 .param/l "i" 0 3 10, +C4<0100100>;
L_0x268b380/d .functor NOT 1, L_0x268b4c0, C4<0>, C4<0>, C4<0>;
L_0x268b380 .delay 1 (1,1,1) L_0x268b380/d;
v0x2670a80_0 .net *"_ivl_0", 0 0, L_0x268b4c0;  1 drivers
S_0x2670b80 .scope generate, "genblk1[37]" "genblk1[37]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2670d80 .param/l "i" 0 3 10, +C4<0100101>;
L_0x268b0b0/d .functor NOT 1, L_0x268b1f0, C4<0>, C4<0>, C4<0>;
L_0x268b0b0 .delay 1 (1,1,1) L_0x268b0b0/d;
v0x2670e40_0 .net *"_ivl_0", 0 0, L_0x268b1f0;  1 drivers
S_0x2670f40 .scope generate, "genblk1[38]" "genblk1[38]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2671140 .param/l "i" 0 3 10, +C4<0100110>;
L_0x268ae80/d .functor NOT 1, L_0x268afc0, C4<0>, C4<0>, C4<0>;
L_0x268ae80 .delay 1 (1,1,1) L_0x268ae80/d;
v0x2671200_0 .net *"_ivl_0", 0 0, L_0x268afc0;  1 drivers
S_0x2671300 .scope generate, "genblk1[39]" "genblk1[39]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2671500 .param/l "i" 0 3 10, +C4<0100111>;
L_0x268a9b0/d .functor NOT 1, L_0x268aaf0, C4<0>, C4<0>, C4<0>;
L_0x268a9b0 .delay 1 (1,1,1) L_0x268a9b0/d;
v0x26715c0_0 .net *"_ivl_0", 0 0, L_0x268aaf0;  1 drivers
S_0x26716c0 .scope generate, "genblk1[40]" "genblk1[40]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x26718c0 .param/l "i" 0 3 10, +C4<0101000>;
L_0x268a2a0/d .functor NOT 1, L_0x268a8c0, C4<0>, C4<0>, C4<0>;
L_0x268a2a0 .delay 1 (1,1,1) L_0x268a2a0/d;
v0x2671980_0 .net *"_ivl_0", 0 0, L_0x268a8c0;  1 drivers
S_0x2671a80 .scope generate, "genblk1[41]" "genblk1[41]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2671c80 .param/l "i" 0 3 10, +C4<0101001>;
L_0x268a540/d .functor NOT 1, L_0x268a680, C4<0>, C4<0>, C4<0>;
L_0x268a540 .delay 1 (1,1,1) L_0x268a540/d;
v0x2671d40_0 .net *"_ivl_0", 0 0, L_0x268a680;  1 drivers
S_0x2671e40 .scope generate, "genblk1[42]" "genblk1[42]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2672040 .param/l "i" 0 3 10, +C4<0101010>;
L_0x268a310/d .functor NOT 1, L_0x268a450, C4<0>, C4<0>, C4<0>;
L_0x268a310 .delay 1 (1,1,1) L_0x268a310/d;
v0x2672100_0 .net *"_ivl_0", 0 0, L_0x268a450;  1 drivers
S_0x2672200 .scope generate, "genblk1[43]" "genblk1[43]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2672400 .param/l "i" 0 3 10, +C4<0101011>;
L_0x268a070/d .functor NOT 1, L_0x268a1b0, C4<0>, C4<0>, C4<0>;
L_0x268a070 .delay 1 (1,1,1) L_0x268a070/d;
v0x26724c0_0 .net *"_ivl_0", 0 0, L_0x268a1b0;  1 drivers
S_0x26725c0 .scope generate, "genblk1[44]" "genblk1[44]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x26727c0 .param/l "i" 0 3 10, +C4<0101100>;
L_0x2689e90/d .functor NOT 1, L_0x2689f80, C4<0>, C4<0>, C4<0>;
L_0x2689e90 .delay 1 (1,1,1) L_0x2689e90/d;
v0x2672880_0 .net *"_ivl_0", 0 0, L_0x2689f80;  1 drivers
S_0x2672980 .scope generate, "genblk1[45]" "genblk1[45]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2672b80 .param/l "i" 0 3 10, +C4<0101101>;
L_0x2689c00/d .functor NOT 1, L_0x2689d40, C4<0>, C4<0>, C4<0>;
L_0x2689c00 .delay 1 (1,1,1) L_0x2689c00/d;
v0x2672c40_0 .net *"_ivl_0", 0 0, L_0x2689d40;  1 drivers
S_0x2672d40 .scope generate, "genblk1[46]" "genblk1[46]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2672f40 .param/l "i" 0 3 10, +C4<0101110>;
L_0x26898c0/d .functor NOT 1, L_0x2689b10, C4<0>, C4<0>, C4<0>;
L_0x26898c0 .delay 1 (1,1,1) L_0x26898c0/d;
v0x2673000_0 .net *"_ivl_0", 0 0, L_0x2689b10;  1 drivers
S_0x2673100 .scope generate, "genblk1[47]" "genblk1[47]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2673300 .param/l "i" 0 3 10, +C4<0101111>;
L_0x2689640/d .functor NOT 1, L_0x2689780, C4<0>, C4<0>, C4<0>;
L_0x2689640 .delay 1 (1,1,1) L_0x2689640/d;
v0x26733c0_0 .net *"_ivl_0", 0 0, L_0x2689780;  1 drivers
S_0x26734c0 .scope generate, "genblk1[48]" "genblk1[48]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x26736c0 .param/l "i" 0 3 10, +C4<0110000>;
L_0x2689440/d .functor NOT 1, L_0x2689550, C4<0>, C4<0>, C4<0>;
L_0x2689440 .delay 1 (1,1,1) L_0x2689440/d;
v0x2673780_0 .net *"_ivl_0", 0 0, L_0x2689550;  1 drivers
S_0x2673880 .scope generate, "genblk1[49]" "genblk1[49]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2673a80 .param/l "i" 0 3 10, +C4<0110001>;
L_0x26891d0/d .functor NOT 1, L_0x2689310, C4<0>, C4<0>, C4<0>;
L_0x26891d0 .delay 1 (1,1,1) L_0x26891d0/d;
v0x2673b40_0 .net *"_ivl_0", 0 0, L_0x2689310;  1 drivers
S_0x2673c40 .scope generate, "genblk1[50]" "genblk1[50]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2673e40 .param/l "i" 0 3 10, +C4<0110010>;
L_0x2688ff0/d .functor NOT 1, L_0x26890e0, C4<0>, C4<0>, C4<0>;
L_0x2688ff0 .delay 1 (1,1,1) L_0x2688ff0/d;
v0x2673f00_0 .net *"_ivl_0", 0 0, L_0x26890e0;  1 drivers
S_0x2674000 .scope generate, "genblk1[51]" "genblk1[51]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2674200 .param/l "i" 0 3 10, +C4<0110011>;
L_0x2688d90/d .functor NOT 1, L_0x2688ed0, C4<0>, C4<0>, C4<0>;
L_0x2688d90 .delay 1 (1,1,1) L_0x2688d90/d;
v0x26742c0_0 .net *"_ivl_0", 0 0, L_0x2688ed0;  1 drivers
S_0x26743c0 .scope generate, "genblk1[52]" "genblk1[52]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x26745c0 .param/l "i" 0 3 10, +C4<0110100>;
L_0x2688b90/d .functor NOT 1, L_0x2688ca0, C4<0>, C4<0>, C4<0>;
L_0x2688b90 .delay 1 (1,1,1) L_0x2688b90/d;
v0x2674680_0 .net *"_ivl_0", 0 0, L_0x2688ca0;  1 drivers
S_0x2674780 .scope generate, "genblk1[53]" "genblk1[53]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2674980 .param/l "i" 0 3 10, +C4<0110101>;
L_0x26888e0/d .functor NOT 1, L_0x2688a50, C4<0>, C4<0>, C4<0>;
L_0x26888e0 .delay 1 (1,1,1) L_0x26888e0/d;
v0x2674a40_0 .net *"_ivl_0", 0 0, L_0x2688a50;  1 drivers
S_0x2674b40 .scope generate, "genblk1[54]" "genblk1[54]" 3 10, 3 10 0, S_0x264d500;
 .timescale -9 -9;
P_0x2674d40 .param/l "i" 0 3 10, +C4<0110110>;
L_0x26886b0/d .functor NOT 1, L_0x26887f0, C4<0>, C4<0>, C4<0>;
L_0x26886b0 .delay 1 (1,1,1) L_0x26886b0/d;
v0x2674e00_0 .net *"_ivl_0", 0 0, L_0x26887f0;  1 drivers
S_0x26787a0 .scope module, "my_pc" "pc" 2 10, 4 3 0, S_0x264da60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "PC_INIT";
    .port_info 1 /INPUT 1 "set_pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 4 "PC_CURR";
v0x2687d20_0 .net "PC_CURR", 3 0, L_0x2699d00;  alias, 1 drivers
v0x2687e50_0 .net "PC_CURR_INV", 3 0, L_0x2699e30;  1 drivers
L_0x7fd79d6a10f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x2687f10_0 .net "PC_INIT", 3 0, L_0x7fd79d6a10f0;  1 drivers
v0x2687fe0_0 .net "PC_PLUS_1", 3 0, L_0x269c080;  1 drivers
v0x26880d0_0 .net "PC_REG_IN", 3 0, L_0x26952b0;  1 drivers
v0x2688210_0 .net "clk", 0 0, L_0x26932f0;  alias, 1 drivers
v0x26882b0_0 .net "set_pc", 0 0, v0x2688610_0;  1 drivers
S_0x26789a0 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 4 10, 5 2 0, S_0x26787a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x267ae50_0 .net "A", 3 0, L_0x269c080;  alias, 1 drivers
v0x267af50_0 .net "B", 3 0, L_0x7fd79d6a10f0;  alias, 1 drivers
v0x267b030_0 .net "RES", 3 0, L_0x26952b0;  alias, 1 drivers
v0x267b0f0_0 .net "sel", 0 0, v0x2688610_0;  alias, 1 drivers
L_0x2694af0 .part L_0x269c080, 0, 1;
L_0x2694be0 .part L_0x269c080, 1, 1;
L_0x2694cd0 .part L_0x269c080, 2, 1;
L_0x2694d70 .part L_0x269c080, 3, 1;
L_0x2694e60 .part L_0x7fd79d6a10f0, 0, 1;
L_0x2694fa0 .part L_0x7fd79d6a10f0, 1, 1;
L_0x26950d0 .part L_0x7fd79d6a10f0, 2, 1;
L_0x26951c0 .part L_0x7fd79d6a10f0, 3, 1;
L_0x26952b0 .concat [ 1 1 1 1], L_0x26939b0, L_0x2693ee0, L_0x2694410, L_0x2694940;
S_0x2678bf0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x26789a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x2693630/d .functor NOT 1, v0x2688610_0, C4<0>, C4<0>, C4<0>;
L_0x2693630 .delay 1 (1,1,1) L_0x2693630/d;
L_0x2693740/d .functor AND 1, L_0x2694af0, L_0x2693630, C4<1>, C4<1>;
L_0x2693740 .delay 1 (3,3,3) L_0x2693740/d;
L_0x26938a0/d .functor AND 1, L_0x2694e60, v0x2688610_0, C4<1>, C4<1>;
L_0x26938a0 .delay 1 (3,3,3) L_0x26938a0/d;
L_0x26939b0/d .functor OR 1, L_0x2693740, L_0x26938a0, C4<0>, C4<0>;
L_0x26939b0 .delay 1 (3,3,3) L_0x26939b0/d;
v0x2678e80_0 .net "a", 0 0, L_0x2694af0;  1 drivers
v0x2678f60_0 .net "a_out", 0 0, L_0x2693740;  1 drivers
v0x2679020_0 .net "b", 0 0, L_0x2694e60;  1 drivers
v0x26790c0_0 .net "b_out", 0 0, L_0x26938a0;  1 drivers
v0x2679180_0 .net "not_sel", 0 0, L_0x2693630;  1 drivers
v0x2679290_0 .net "res", 0 0, L_0x26939b0;  1 drivers
v0x2679350_0 .net "sel", 0 0, v0x2688610_0;  alias, 1 drivers
S_0x2679490 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x26789a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x2693b60/d .functor NOT 1, v0x2688610_0, C4<0>, C4<0>, C4<0>;
L_0x2693b60 .delay 1 (1,1,1) L_0x2693b60/d;
L_0x2693c70/d .functor AND 1, L_0x2694be0, L_0x2693b60, C4<1>, C4<1>;
L_0x2693c70 .delay 1 (3,3,3) L_0x2693c70/d;
L_0x2693dd0/d .functor AND 1, L_0x2694fa0, v0x2688610_0, C4<1>, C4<1>;
L_0x2693dd0 .delay 1 (3,3,3) L_0x2693dd0/d;
L_0x2693ee0/d .functor OR 1, L_0x2693c70, L_0x2693dd0, C4<0>, C4<0>;
L_0x2693ee0 .delay 1 (3,3,3) L_0x2693ee0/d;
v0x2679720_0 .net "a", 0 0, L_0x2694be0;  1 drivers
v0x26797e0_0 .net "a_out", 0 0, L_0x2693c70;  1 drivers
v0x26798a0_0 .net "b", 0 0, L_0x2694fa0;  1 drivers
v0x2679940_0 .net "b_out", 0 0, L_0x2693dd0;  1 drivers
v0x2679a00_0 .net "not_sel", 0 0, L_0x2693b60;  1 drivers
v0x2679b10_0 .net "res", 0 0, L_0x2693ee0;  1 drivers
v0x2679bd0_0 .net "sel", 0 0, v0x2688610_0;  alias, 1 drivers
S_0x2679d00 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x26789a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x2694090/d .functor NOT 1, v0x2688610_0, C4<0>, C4<0>, C4<0>;
L_0x2694090 .delay 1 (1,1,1) L_0x2694090/d;
L_0x26941a0/d .functor AND 1, L_0x2694cd0, L_0x2694090, C4<1>, C4<1>;
L_0x26941a0 .delay 1 (3,3,3) L_0x26941a0/d;
L_0x2694300/d .functor AND 1, L_0x26950d0, v0x2688610_0, C4<1>, C4<1>;
L_0x2694300 .delay 1 (3,3,3) L_0x2694300/d;
L_0x2694410/d .functor OR 1, L_0x26941a0, L_0x2694300, C4<0>, C4<0>;
L_0x2694410 .delay 1 (3,3,3) L_0x2694410/d;
v0x2679fa0_0 .net "a", 0 0, L_0x2694cd0;  1 drivers
v0x267a060_0 .net "a_out", 0 0, L_0x26941a0;  1 drivers
v0x267a120_0 .net "b", 0 0, L_0x26950d0;  1 drivers
v0x267a1f0_0 .net "b_out", 0 0, L_0x2694300;  1 drivers
v0x267a2b0_0 .net "not_sel", 0 0, L_0x2694090;  1 drivers
v0x267a3c0_0 .net "res", 0 0, L_0x2694410;  1 drivers
v0x267a480_0 .net "sel", 0 0, v0x2688610_0;  alias, 1 drivers
S_0x267a5f0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x26789a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x26945c0/d .functor NOT 1, v0x2688610_0, C4<0>, C4<0>, C4<0>;
L_0x26945c0 .delay 1 (1,1,1) L_0x26945c0/d;
L_0x26946d0/d .functor AND 1, L_0x2694d70, L_0x26945c0, C4<1>, C4<1>;
L_0x26946d0 .delay 1 (3,3,3) L_0x26946d0/d;
L_0x2694830/d .functor AND 1, L_0x26951c0, v0x2688610_0, C4<1>, C4<1>;
L_0x2694830 .delay 1 (3,3,3) L_0x2694830/d;
L_0x2694940/d .functor OR 1, L_0x26946d0, L_0x2694830, C4<0>, C4<0>;
L_0x2694940 .delay 1 (3,3,3) L_0x2694940/d;
v0x267a860_0 .net "a", 0 0, L_0x2694d70;  1 drivers
v0x267a940_0 .net "a_out", 0 0, L_0x26946d0;  1 drivers
v0x267aa00_0 .net "b", 0 0, L_0x26951c0;  1 drivers
v0x267aaa0_0 .net "b_out", 0 0, L_0x2694830;  1 drivers
v0x267ab60_0 .net "not_sel", 0 0, L_0x26945c0;  1 drivers
v0x267ac70_0 .net "res", 0 0, L_0x2694940;  1 drivers
v0x267ad30_0 .net "sel", 0 0, v0x2688610_0;  alias, 1 drivers
S_0x267b240 .scope module, "pc_adder" "rca" 4 13, 7 2 0, S_0x26787a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
L_0x7fd79d6a10a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x267da40_0 .net "A", 3 0, L_0x7fd79d6a10a8;  1 drivers
v0x267db40_0 .net "B", 3 0, L_0x2699d00;  alias, 1 drivers
v0x267dc20_0 .net "SUM", 3 0, L_0x269c080;  alias, 1 drivers
v0x267dcf0_0 .net "c_out0", 0 0, L_0x269a2b0;  1 drivers
v0x267dde0_0 .net "c_out1", 0 0, L_0x269ab10;  1 drivers
v0x267df20_0 .net "c_out2", 0 0, L_0x269b3c0;  1 drivers
v0x267e010_0 .net "c_out3", 0 0, L_0x269bc60;  1 drivers
L_0x269a460 .part L_0x7fd79d6a10a8, 0, 1;
L_0x269a500 .part L_0x2699d00, 0, 1;
L_0x269acc0 .part L_0x7fd79d6a10a8, 1, 1;
L_0x269adb0 .part L_0x2699d00, 1, 1;
L_0x269b570 .part L_0x7fd79d6a10a8, 2, 1;
L_0x269b610 .part L_0x2699d00, 2, 1;
L_0x269be60 .part L_0x7fd79d6a10a8, 3, 1;
L_0x269bf90 .part L_0x2699d00, 3, 1;
L_0x269c080 .concat8 [ 1 1 1 1], L_0x269a150, L_0x269aa00, L_0x269b2b0, L_0x269bb50;
S_0x267b440 .scope module, "fa0" "fa" 7 7, 8 2 0, S_0x267b240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x2699f10/d .functor XOR 1, L_0x269a460, L_0x269a500, C4<0>, C4<0>;
L_0x2699f10 .delay 1 (4,4,4) L_0x2699f10/d;
L_0x2699fd0/d .functor AND 1, L_0x269a460, L_0x269a500, C4<1>, C4<1>;
L_0x2699fd0 .delay 1 (3,3,3) L_0x2699fd0/d;
L_0x7fd79d6a1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x269a090/d .functor AND 1, L_0x2699f10, L_0x7fd79d6a1060, C4<1>, C4<1>;
L_0x269a090 .delay 1 (3,3,3) L_0x269a090/d;
L_0x269a150/d .functor XOR 1, L_0x2699f10, L_0x7fd79d6a1060, C4<0>, C4<0>;
L_0x269a150 .delay 1 (4,4,4) L_0x269a150/d;
L_0x269a2b0/d .functor OR 1, L_0x2699fd0, L_0x269a090, C4<0>, C4<0>;
L_0x269a2b0 .delay 1 (3,3,3) L_0x269a2b0/d;
v0x267b6c0_0 .net "a", 0 0, L_0x269a460;  1 drivers
v0x267b7a0_0 .net "b", 0 0, L_0x269a500;  1 drivers
v0x267b860_0 .net "c_in", 0 0, L_0x7fd79d6a1060;  1 drivers
v0x267b930_0 .net "c_out", 0 0, L_0x269a2b0;  alias, 1 drivers
v0x267b9f0_0 .net "sum", 0 0, L_0x269a150;  1 drivers
v0x267bb00_0 .net "w0", 0 0, L_0x2699f10;  1 drivers
v0x267bbc0_0 .net "w1", 0 0, L_0x2699fd0;  1 drivers
v0x267bc80_0 .net "w2", 0 0, L_0x269a090;  1 drivers
S_0x267bde0 .scope module, "fa1" "fa" 7 9, 8 2 0, S_0x267b240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x269a5a0/d .functor XOR 1, L_0x269acc0, L_0x269adb0, C4<0>, C4<0>;
L_0x269a5a0 .delay 1 (4,4,4) L_0x269a5a0/d;
L_0x269a6b0/d .functor AND 1, L_0x269acc0, L_0x269adb0, C4<1>, C4<1>;
L_0x269a6b0 .delay 1 (3,3,3) L_0x269a6b0/d;
L_0x269a860/d .functor AND 1, L_0x269a5a0, L_0x269a2b0, C4<1>, C4<1>;
L_0x269a860 .delay 1 (3,3,3) L_0x269a860/d;
L_0x269aa00/d .functor XOR 1, L_0x269a5a0, L_0x269a2b0, C4<0>, C4<0>;
L_0x269aa00 .delay 1 (4,4,4) L_0x269aa00/d;
L_0x269ab10/d .functor OR 1, L_0x269a6b0, L_0x269a860, C4<0>, C4<0>;
L_0x269ab10 .delay 1 (3,3,3) L_0x269ab10/d;
v0x267c060_0 .net "a", 0 0, L_0x269acc0;  1 drivers
v0x267c120_0 .net "b", 0 0, L_0x269adb0;  1 drivers
v0x267c1e0_0 .net "c_in", 0 0, L_0x269a2b0;  alias, 1 drivers
v0x267c2e0_0 .net "c_out", 0 0, L_0x269ab10;  alias, 1 drivers
v0x267c380_0 .net "sum", 0 0, L_0x269aa00;  1 drivers
v0x267c470_0 .net "w0", 0 0, L_0x269a5a0;  1 drivers
v0x267c530_0 .net "w1", 0 0, L_0x269a6b0;  1 drivers
v0x267c5f0_0 .net "w2", 0 0, L_0x269a860;  1 drivers
S_0x267c750 .scope module, "fa2" "fa" 7 11, 8 2 0, S_0x267b240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x269ae50/d .functor XOR 1, L_0x269b570, L_0x269b610, C4<0>, C4<0>;
L_0x269ae50 .delay 1 (4,4,4) L_0x269ae50/d;
L_0x269af60/d .functor AND 1, L_0x269b570, L_0x269b610, C4<1>, C4<1>;
L_0x269af60 .delay 1 (3,3,3) L_0x269af60/d;
L_0x269b110/d .functor AND 1, L_0x269ae50, L_0x269ab10, C4<1>, C4<1>;
L_0x269b110 .delay 1 (3,3,3) L_0x269b110/d;
L_0x269b2b0/d .functor XOR 1, L_0x269ae50, L_0x269ab10, C4<0>, C4<0>;
L_0x269b2b0 .delay 1 (4,4,4) L_0x269b2b0/d;
L_0x269b3c0/d .functor OR 1, L_0x269af60, L_0x269b110, C4<0>, C4<0>;
L_0x269b3c0 .delay 1 (3,3,3) L_0x269b3c0/d;
v0x267c9e0_0 .net "a", 0 0, L_0x269b570;  1 drivers
v0x267caa0_0 .net "b", 0 0, L_0x269b610;  1 drivers
v0x267cb60_0 .net "c_in", 0 0, L_0x269ab10;  alias, 1 drivers
v0x267cc60_0 .net "c_out", 0 0, L_0x269b3c0;  alias, 1 drivers
v0x267cd00_0 .net "sum", 0 0, L_0x269b2b0;  1 drivers
v0x267cdf0_0 .net "w0", 0 0, L_0x269ae50;  1 drivers
v0x267ceb0_0 .net "w1", 0 0, L_0x269af60;  1 drivers
v0x267cf70_0 .net "w2", 0 0, L_0x269b110;  1 drivers
S_0x267d0d0 .scope module, "fa3" "fa" 7 13, 8 2 0, S_0x267b240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x269b6f0/d .functor XOR 1, L_0x269be60, L_0x269bf90, C4<0>, C4<0>;
L_0x269b6f0 .delay 1 (4,4,4) L_0x269b6f0/d;
L_0x269b800/d .functor AND 1, L_0x269be60, L_0x269bf90, C4<1>, C4<1>;
L_0x269b800 .delay 1 (3,3,3) L_0x269b800/d;
L_0x269b9b0/d .functor AND 1, L_0x269b6f0, L_0x269b3c0, C4<1>, C4<1>;
L_0x269b9b0 .delay 1 (3,3,3) L_0x269b9b0/d;
L_0x269bb50/d .functor XOR 1, L_0x269b6f0, L_0x269b3c0, C4<0>, C4<0>;
L_0x269bb50 .delay 1 (4,4,4) L_0x269bb50/d;
L_0x269bc60/d .functor OR 1, L_0x269b800, L_0x269b9b0, C4<0>, C4<0>;
L_0x269bc60 .delay 1 (3,3,3) L_0x269bc60/d;
v0x267d330_0 .net "a", 0 0, L_0x269be60;  1 drivers
v0x267d410_0 .net "b", 0 0, L_0x269bf90;  1 drivers
v0x267d4d0_0 .net "c_in", 0 0, L_0x269b3c0;  alias, 1 drivers
v0x267d5d0_0 .net "c_out", 0 0, L_0x269bc60;  alias, 1 drivers
v0x267d670_0 .net "sum", 0 0, L_0x269bb50;  1 drivers
v0x267d760_0 .net "w0", 0 0, L_0x269b6f0;  1 drivers
v0x267d820_0 .net "w1", 0 0, L_0x269b800;  1 drivers
v0x267d8e0_0 .net "w2", 0 0, L_0x269b9b0;  1 drivers
S_0x267e0f0 .scope module, "pc_reg" "reg4" 4 12, 9 3 0, S_0x26787a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x26879e0_0 .net "D", 3 0, L_0x26952b0;  alias, 1 drivers
v0x2687ac0_0 .net "Q", 3 0, L_0x2699d00;  alias, 1 drivers
v0x2687b60_0 .net "QB", 3 0, L_0x2699e30;  alias, 1 drivers
v0x2687c00_0 .net "clk", 0 0, L_0x26932f0;  alias, 1 drivers
L_0x2699790 .part L_0x26952b0, 0, 1;
L_0x2699970 .part L_0x26952b0, 1, 1;
L_0x2699aa0 .part L_0x26952b0, 2, 1;
L_0x2699bd0 .part L_0x26952b0, 3, 1;
L_0x2699d00 .concat [ 1 1 1 1], L_0x26960d0, L_0x26971e0, L_0x2698310, L_0x2699440;
L_0x2699e30 .concat [ 1 1 1 1], L_0x2696200, L_0x2697330, L_0x2698460, L_0x2699590;
S_0x267e340 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0x267e0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2695490/d .functor NOT 1, L_0x26932f0, C4<0>, C4<0>, C4<0>;
L_0x2695490 .delay 1 (1,1,1) L_0x2695490/d;
v0x2680350_0 .net "clk", 0 0, L_0x26932f0;  alias, 1 drivers
v0x2680440_0 .net "d", 0 0, L_0x2699790;  1 drivers
v0x26804e0_0 .net "nclk", 0 0, L_0x2695490;  1 drivers
v0x26805b0_0 .net "q", 0 0, L_0x26960d0;  1 drivers
v0x26806a0_0 .net "q_tmp", 0 0, L_0x2695a10;  1 drivers
v0x2680790_0 .net "qb", 0 0, L_0x2696200;  1 drivers
v0x2680880_0 .net "qb_tmp", 0 0, L_0x2695b60;  1 drivers
S_0x267e590 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x267e340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x26955f0/d .functor NOT 1, L_0x2699790, C4<0>, C4<0>, C4<0>;
L_0x26955f0 .delay 1 (1,1,1) L_0x26955f0/d;
L_0x2695750/d .functor AND 1, L_0x26955f0, L_0x2695490, C4<1>, C4<1>;
L_0x2695750 .delay 1 (3,3,3) L_0x2695750/d;
L_0x2695900/d .functor AND 1, L_0x2699790, L_0x2695490, C4<1>, C4<1>;
L_0x2695900 .delay 1 (3,3,3) L_0x2695900/d;
v0x267eeb0_0 .net "d", 0 0, L_0x2699790;  alias, 1 drivers
v0x267ef90_0 .net "g", 0 0, L_0x2695490;  alias, 1 drivers
v0x267f050_0 .net "nd", 0 0, L_0x26955f0;  1 drivers
v0x267f0f0_0 .net "q", 0 0, L_0x2695a10;  alias, 1 drivers
v0x267f1c0_0 .net "qb", 0 0, L_0x2695b60;  alias, 1 drivers
v0x267f2b0_0 .net "r", 0 0, L_0x2695750;  1 drivers
v0x267f380_0 .net "s", 0 0, L_0x2695900;  1 drivers
S_0x267e830 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x267e590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2695a10/d .functor NOR 1, L_0x2695750, L_0x2695b60, C4<0>, C4<0>;
L_0x2695a10 .delay 1 (2,2,2) L_0x2695a10/d;
L_0x2695b60/d .functor NOR 1, L_0x2695a10, L_0x2695900, C4<0>, C4<0>;
L_0x2695b60 .delay 1 (2,2,2) L_0x2695b60/d;
v0x267ead0_0 .net "q", 0 0, L_0x2695a10;  alias, 1 drivers
v0x267ebb0_0 .net "qb", 0 0, L_0x2695b60;  alias, 1 drivers
v0x267ec70_0 .net "r", 0 0, L_0x2695750;  alias, 1 drivers
v0x267ed40_0 .net "s", 0 0, L_0x2695900;  alias, 1 drivers
S_0x267f480 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x267e340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2695cb0/d .functor NOT 1, L_0x2695a10, C4<0>, C4<0>, C4<0>;
L_0x2695cb0 .delay 1 (1,1,1) L_0x2695cb0/d;
L_0x2695dc0/d .functor AND 1, L_0x2695cb0, L_0x26932f0, C4<1>, C4<1>;
L_0x2695dc0 .delay 1 (3,3,3) L_0x2695dc0/d;
L_0x2695f70/d .functor AND 1, L_0x2695a10, L_0x26932f0, C4<1>, C4<1>;
L_0x2695f70 .delay 1 (3,3,3) L_0x2695f70/d;
v0x267fd50_0 .net "d", 0 0, L_0x2695a10;  alias, 1 drivers
v0x267fe60_0 .net "g", 0 0, L_0x26932f0;  alias, 1 drivers
v0x267ff20_0 .net "nd", 0 0, L_0x2695cb0;  1 drivers
v0x267ffc0_0 .net "q", 0 0, L_0x26960d0;  alias, 1 drivers
v0x2680090_0 .net "qb", 0 0, L_0x2696200;  alias, 1 drivers
v0x2680180_0 .net "r", 0 0, L_0x2695dc0;  1 drivers
v0x2680250_0 .net "s", 0 0, L_0x2695f70;  1 drivers
S_0x267f6f0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x267f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x26960d0/d .functor NOR 1, L_0x2695dc0, L_0x2696200, C4<0>, C4<0>;
L_0x26960d0 .delay 1 (2,2,2) L_0x26960d0/d;
L_0x2696200/d .functor NOR 1, L_0x26960d0, L_0x2695f70, C4<0>, C4<0>;
L_0x2696200 .delay 1 (2,2,2) L_0x2696200/d;
v0x267f970_0 .net "q", 0 0, L_0x26960d0;  alias, 1 drivers
v0x267fa50_0 .net "qb", 0 0, L_0x2696200;  alias, 1 drivers
v0x267fb10_0 .net "r", 0 0, L_0x2695dc0;  alias, 1 drivers
v0x267fbe0_0 .net "s", 0 0, L_0x2695f70;  alias, 1 drivers
S_0x2680970 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0x267e0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2696400/d .functor NOT 1, L_0x26932f0, C4<0>, C4<0>, C4<0>;
L_0x2696400 .delay 1 (1,1,1) L_0x2696400/d;
v0x26828e0_0 .net "clk", 0 0, L_0x26932f0;  alias, 1 drivers
v0x2682980_0 .net "d", 0 0, L_0x2699970;  1 drivers
v0x2682a40_0 .net "nclk", 0 0, L_0x2696400;  1 drivers
v0x2682b40_0 .net "q", 0 0, L_0x26971e0;  1 drivers
v0x2682be0_0 .net "q_tmp", 0 0, L_0x2696a60;  1 drivers
v0x2682cd0_0 .net "qb", 0 0, L_0x2697330;  1 drivers
v0x2682dc0_0 .net "qb_tmp", 0 0, L_0x2696bf0;  1 drivers
S_0x2680c00 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x2680970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2696550/d .functor NOT 1, L_0x2699970, C4<0>, C4<0>, C4<0>;
L_0x2696550 .delay 1 (1,1,1) L_0x2696550/d;
L_0x26966d0/d .functor AND 1, L_0x2696550, L_0x2696400, C4<1>, C4<1>;
L_0x26966d0 .delay 1 (3,3,3) L_0x26966d0/d;
L_0x26968a0/d .functor AND 1, L_0x2699970, L_0x2696400, C4<1>, C4<1>;
L_0x26968a0 .delay 1 (3,3,3) L_0x26968a0/d;
v0x2681470_0 .net "d", 0 0, L_0x2699970;  alias, 1 drivers
v0x2681550_0 .net "g", 0 0, L_0x2696400;  alias, 1 drivers
v0x2681610_0 .net "nd", 0 0, L_0x2696550;  1 drivers
v0x26816b0_0 .net "q", 0 0, L_0x2696a60;  alias, 1 drivers
v0x2681780_0 .net "qb", 0 0, L_0x2696bf0;  alias, 1 drivers
v0x2681870_0 .net "r", 0 0, L_0x26966d0;  1 drivers
v0x2681940_0 .net "s", 0 0, L_0x26968a0;  1 drivers
S_0x2680e50 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x2680c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2696a60/d .functor NOR 1, L_0x26966d0, L_0x2696bf0, C4<0>, C4<0>;
L_0x2696a60 .delay 1 (2,2,2) L_0x2696a60/d;
L_0x2696bf0/d .functor NOR 1, L_0x2696a60, L_0x26968a0, C4<0>, C4<0>;
L_0x2696bf0 .delay 1 (2,2,2) L_0x2696bf0/d;
v0x26810c0_0 .net "q", 0 0, L_0x2696a60;  alias, 1 drivers
v0x26811a0_0 .net "qb", 0 0, L_0x2696bf0;  alias, 1 drivers
v0x2681260_0 .net "r", 0 0, L_0x26966d0;  alias, 1 drivers
v0x2681300_0 .net "s", 0 0, L_0x26968a0;  alias, 1 drivers
S_0x2681a40 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x2680970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2696d60/d .functor NOT 1, L_0x2696a60, C4<0>, C4<0>, C4<0>;
L_0x2696d60 .delay 1 (1,1,1) L_0x2696d60/d;
L_0x2696e90/d .functor AND 1, L_0x2696d60, L_0x26932f0, C4<1>, C4<1>;
L_0x2696e90 .delay 1 (3,3,3) L_0x2696e90/d;
L_0x2697060/d .functor AND 1, L_0x2696a60, L_0x26932f0, C4<1>, C4<1>;
L_0x2697060 .delay 1 (3,3,3) L_0x2697060/d;
v0x2682310_0 .net "d", 0 0, L_0x2696a60;  alias, 1 drivers
v0x2682420_0 .net "g", 0 0, L_0x26932f0;  alias, 1 drivers
v0x26824e0_0 .net "nd", 0 0, L_0x2696d60;  1 drivers
v0x2682580_0 .net "q", 0 0, L_0x26971e0;  alias, 1 drivers
v0x2682620_0 .net "qb", 0 0, L_0x2697330;  alias, 1 drivers
v0x2682710_0 .net "r", 0 0, L_0x2696e90;  1 drivers
v0x26827e0_0 .net "s", 0 0, L_0x2697060;  1 drivers
S_0x2681cb0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x2681a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x26971e0/d .functor NOR 1, L_0x2696e90, L_0x2697330, C4<0>, C4<0>;
L_0x26971e0 .delay 1 (2,2,2) L_0x26971e0/d;
L_0x2697330/d .functor NOR 1, L_0x26971e0, L_0x2697060, C4<0>, C4<0>;
L_0x2697330 .delay 1 (2,2,2) L_0x2697330/d;
v0x2681f30_0 .net "q", 0 0, L_0x26971e0;  alias, 1 drivers
v0x2682010_0 .net "qb", 0 0, L_0x2697330;  alias, 1 drivers
v0x26820d0_0 .net "r", 0 0, L_0x2696e90;  alias, 1 drivers
v0x26821a0_0 .net "s", 0 0, L_0x2697060;  alias, 1 drivers
S_0x2682eb0 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0x267e0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2697530/d .functor NOT 1, L_0x26932f0, C4<0>, C4<0>, C4<0>;
L_0x2697530 .delay 1 (1,1,1) L_0x2697530/d;
v0x2684e30_0 .net "clk", 0 0, L_0x26932f0;  alias, 1 drivers
v0x2684ed0_0 .net "d", 0 0, L_0x2699aa0;  1 drivers
v0x2684f90_0 .net "nclk", 0 0, L_0x2697530;  1 drivers
v0x2685090_0 .net "q", 0 0, L_0x2698310;  1 drivers
v0x2685180_0 .net "q_tmp", 0 0, L_0x2697b90;  1 drivers
v0x2685270_0 .net "qb", 0 0, L_0x2698460;  1 drivers
v0x2685360_0 .net "qb_tmp", 0 0, L_0x2697d20;  1 drivers
S_0x2683120 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x2682eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2697680/d .functor NOT 1, L_0x2699aa0, C4<0>, C4<0>, C4<0>;
L_0x2697680 .delay 1 (1,1,1) L_0x2697680/d;
L_0x2697800/d .functor AND 1, L_0x2697680, L_0x2697530, C4<1>, C4<1>;
L_0x2697800 .delay 1 (3,3,3) L_0x2697800/d;
L_0x26979d0/d .functor AND 1, L_0x2699aa0, L_0x2697530, C4<1>, C4<1>;
L_0x26979d0 .delay 1 (3,3,3) L_0x26979d0/d;
v0x26839c0_0 .net "d", 0 0, L_0x2699aa0;  alias, 1 drivers
v0x2683aa0_0 .net "g", 0 0, L_0x2697530;  alias, 1 drivers
v0x2683b60_0 .net "nd", 0 0, L_0x2697680;  1 drivers
v0x2683c00_0 .net "q", 0 0, L_0x2697b90;  alias, 1 drivers
v0x2683cd0_0 .net "qb", 0 0, L_0x2697d20;  alias, 1 drivers
v0x2683dc0_0 .net "r", 0 0, L_0x2697800;  1 drivers
v0x2683e90_0 .net "s", 0 0, L_0x26979d0;  1 drivers
S_0x2683370 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x2683120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2697b90/d .functor NOR 1, L_0x2697800, L_0x2697d20, C4<0>, C4<0>;
L_0x2697b90 .delay 1 (2,2,2) L_0x2697b90/d;
L_0x2697d20/d .functor NOR 1, L_0x2697b90, L_0x26979d0, C4<0>, C4<0>;
L_0x2697d20 .delay 1 (2,2,2) L_0x2697d20/d;
v0x26835e0_0 .net "q", 0 0, L_0x2697b90;  alias, 1 drivers
v0x26836c0_0 .net "qb", 0 0, L_0x2697d20;  alias, 1 drivers
v0x2683780_0 .net "r", 0 0, L_0x2697800;  alias, 1 drivers
v0x2683850_0 .net "s", 0 0, L_0x26979d0;  alias, 1 drivers
S_0x2683f90 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x2682eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2697e90/d .functor NOT 1, L_0x2697b90, C4<0>, C4<0>, C4<0>;
L_0x2697e90 .delay 1 (1,1,1) L_0x2697e90/d;
L_0x2697fc0/d .functor AND 1, L_0x2697e90, L_0x26932f0, C4<1>, C4<1>;
L_0x2697fc0 .delay 1 (3,3,3) L_0x2697fc0/d;
L_0x2698190/d .functor AND 1, L_0x2697b90, L_0x26932f0, C4<1>, C4<1>;
L_0x2698190 .delay 1 (3,3,3) L_0x2698190/d;
v0x2684860_0 .net "d", 0 0, L_0x2697b90;  alias, 1 drivers
v0x2684970_0 .net "g", 0 0, L_0x26932f0;  alias, 1 drivers
v0x2684a30_0 .net "nd", 0 0, L_0x2697e90;  1 drivers
v0x2684ad0_0 .net "q", 0 0, L_0x2698310;  alias, 1 drivers
v0x2684b70_0 .net "qb", 0 0, L_0x2698460;  alias, 1 drivers
v0x2684c60_0 .net "r", 0 0, L_0x2697fc0;  1 drivers
v0x2684d30_0 .net "s", 0 0, L_0x2698190;  1 drivers
S_0x2684200 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x2683f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2698310/d .functor NOR 1, L_0x2697fc0, L_0x2698460, C4<0>, C4<0>;
L_0x2698310 .delay 1 (2,2,2) L_0x2698310/d;
L_0x2698460/d .functor NOR 1, L_0x2698310, L_0x2698190, C4<0>, C4<0>;
L_0x2698460 .delay 1 (2,2,2) L_0x2698460/d;
v0x2684480_0 .net "q", 0 0, L_0x2698310;  alias, 1 drivers
v0x2684560_0 .net "qb", 0 0, L_0x2698460;  alias, 1 drivers
v0x2684620_0 .net "r", 0 0, L_0x2697fc0;  alias, 1 drivers
v0x26846f0_0 .net "s", 0 0, L_0x2698190;  alias, 1 drivers
S_0x2685450 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0x267e0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2698660/d .functor NOT 1, L_0x26932f0, C4<0>, C4<0>, C4<0>;
L_0x2698660 .delay 1 (1,1,1) L_0x2698660/d;
v0x26873c0_0 .net "clk", 0 0, L_0x26932f0;  alias, 1 drivers
v0x2687460_0 .net "d", 0 0, L_0x2699bd0;  1 drivers
v0x2687520_0 .net "nclk", 0 0, L_0x2698660;  1 drivers
v0x2687620_0 .net "q", 0 0, L_0x2699440;  1 drivers
v0x2687710_0 .net "q_tmp", 0 0, L_0x2698cc0;  1 drivers
v0x2687800_0 .net "qb", 0 0, L_0x2699590;  1 drivers
v0x26878f0_0 .net "qb_tmp", 0 0, L_0x2698e50;  1 drivers
S_0x26856c0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x2685450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x26987b0/d .functor NOT 1, L_0x2699bd0, C4<0>, C4<0>, C4<0>;
L_0x26987b0 .delay 1 (1,1,1) L_0x26987b0/d;
L_0x2698930/d .functor AND 1, L_0x26987b0, L_0x2698660, C4<1>, C4<1>;
L_0x2698930 .delay 1 (3,3,3) L_0x2698930/d;
L_0x2698b00/d .functor AND 1, L_0x2699bd0, L_0x2698660, C4<1>, C4<1>;
L_0x2698b00 .delay 1 (3,3,3) L_0x2698b00/d;
v0x2685f50_0 .net "d", 0 0, L_0x2699bd0;  alias, 1 drivers
v0x2686030_0 .net "g", 0 0, L_0x2698660;  alias, 1 drivers
v0x26860f0_0 .net "nd", 0 0, L_0x26987b0;  1 drivers
v0x2686190_0 .net "q", 0 0, L_0x2698cc0;  alias, 1 drivers
v0x2686260_0 .net "qb", 0 0, L_0x2698e50;  alias, 1 drivers
v0x2686350_0 .net "r", 0 0, L_0x2698930;  1 drivers
v0x2686420_0 .net "s", 0 0, L_0x2698b00;  1 drivers
S_0x2685930 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x26856c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2698cc0/d .functor NOR 1, L_0x2698930, L_0x2698e50, C4<0>, C4<0>;
L_0x2698cc0 .delay 1 (2,2,2) L_0x2698cc0/d;
L_0x2698e50/d .functor NOR 1, L_0x2698cc0, L_0x2698b00, C4<0>, C4<0>;
L_0x2698e50 .delay 1 (2,2,2) L_0x2698e50/d;
v0x2685ba0_0 .net "q", 0 0, L_0x2698cc0;  alias, 1 drivers
v0x2685c80_0 .net "qb", 0 0, L_0x2698e50;  alias, 1 drivers
v0x2685d40_0 .net "r", 0 0, L_0x2698930;  alias, 1 drivers
v0x2685de0_0 .net "s", 0 0, L_0x2698b00;  alias, 1 drivers
S_0x2686520 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x2685450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2698fc0/d .functor NOT 1, L_0x2698cc0, C4<0>, C4<0>, C4<0>;
L_0x2698fc0 .delay 1 (1,1,1) L_0x2698fc0/d;
L_0x26990f0/d .functor AND 1, L_0x2698fc0, L_0x26932f0, C4<1>, C4<1>;
L_0x26990f0 .delay 1 (3,3,3) L_0x26990f0/d;
L_0x26992c0/d .functor AND 1, L_0x2698cc0, L_0x26932f0, C4<1>, C4<1>;
L_0x26992c0 .delay 1 (3,3,3) L_0x26992c0/d;
v0x2686df0_0 .net "d", 0 0, L_0x2698cc0;  alias, 1 drivers
v0x2686f00_0 .net "g", 0 0, L_0x26932f0;  alias, 1 drivers
v0x2686fc0_0 .net "nd", 0 0, L_0x2698fc0;  1 drivers
v0x2687060_0 .net "q", 0 0, L_0x2699440;  alias, 1 drivers
v0x2687100_0 .net "qb", 0 0, L_0x2699590;  alias, 1 drivers
v0x26871f0_0 .net "r", 0 0, L_0x26990f0;  1 drivers
v0x26872c0_0 .net "s", 0 0, L_0x26992c0;  1 drivers
S_0x2686790 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x2686520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x2699440/d .functor NOR 1, L_0x26990f0, L_0x2699590, C4<0>, C4<0>;
L_0x2699440 .delay 1 (2,2,2) L_0x2699440/d;
L_0x2699590/d .functor NOR 1, L_0x2699440, L_0x26992c0, C4<0>, C4<0>;
L_0x2699590 .delay 1 (2,2,2) L_0x2699590/d;
v0x2686a10_0 .net "q", 0 0, L_0x2699440;  alias, 1 drivers
v0x2686af0_0 .net "qb", 0 0, L_0x2699590;  alias, 1 drivers
v0x2686bb0_0 .net "r", 0 0, L_0x26990f0;  alias, 1 drivers
v0x2686c80_0 .net "s", 0 0, L_0x26992c0;  alias, 1 drivers
    .scope S_0x264da60;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x264da60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2688570_0, 0, 1;
    %delay 58, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2688570_0, 0, 1;
    %delay 58, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2688610_0, 0, 1;
    %delay 58, 0;
    %delay 58, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2688610_0, 0, 1;
    %delay 58, 0;
    %delay 58, 0;
    %delay 1856, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../oscillator/oscillator.v";
    "pc.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
