// Seed: 914675538
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  always @(id_3) id_2 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input supply0 id_9
    , id_37,
    output supply0 id_10,
    input supply1 id_11,
    inout supply1 id_12,
    output wire id_13,
    input uwire id_14,
    input uwire id_15,
    output tri0 id_16,
    input wire id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20
    , id_38,
    input tri0 id_21,
    output wor id_22,
    input tri0 id_23,
    output supply1 id_24,
    input wor id_25,
    input supply1 id_26,
    input wand id_27,
    input wor id_28,
    input wor id_29,
    input uwire id_30,
    output supply1 id_31,
    input tri1 id_32,
    input wor id_33,
    input tri0 id_34,
    output uwire id_35
);
  for (id_39 = id_21; 1; id_0 = id_9) wire id_40;
  wire id_41;
  module_0 modCall_1 (
      id_41,
      id_40,
      id_38,
      id_41,
      id_37
  );
  wire id_42;
  wire id_43;
  id_44(
      .id_0(1'b0 - 1), .sum(id_38)
  );
  wire id_45;
  and primCall (
      id_4,
      id_18,
      id_39,
      id_34,
      id_37,
      id_21,
      id_26,
      id_11,
      id_30,
      id_9,
      id_25,
      id_29,
      id_15,
      id_40,
      id_32,
      id_19,
      id_12,
      id_41,
      id_28,
      id_38,
      id_17,
      id_20,
      id_23,
      id_3,
      id_7,
      id_14,
      id_1
  );
  assign id_13 = 1;
endmodule
