

================================================================
== Vitis HLS Report for 'rotr'
================================================================
* Date:           Fri Apr 30 15:16:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        aes_decrypt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  1.388 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  4.000 ns|  4.000 ns|    2|    2|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     238|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      23|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      40|     261|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |sub_ln115_fu_26_p2   |         -|   0|  0|  14|           7|           6|
    |lshr_ln115_fu_35_p2  |      lshr|   0|  0|  96|          32|          32|
    |or_ln115_fu_50_p2    |        or|   0|  0|  32|          32|          32|
    |shl_ln115_fu_44_p2   |       shl|   0|  0|  96|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 238|         103|         102|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|   33|         67|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_return_preg    |  32|   0|   32|          0|
    |sub_ln115_reg_61  |   6|   0|    6|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  40|   0|   40|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          rotr|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          rotr|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          rotr|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          rotr|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          rotr|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          rotr|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          rotr|  return value|
|val_r      |   in|   32|     ap_none|         val_r|        scalar|
|bits       |   in|    5|     ap_none|          bits|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

