Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Apr 19 12:57:00 2025


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 34
GTP_INBUF                  27 uses
GTP_OUTBUF                  7 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 34 of 240 (14.17%)


Number of unique control sets : 0


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_control          | 1       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 34     | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + pll_clk            | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hs_dual_ad       | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 top_control|sclk         1000.000     {0 500}        Declared                 0           0  {sclk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_control|sclk                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.792 f       pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2)        1.035       3.827         clkadc1          
                                                                                   ad0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409       6.236 f       ad0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.236         ad0_clk          
 ad0_clk                                                                   f       ad0_clk (port)   

 Data arrival time                                                   6.236         Logic Levels: 3  
                                                                                   Logic: 4.244ns(68.056%), Route: 1.992ns(31.944%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad1_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.792 f       pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2)        1.035       3.827         clkadc1          
                                                                                   ad1_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409       6.236 f       ad1_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.236         ad1_clk          
 ad1_clk                                                                   f       ad1_clk (port)   

 Data arrival time                                                   6.236         Logic Levels: 3  
                                                                                   Logic: 4.244ns(68.056%), Route: 1.992ns(31.944%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad0_clk (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2)        1.035       3.726         clkadc1          
                                                                                   ad0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.995 r       ad0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.995         ad0_clk          
 ad0_clk                                                                   r       ad0_clk (port)   

 Data arrival time                                                   5.995         Logic Levels: 3  
                                                                                   Logic: 4.003ns(66.772%), Route: 1.992ns(33.228%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad1_clk (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=2)        1.035       3.726         clkadc1          
                                                                                   ad1_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.995 r       ad1_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.995         ad1_clk          
 ad1_clk                                                                   r       ad1_clk (port)   

 Data arrival time                                                   5.995         Logic Levels: 3  
                                                                                   Logic: 4.003ns(66.772%), Route: 1.992ns(33.228%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                             
+---------------------------------------------------------------------------------------------------------------------+
| Input      | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/compile/top_control_comp.adf       
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/SPI_ADC.fdc                        
| Output     | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/synthesize/top_control_syn.adf     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/synthesize/top_control_syn.vm      
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/02_SPI_ADC/prj/synthesize/top_control.snr         
+---------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 204,988,416 bytes
Total CPU  time to synthesize completion : 2.359 sec
Process Total CPU  time to synthesize completion : 2.359 sec
Total real time to synthesize completion : 5.000 sec
