Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 26 22:47:26 2019
| Host         : ubuntu running 64-bit unknown
| Command      : report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
| Design       : top_bd_wrapper
| Device       : xc7z100ffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 581
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree               | 1          |
| TIMING-14 | Critical Warning | LUT on the clock tree                                            | 278        |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 104        |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                        | 1          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| DPIR-1    | Warning          | Asynchronous driver check                                        | 135        |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 8          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 53         |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__752 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__753 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__152 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__153 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#9 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__154 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#10 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#11 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__156 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#12 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__157 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#13 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__158 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#14 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__159 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#15 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#16 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__287 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#17 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#18 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#19 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__290 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#20 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__291 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#21 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__292 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#22 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__293 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#23 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__335 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#24 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#25 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[10]_i_1__21 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#26 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__28 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#27 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#28 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#29 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__52 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#30 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#31 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__29 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#32 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#33 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#34 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#35 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#36 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#37 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#38 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#39 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#40 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#41 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#42 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__46 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#43 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__10 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#44 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__11 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#45 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#46 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#47 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#48 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#49 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#50 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#51 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#52 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#53 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#54 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__21 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#55 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__22 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#56 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__23 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#57 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__24 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#58 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__25 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#59 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__26 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#60 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__27 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#61 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#62 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__29 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#63 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__30 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#64 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__31 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#65 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__32 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#66 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__33 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#67 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__34 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#68 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__35 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#69 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#70 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#71 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#72 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__7 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#73 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__8 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#74 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__9 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#75 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#76 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__22 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#77 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__23 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#78 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#79 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[29]_i_1__136 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#80 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#81 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#82 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#83 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#84 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#85 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#86 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#87 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#88 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#89 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__93 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#90 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__94 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#91 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__10 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#92 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__103 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#93 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__104 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#94 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__29 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#95 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#96 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#97 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#98 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__25 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#99 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__26 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#100 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__27 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#101 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__28 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#102 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__29 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#103 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#104 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#105 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__7 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#106 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__8 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#107 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__9 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#108 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#109 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__115 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#110 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__116 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#111 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__117 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#112 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__139 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#113 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__140 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#114 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__141 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#115 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__20 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#116 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__21 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#117 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__34 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#118 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__35 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#119 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__36 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#120 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__37 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#121 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__38 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#122 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__39 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#123 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#124 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#125 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#126 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__100 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#127 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__101 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#128 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__102 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#129 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__103 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#130 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__104 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#131 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__105 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#132 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__106 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#133 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__107 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#134 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__108 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#135 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__109 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#136 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__110 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#137 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__111 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#138 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__112 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#139 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__115 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#140 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__116 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#141 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__118 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#142 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__12 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#143 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__13 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#144 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#145 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__21 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#146 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__22 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#147 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__23 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#148 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__24 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#149 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__25 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#150 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__26 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#151 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__27 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#152 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__28 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#153 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__29 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#154 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#155 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__30 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#156 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__31 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#157 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__32 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#158 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__33 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#159 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__34 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#160 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__39 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#161 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#162 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__40 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#163 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__41 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#164 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__42 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#165 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__43 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#166 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__44 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#167 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__45 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#168 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__46 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#169 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__47 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#170 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__48 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#171 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__49 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#172 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__50 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#173 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__51 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#174 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__52 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#175 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__53 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#176 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__54 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#177 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__55 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#178 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__56 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#179 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__57 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#180 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__58 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#181 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__59 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#182 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__60 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#183 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__61 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#184 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__62 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#185 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__63 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#186 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__64 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#187 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__65 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#188 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__66 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#189 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__67 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#190 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__68 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#191 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__69 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#192 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__73 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#193 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__74 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#194 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__75 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#195 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__77 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#196 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__83 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#197 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__84 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#198 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__85 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#199 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__86 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#200 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__87 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#201 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__88 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#202 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__89 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#203 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__90 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#204 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__91 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#205 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__92 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#206 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__93 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#207 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__94 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#208 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__95 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#209 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__96 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#210 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__97 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#211 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__98 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#212 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__99 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#213 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#214 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#215 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#216 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#217 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_1__16 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#218 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#219 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#220 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#221 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#222 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#223 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[37]_i_2__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#224 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_1__74 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#225 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__44 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#226 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__97 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#227 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__98 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#228 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#229 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#230 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#231 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__10 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#232 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#233 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#234 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__10 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#235 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__11 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#236 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__12 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#237 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#238 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#239 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#240 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#241 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__7 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#242 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__8 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#243 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__9 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#244 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[66]_i_2__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#245 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[6]_i_2__33 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#246 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_1__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#247 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#248 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#249 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[75]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#250 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_1__62 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#251 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__13 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#252 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__61 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#253 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#254 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#255 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#256 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#257 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#258 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#259 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#260 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#261 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#262 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#263 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#264 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#265 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#266 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#267 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#268 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_i_1__6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#269 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[1]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#270 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#271 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_1__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#272 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#273 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[25]_i_2__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#274 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#275 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_1__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#276 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#277 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[31]_i_2__0 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#278 Critical Warning
LUT on the clock tree  
The LUT top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/dout[36]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/dr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/ir_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/ir_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/ir_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/ir_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/ir_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/sr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/tdo_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1 is created on an inappropriate internal pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net top_bd_i/swerv_eh1_reference_0/inst/jtag_tck_ibufg is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): top_bd_i/swerv_eh1_reference_0/inst/ibufg_jtag_tck/O, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/tdo_reg
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__383, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/dout_reg[31]_i_22/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/tag_rd_wy_ff/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/tag_rd_wy_ff/dout_reg[1]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/tag_rd_wy_ff/dout_reg[2]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/tag_rd_wy_ff/dout_reg[3]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[10]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[11]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[12]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[13]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[14]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[15]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[16]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[17]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/icm/ic_tag_inst/adr_ff/dout_reg[18]/CLR (the first 15 of 12388 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_3__64, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arvalid_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awvalid_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_bready_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_wready_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_wvalid_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmstatus_havereset_reg/dffsc/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arready_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awready_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rvalid_ff/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmabstractcs_busy_reg/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcontrol_wrenff/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmstatus_halted_reg/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmstatus_resumeack_reg/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[1]/CLR (the first 15 of 327 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[0]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[10]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[13]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[14]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[15]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[1]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[2]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[3]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[4]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[5]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[6]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[7]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[8]/CLR, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/CLR (the first 15 of 103 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on linear_flash_dq_io[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on uart_rxd_0 relative to clock(s) top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led_0_0 relative to clock(s) top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led_1_0 relative to clock(s) top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led_2_0 relative to clock(s) top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led_3_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led_4_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[20] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[21] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[22] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[23] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[24] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[25] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[26] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on linear_flash_addr[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on linear_flash_ce_n relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on linear_flash_oen relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on linear_flash_wen relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on uart_txd_0 relative to clock(s) top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clk_in1
Related violations: <none>


