# Design: Design Stopwatch already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Intel Quartus Prime Standard Synthesis & Implementation 20.1
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
# Error: Synthesis top-level unit not selected on the General tab of Synthesis Options.
# Error: Synthesis top-level unit not selected on the General tab of Synthesis Options.
# Error: Synthesis top-level unit not selected on the General tab of Synthesis Options.
acom -reorder -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'c:/My_Designs/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: Error: stopwatch.bde - 2 error(s), 12 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -reorder -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'c:/My_Designs/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: Error: stopwatch.bde - 2 error(s), 12 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -reorder -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'c:/My_Designs/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: Error: stopwatch.bde - 2 error(s), 12 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -reorder -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'c:/My_Designs/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: Error: stopwatch.bde - 2 error(s), 12 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -reorder -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'c:/My_Designs/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: Warning: stopwatch.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\My_Designs\ECE441_final\Stopwatch\compile\stopwatch.vhd from c:\My_Designs\ECE441_final\Stopwatch\src\stopwatch.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/stopwatch.vhd
# Compile Entity "stopwatch"
# Compile Architecture "stopwatch" of Entity "stopwatch"
# Top-level unit(s) detected:
# Entity => stopwatch
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ECE441_final/Stopwatch/src/Controller.vhd
# Compile Entity "Controller"
# Compile Architecture "Controller" of Entity "Controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Controller.asf
# Generating "c:\My_Designs\ECE441_final\Stopwatch\compile\Controller.vhd" from "c:\My_Designs\ECE441_final\Stopwatch\src\Controller.asf"
# Loading State Diagram data...
# Warning: FSM2HDL_4091 Controller.asf : Combinatorial output port "brst" is not used in any state machine.
# Warning: FSM2HDL_4091 Controller.asf : Combinatorial output port "bgo" is not used in any state machine.
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation completed. 0 error(s), 2 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ECE441_final/Stopwatch/compile/Controller.vhd
# Compile Entity "Controller"
# Compile Architecture "Controller_arch" of Entity "Controller"
# Error: COMP96_0015: Controller.asf(Controller.vhd) : (79, 9): '<=' expected.
# Error: COMP96_0015: Controller.asf(Controller.vhd) : (87, 8): '<=' expected.
# Error: COMP96_0015: Controller.asf(Controller.vhd) : (102, 9): '<=' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Controller.asf
# Generating "c:\My_Designs\ECE441_final\Stopwatch\compile\Controller.vhd" from "c:\My_Designs\ECE441_final\Stopwatch\src\Controller.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Warning: FSM2HDL_4089 Controller.asf : Default value and reset assignment set for "brst" output port or signal.
# Generating interface file...
# HDL code generation completed. 0 error(s), 1 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ECE441_final/Stopwatch/compile/Controller.vhd
# Compile Entity "Controller"
# Compile Architecture "Controller_arch" of Entity "Controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
