{"position": "Senior HW Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior HW Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Israel Senior HW Eng Olympus June 2006  \u2013  June 2008  (2 years 1 month) Israel Director of HW Design & coFounder Panoptes December 1999  \u2013  June 2006  (6 years 7 months) Israel Senior HW Engineer EVS September 1995  \u2013  November 1999  (4 years 3 months) Israel HW Engineer Orad Hi-Tec Systems January 1994  \u2013  September 1995  (1 year 9 months) Israel Senior HW Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Israel Senior HW Engineer Intel Corporation June 2008  \u2013 Present (7 years 3 months) Israel Senior HW Eng Olympus June 2006  \u2013  June 2008  (2 years 1 month) Israel Senior HW Eng Olympus June 2006  \u2013  June 2008  (2 years 1 month) Israel Director of HW Design & coFounder Panoptes December 1999  \u2013  June 2006  (6 years 7 months) Israel Director of HW Design & coFounder Panoptes December 1999  \u2013  June 2006  (6 years 7 months) Israel Senior HW Engineer EVS September 1995  \u2013  November 1999  (4 years 3 months) Israel Senior HW Engineer EVS September 1995  \u2013  November 1999  (4 years 3 months) Israel HW Engineer Orad Hi-Tec Systems January 1994  \u2013  September 1995  (1 year 9 months) Israel HW Engineer Orad Hi-Tec Systems January 1994  \u2013  September 1995  (1 year 9 months) Israel Languages English Hebrew Russian English Hebrew Russian English Hebrew Russian Skills Top Skills 6 Hardware Architecture 3 Semiconductors 3 Verilog 2 Digital Signal... 2 Embedded Systems 2 FPGA 2 System Architecture 2 Product Development 1 Electronics 1 Simulations Vladimir also knows about... 1 Microprocessors 1 Debugging 1 SoC 0 VHDL 0 Analog Circuit Design 0 Medical Devices 0 Product Management 0 Perl 0 USB 0 RTL design 0 Electrical Engineering 0 Consumer Electronics Skills  Top Skills 6 Hardware Architecture 3 Semiconductors 3 Verilog 2 Digital Signal... 2 Embedded Systems 2 FPGA 2 System Architecture 2 Product Development 1 Electronics 1 Simulations Vladimir also knows about... 1 Microprocessors 1 Debugging 1 SoC 0 VHDL 0 Analog Circuit Design 0 Medical Devices 0 Product Management 0 Perl 0 USB 0 RTL design 0 Electrical Engineering 0 Consumer Electronics Top Skills 6 Hardware Architecture 3 Semiconductors 3 Verilog 2 Digital Signal... 2 Embedded Systems 2 FPGA 2 System Architecture 2 Product Development 1 Electronics 1 Simulations Vladimir also knows about... 1 Microprocessors 1 Debugging 1 SoC 0 VHDL 0 Analog Circuit Design 0 Medical Devices 0 Product Management 0 Perl 0 USB 0 RTL design 0 Electrical Engineering 0 Consumer Electronics Top Skills 6 Hardware Architecture 3 Semiconductors 3 Verilog 2 Digital Signal... 2 Embedded Systems 2 FPGA 2 System Architecture 2 Product Development 1 Electronics 1 Simulations Vladimir also knows about... 1 Microprocessors 1 Debugging 1 SoC 0 VHDL 0 Analog Circuit Design 0 Medical Devices 0 Product Management 0 Perl 0 USB 0 RTL design 0 Electrical Engineering 0 Consumer Electronics                     1 Microprocessors 1 Debugging 1 SoC 0 VHDL 0 Analog Circuit Design 0 Medical Devices 0 Product Management 0 Perl 0 USB 0 RTL design 0 Electrical Engineering 0 Consumer Electronics Education Ukraine State University Master of Science (MSc),  Electronics Engineering & Computer Science Ukraine State University Master of Science (MSc),  Electronics Engineering & Computer Science Ukraine State University Master of Science (MSc),  Electronics Engineering & Computer Science Ukraine State University Master of Science (MSc),  Electronics Engineering & Computer Science ", "Experience Senior Analog Validation Lead Intel Corporation November 2008  \u2013 Present (6 years 10 months) Lead debug validation forum \nOwner of the System Marginality Validation PCIE 8.0 Gpbs \nTest planning, execution and SW/script creation Intership Ericsson Eurolab R&D Center April 2008  \u2013  September 2008  (6 months) Master Thesis \u201cInter cell Interference Coordination for Multimedia Broadcast/Multicast Services (MBMS) in the Long Term Evolution (LTE) of UMTS\u201c. Student Assistant RWTH Aachen University June 2007  \u2013  January 2008  (8 months) Hilfswissenschaftler-Hiwi) in \u201dLehrstuhl f\u00fcr Integrierte Systeme der Signalverarbeitung (ISS)\u201d.  \nSimulation in Matlab of different Codification Algorithms (MIMO, Turbo and serial concatenated coding). Hardware Engineer Intel Corporation March 2004  \u2013  August 2006  (2 years 6 months) Analog validation for high speed interfaces.  \nOwner of the System Marginality Validation of diverse differential high speed interfaces. Intership Siemens VDO October 2003  \u2013  December 2003  (3 months) Guadalajara Mexico. \nElectrical Engineering Internship. \nSupported the radio production line as tester. \nDesigned boards for test line production. \nDocumentation of equipment in the cluster and radio test lines. Senior Analog Validation Lead Intel Corporation November 2008  \u2013 Present (6 years 10 months) Lead debug validation forum \nOwner of the System Marginality Validation PCIE 8.0 Gpbs \nTest planning, execution and SW/script creation Senior Analog Validation Lead Intel Corporation November 2008  \u2013 Present (6 years 10 months) Lead debug validation forum \nOwner of the System Marginality Validation PCIE 8.0 Gpbs \nTest planning, execution and SW/script creation Intership Ericsson Eurolab R&D Center April 2008  \u2013  September 2008  (6 months) Master Thesis \u201cInter cell Interference Coordination for Multimedia Broadcast/Multicast Services (MBMS) in the Long Term Evolution (LTE) of UMTS\u201c. Intership Ericsson Eurolab R&D Center April 2008  \u2013  September 2008  (6 months) Master Thesis \u201cInter cell Interference Coordination for Multimedia Broadcast/Multicast Services (MBMS) in the Long Term Evolution (LTE) of UMTS\u201c. Student Assistant RWTH Aachen University June 2007  \u2013  January 2008  (8 months) Hilfswissenschaftler-Hiwi) in \u201dLehrstuhl f\u00fcr Integrierte Systeme der Signalverarbeitung (ISS)\u201d.  \nSimulation in Matlab of different Codification Algorithms (MIMO, Turbo and serial concatenated coding). Student Assistant RWTH Aachen University June 2007  \u2013  January 2008  (8 months) Hilfswissenschaftler-Hiwi) in \u201dLehrstuhl f\u00fcr Integrierte Systeme der Signalverarbeitung (ISS)\u201d.  \nSimulation in Matlab of different Codification Algorithms (MIMO, Turbo and serial concatenated coding). Hardware Engineer Intel Corporation March 2004  \u2013  August 2006  (2 years 6 months) Analog validation for high speed interfaces.  \nOwner of the System Marginality Validation of diverse differential high speed interfaces. Hardware Engineer Intel Corporation March 2004  \u2013  August 2006  (2 years 6 months) Analog validation for high speed interfaces.  \nOwner of the System Marginality Validation of diverse differential high speed interfaces. Intership Siemens VDO October 2003  \u2013  December 2003  (3 months) Guadalajara Mexico. \nElectrical Engineering Internship. \nSupported the radio production line as tester. \nDesigned boards for test line production. \nDocumentation of equipment in the cluster and radio test lines. Intership Siemens VDO October 2003  \u2013  December 2003  (3 months) Guadalajara Mexico. \nElectrical Engineering Internship. \nSupported the radio production line as tester. \nDesigned boards for test line production. \nDocumentation of equipment in the cluster and radio test lines. Languages   Skills Skills     Education RWTH Aachen University Master Communications Engineering,  Electrical ,  Electronics and Communications Engineering , Master of Science 2006  \u2013 2009 -\tMaster thesis grade (1,0 excellent) in Ericsson research area. Activities and Societies:\u00a0 -\tScholarship holder from DAAD/CONACYT Tecnol\u00f3gico de Monterrey Master,  Business , Master of Business 2009  \u2013 2013 Virtual university Tecnol\u00f3gico de Monterrey Bachelor of Science,  Electrical and Communications Engineering 1998  \u2013 2003 -\tTestimony of Academic High Performance in the National Examination CENEVAL by the National Center of Evaluation for the Superior Education.  \n-\t2nd Top Average grades of the December 2003 class. California State University-Chico International Student Exchange Program 2012 Activities and Societies:\u00a0 International Student Exchange Program Electrical Engineering program RWTH Aachen University Master Communications Engineering,  Electrical ,  Electronics and Communications Engineering , Master of Science 2006  \u2013 2009 -\tMaster thesis grade (1,0 excellent) in Ericsson research area. Activities and Societies:\u00a0 -\tScholarship holder from DAAD/CONACYT RWTH Aachen University Master Communications Engineering,  Electrical ,  Electronics and Communications Engineering , Master of Science 2006  \u2013 2009 -\tMaster thesis grade (1,0 excellent) in Ericsson research area. Activities and Societies:\u00a0 -\tScholarship holder from DAAD/CONACYT RWTH Aachen University Master Communications Engineering,  Electrical ,  Electronics and Communications Engineering , Master of Science 2006  \u2013 2009 -\tMaster thesis grade (1,0 excellent) in Ericsson research area. Activities and Societies:\u00a0 -\tScholarship holder from DAAD/CONACYT Tecnol\u00f3gico de Monterrey Master,  Business , Master of Business 2009  \u2013 2013 Virtual university Tecnol\u00f3gico de Monterrey Master,  Business , Master of Business 2009  \u2013 2013 Virtual university Tecnol\u00f3gico de Monterrey Master,  Business , Master of Business 2009  \u2013 2013 Virtual university Tecnol\u00f3gico de Monterrey Bachelor of Science,  Electrical and Communications Engineering 1998  \u2013 2003 -\tTestimony of Academic High Performance in the National Examination CENEVAL by the National Center of Evaluation for the Superior Education.  \n-\t2nd Top Average grades of the December 2003 class. Tecnol\u00f3gico de Monterrey Bachelor of Science,  Electrical and Communications Engineering 1998  \u2013 2003 -\tTestimony of Academic High Performance in the National Examination CENEVAL by the National Center of Evaluation for the Superior Education.  \n-\t2nd Top Average grades of the December 2003 class. Tecnol\u00f3gico de Monterrey Bachelor of Science,  Electrical and Communications Engineering 1998  \u2013 2003 -\tTestimony of Academic High Performance in the National Examination CENEVAL by the National Center of Evaluation for the Superior Education.  \n-\t2nd Top Average grades of the December 2003 class. California State University-Chico International Student Exchange Program 2012 Activities and Societies:\u00a0 International Student Exchange Program Electrical Engineering program California State University-Chico International Student Exchange Program 2012 Activities and Societies:\u00a0 International Student Exchange Program Electrical Engineering program California State University-Chico International Student Exchange Program 2012 Activities and Societies:\u00a0 International Student Exchange Program Electrical Engineering program Honors & Awards ", "Experience Senior HW Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) senior soc engineer Marvell Semiconductor May 2007  \u2013  June 2014  (7 years 2 months) PTK ASIC Eng Intel Corporation May 2002  \u2013  May 2007  (5 years 1 month) DSPC Verification Engineer Gilat Satellite Networks January 2000  \u2013  January 2002  (2 years 1 month) Senior HW Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Senior HW Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) senior soc engineer Marvell Semiconductor May 2007  \u2013  June 2014  (7 years 2 months) PTK senior soc engineer Marvell Semiconductor May 2007  \u2013  June 2014  (7 years 2 months) PTK ASIC Eng Intel Corporation May 2002  \u2013  May 2007  (5 years 1 month) DSPC ASIC Eng Intel Corporation May 2002  \u2013  May 2007  (5 years 1 month) DSPC Verification Engineer Gilat Satellite Networks January 2000  \u2013  January 2002  (2 years 1 month) Verification Engineer Gilat Satellite Networks January 2000  \u2013  January 2002  (2 years 1 month) Skills 5 SoC 4 ASIC 3 RTL design 2 Verilog 2 VLSI 2 Static Timing Analysis Skills  5 SoC 4 ASIC 3 RTL design 2 Verilog 2 VLSI 2 Static Timing Analysis 5 SoC 4 ASIC 3 RTL design 2 Verilog 2 VLSI 2 Static Timing Analysis 5 SoC 4 ASIC 3 RTL design 2 Verilog 2 VLSI 2 Static Timing Analysis             Education Ben-Gurion University of the Negev 1997  \u2013 2000 Ben-Gurion University of the Negev 1997  \u2013 2000 Ben-Gurion University of the Negev 1997  \u2013 2000 Ben-Gurion University of the Negev 1997  \u2013 2000 ", "Summary Summary \n\uf06c\tReliable, responsible Sr. technical professional. \n\uf06c\t12 years\u2019 experience in Phone / Tablet / PC / NB / Server industry focusing on technical / EE role / project management. \n\uf06e\tStrong experience in Phone/Tablet/PC/NB system hardware design, management and debug on Android / Windows OS. \n\uf06e\tBesides system EE design, also with strong experience in signal integration and DC to DC power design experience. \n\uf06e\tExperience working with ASUS Phone_Tablet / HP DT / Workstation team to deliver product successfully. \n\uf06e\tVery good team and project management experience. \n\uf06c\tGood communication skill and negotiation skill. \n Summary Summary \n\uf06c\tReliable, responsible Sr. technical professional. \n\uf06c\t12 years\u2019 experience in Phone / Tablet / PC / NB / Server industry focusing on technical / EE role / project management. \n\uf06e\tStrong experience in Phone/Tablet/PC/NB system hardware design, management and debug on Android / Windows OS. \n\uf06e\tBesides system EE design, also with strong experience in signal integration and DC to DC power design experience. \n\uf06e\tExperience working with ASUS Phone_Tablet / HP DT / Workstation team to deliver product successfully. \n\uf06e\tVery good team and project management experience. \n\uf06c\tGood communication skill and negotiation skill. \n Summary \n\uf06c\tReliable, responsible Sr. technical professional. \n\uf06c\t12 years\u2019 experience in Phone / Tablet / PC / NB / Server industry focusing on technical / EE role / project management. \n\uf06e\tStrong experience in Phone/Tablet/PC/NB system hardware design, management and debug on Android / Windows OS. \n\uf06e\tBesides system EE design, also with strong experience in signal integration and DC to DC power design experience. \n\uf06e\tExperience working with ASUS Phone_Tablet / HP DT / Workstation team to deliver product successfully. \n\uf06e\tVery good team and project management experience. \n\uf06c\tGood communication skill and negotiation skill. \n Summary \n\uf06c\tReliable, responsible Sr. technical professional. \n\uf06c\t12 years\u2019 experience in Phone / Tablet / PC / NB / Server industry focusing on technical / EE role / project management. \n\uf06e\tStrong experience in Phone/Tablet/PC/NB system hardware design, management and debug on Android / Windows OS. \n\uf06e\tBesides system EE design, also with strong experience in signal integration and DC to DC power design experience. \n\uf06e\tExperience working with ASUS Phone_Tablet / HP DT / Workstation team to deliver product successfully. \n\uf06e\tVery good team and project management experience. \n\uf06c\tGood communication skill and negotiation skill. \n Experience Hardware PJM / Senior Hardware Project Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Taipei City, Taiwan \uf06c\tSuccessfully worked with the field account team to support ASUS design-win and design-in on CLV+/BYT/Moorefield/SF-LTE. \n\uf06c\tSuccessfully assisted ASUS to develop / launch both CLV+ / Moorefield Table/Phone and BYT-T Tablet.  \n\uf06c\tLead the Hardware Enabling effort for ASUS on CLV+/BYT platform and co-work internal team to solve both critical SOC defect and external platform design issues.  \n\uf06c\tLead first SoFIA LTE Hardware Enabling effort for ASUS and support leading project for ASUS first Power On activities. \n\uf06c\tContributed SF LTE Platform Hardware design for both PET and Everest Program. \n Senior Hardware Designer IBM July 2012  \u2013  October 2012  (4 months) (Server product) \n\uf06e\tCreate System Specification. \n\uf06e\tDesign Planar. \n\uf06e\tCreate System BOM. \n\uf06e\tCo-work with global team to debug key issues and solve manufactory problems. \n Section Mgr. Hon Hai Precision October 2003  \u2013  July 2012  (8 years 10 months) Taipei City, Taiwan (Slate and Phone product) - Leading the team to develop new generation of slate and phone products, from low power of the Intel Moorestown and Oaktrail to the AMD's Brazo and Tegra. \n \n(Innovation HW team / AIO team) - New platform team is to develop low-power chipset platforms, such as ATOM Z5XX, ATOM 220,330, ATOM N270 and so on. MID products in the design, into contact with a lot of applications on handheld technologies, such as Webcam, Bluetooth, Wireless, Touch Screen and SSD. \n \n(Workstation/ ODM) - In charge HP workstation project. The biggest difficulty is power design, one for the high stability requirements, the second for the high complexity and large loading. Happy to work with the U.S. HP workstation team because they let me understand stability requirements what T1 customer need. \n \n(Desktop HW team) - Conversion from the SI Engineer Hardware Engineer began to charge HP's Desktop PC with new generation of Intel Platform, such as commercial PC and consumer PC. Get many technique experiences of circuit and layout from U.S. HP. \n \n(Desktop SI team) - Build SI (Signal integrity) team's mission and use one year to construct the signal measured SOP, is also training a team which is approved by HP customers. \n Hardware PJM / Senior Hardware Project Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Taipei City, Taiwan \uf06c\tSuccessfully worked with the field account team to support ASUS design-win and design-in on CLV+/BYT/Moorefield/SF-LTE. \n\uf06c\tSuccessfully assisted ASUS to develop / launch both CLV+ / Moorefield Table/Phone and BYT-T Tablet.  \n\uf06c\tLead the Hardware Enabling effort for ASUS on CLV+/BYT platform and co-work internal team to solve both critical SOC defect and external platform design issues.  \n\uf06c\tLead first SoFIA LTE Hardware Enabling effort for ASUS and support leading project for ASUS first Power On activities. \n\uf06c\tContributed SF LTE Platform Hardware design for both PET and Everest Program. \n Hardware PJM / Senior Hardware Project Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Taipei City, Taiwan \uf06c\tSuccessfully worked with the field account team to support ASUS design-win and design-in on CLV+/BYT/Moorefield/SF-LTE. \n\uf06c\tSuccessfully assisted ASUS to develop / launch both CLV+ / Moorefield Table/Phone and BYT-T Tablet.  \n\uf06c\tLead the Hardware Enabling effort for ASUS on CLV+/BYT platform and co-work internal team to solve both critical SOC defect and external platform design issues.  \n\uf06c\tLead first SoFIA LTE Hardware Enabling effort for ASUS and support leading project for ASUS first Power On activities. \n\uf06c\tContributed SF LTE Platform Hardware design for both PET and Everest Program. \n Senior Hardware Designer IBM July 2012  \u2013  October 2012  (4 months) (Server product) \n\uf06e\tCreate System Specification. \n\uf06e\tDesign Planar. \n\uf06e\tCreate System BOM. \n\uf06e\tCo-work with global team to debug key issues and solve manufactory problems. \n Senior Hardware Designer IBM July 2012  \u2013  October 2012  (4 months) (Server product) \n\uf06e\tCreate System Specification. \n\uf06e\tDesign Planar. \n\uf06e\tCreate System BOM. \n\uf06e\tCo-work with global team to debug key issues and solve manufactory problems. \n Section Mgr. Hon Hai Precision October 2003  \u2013  July 2012  (8 years 10 months) Taipei City, Taiwan (Slate and Phone product) - Leading the team to develop new generation of slate and phone products, from low power of the Intel Moorestown and Oaktrail to the AMD's Brazo and Tegra. \n \n(Innovation HW team / AIO team) - New platform team is to develop low-power chipset platforms, such as ATOM Z5XX, ATOM 220,330, ATOM N270 and so on. MID products in the design, into contact with a lot of applications on handheld technologies, such as Webcam, Bluetooth, Wireless, Touch Screen and SSD. \n \n(Workstation/ ODM) - In charge HP workstation project. The biggest difficulty is power design, one for the high stability requirements, the second for the high complexity and large loading. Happy to work with the U.S. HP workstation team because they let me understand stability requirements what T1 customer need. \n \n(Desktop HW team) - Conversion from the SI Engineer Hardware Engineer began to charge HP's Desktop PC with new generation of Intel Platform, such as commercial PC and consumer PC. Get many technique experiences of circuit and layout from U.S. HP. \n \n(Desktop SI team) - Build SI (Signal integrity) team's mission and use one year to construct the signal measured SOP, is also training a team which is approved by HP customers. \n Section Mgr. Hon Hai Precision October 2003  \u2013  July 2012  (8 years 10 months) Taipei City, Taiwan (Slate and Phone product) - Leading the team to develop new generation of slate and phone products, from low power of the Intel Moorestown and Oaktrail to the AMD's Brazo and Tegra. \n \n(Innovation HW team / AIO team) - New platform team is to develop low-power chipset platforms, such as ATOM Z5XX, ATOM 220,330, ATOM N270 and so on. MID products in the design, into contact with a lot of applications on handheld technologies, such as Webcam, Bluetooth, Wireless, Touch Screen and SSD. \n \n(Workstation/ ODM) - In charge HP workstation project. The biggest difficulty is power design, one for the high stability requirements, the second for the high complexity and large loading. Happy to work with the U.S. HP workstation team because they let me understand stability requirements what T1 customer need. \n \n(Desktop HW team) - Conversion from the SI Engineer Hardware Engineer began to charge HP's Desktop PC with new generation of Intel Platform, such as commercial PC and consumer PC. Get many technique experiences of circuit and layout from U.S. HP. \n \n(Desktop SI team) - Build SI (Signal integrity) team's mission and use one year to construct the signal measured SOP, is also training a team which is approved by HP customers. \n Skills Skills     Education National Taiwan University of Science and Technology National Taiwan University of Science and Technology National Taiwan University of Science and Technology National Taiwan University of Science and Technology ", "Experience Senior RF Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) RF Manager Huaqin July 2007  \u2013  November 2012  (5 years 5 months) RF engineer Shanghai Insitute of Microsystem and Information Technology, Chinese Academy of Sciences July 2006  \u2013  June 2007  (1 year) Senior RF Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) Senior RF Engineer Intel Corporation December 2012  \u2013 Present (2 years 9 months) RF Manager Huaqin July 2007  \u2013  November 2012  (5 years 5 months) RF Manager Huaqin July 2007  \u2013  November 2012  (5 years 5 months) RF engineer Shanghai Insitute of Microsystem and Information Technology, Chinese Academy of Sciences July 2006  \u2013  June 2007  (1 year) RF engineer Shanghai Insitute of Microsystem and Information Technology, Chinese Academy of Sciences July 2006  \u2013  June 2007  (1 year) Skills 0 RF Skills  0 RF 0 RF 0 RF   Education Guilin University of Electronic Technology Master's degree,  electromagneticfield and microwave technology 1999  \u2013 2006 Guilin University of Electronic Technology Master's degree,  electromagneticfield and microwave technology 1999  \u2013 2006 Guilin University of Electronic Technology Master's degree,  electromagneticfield and microwave technology 1999  \u2013 2006 Guilin University of Electronic Technology Master's degree,  electromagneticfield and microwave technology 1999  \u2013 2006 "]}