
---------- Begin Simulation Statistics ----------
final_tick                               9279678819086                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131925                       # Simulator instruction rate (inst/s)
host_mem_usage                               17185796                       # Number of bytes of host memory used
host_op_rate                                   168787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.80                       # Real time elapsed on the host
host_tick_rate                               87042771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000021                       # Number of instructions simulated
sim_ops                                      12794168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006598                       # Number of seconds simulated
sim_ticks                                  6597920586                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          21                       # Number of instructions committed
system.cpu.committedOps                            26                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          30                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               35                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         35                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    26                       # Number of integer alu accesses
system.cpu.num_int_insts                           26                       # number of integer instructions
system.cpu.num_int_register_reads                  75                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                            14                       # number of memory refs
system.cpu.num_store_insts                          9                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     46.15%     46.15% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     46.15% # Class of executed instruction
system.cpu.op_class::MemRead                        5     19.23%     65.38% # Class of executed instruction
system.cpu.op_class::MemWrite                       9     34.62%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         26                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        233216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       369989                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18697                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1000570                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       347088                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       369989                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        22901                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1027195                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           11354                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          637                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           7912820                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4506973                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18774                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             908951                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        350922                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       875792                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12794142                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     23608969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.541919                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.434790                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     18366221     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2950366     12.50%     90.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       327023      1.39%     91.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1084794      4.59%     96.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        20819      0.09%     96.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       255591      1.08%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         5890      0.02%     97.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       247343      1.05%     98.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       350922      1.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     23608969                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        11079                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          12794142                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2060385                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch        16026                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7994416     62.48%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     62.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060385     16.10%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2739341     21.41%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     12794142                       # Class of committed instruction
system.switch_cpus.commit.refs                4799726                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12794142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.373349                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.373349                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      21327152                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       13842410                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           623710                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            393806                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          18785                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1369110                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2107450                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5785                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2791331                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1027195                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            983399                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              22714095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               11260838                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          526                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           37570                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.043280                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       999084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       358442                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.474470                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     23732566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.608580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.937491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         21150353     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277987      1.17%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215977      0.91%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           192559      0.81%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           184989      0.78%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           165770      0.70%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           307381      1.30%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           157937      0.67%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1079613      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     23732566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts        21429                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           928112                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.552385                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4899495                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2791331                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 3361175.124000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles        16513779                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2226676                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          123                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2891641                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     13669984                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2108164                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        16492                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      13110033                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          72058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          18785                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        122034                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          360                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          788                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5           14                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       166283                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       152290                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          22326836                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              13100912                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.403489                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           9008638                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.552001                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               13101280                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         26884032                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9381174                       # number of integer regfile writes
system.switch_cpus.ipc                       0.421346                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.421346                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          792      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8216527     62.59%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2108628     16.06%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2800579     21.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13126526                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1058607                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.080646                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              30      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         267325     25.25%     25.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        791252     74.74%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       14184341                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     51046361                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13100912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14545781                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           13669984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          13126526                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       875786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2137                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2022311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     23732566                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.553102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.227697                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     18207308     76.72%     76.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2091304      8.81%     85.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1409485      5.94%     91.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       832982      3.51%     94.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       305615      1.29%     96.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       839675      3.54%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        31574      0.13%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9957      0.04%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         4666      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     23732566                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.553080                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              983488                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    91                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          269                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         5444                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2226676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2891641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6789971                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 23733491                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        17654207                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      13609829                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3613720                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1065907                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           492                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      43954432                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       13773443                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     14641802                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1264965                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            422                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          18785                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       3728699                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1031901                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     28450229                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7206102                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36927981                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            27465793                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       122431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          368                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       245385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            368                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             118665                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45053                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69493                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        118665                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       351886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       351886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 351886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10478272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10478272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10478272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            118670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  118670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              118670                       # Request fanout histogram
system.membus.reqLayer2.occupancy           486187086                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          617806546                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6597920586                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            122921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94051                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          143255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               33                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              33                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            11                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122910                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       368317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                368339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11004224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11004928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114875                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2883392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           237829                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 237461     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    368      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             237829                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95457416                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         102529458                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6672                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         4284                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4284                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         4284                       # number of overall hits
system.l2.overall_hits::total                    4284                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       118653                       # number of demand (read+write) misses
system.l2.demand_misses::total                 118670                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       118653                       # number of overall misses
system.l2.overall_misses::total                118670                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       694444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9026031720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9026726164                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       694444                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9026031720                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9026726164                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       122937                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               122954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       122937                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              122954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.965153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.965153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86805.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76070.826022                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76065.780433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86805.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76070.826022                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76065.780433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45053                       # number of writebacks
system.l2.writebacks::total                     45053                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       118653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       118653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           118661                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       648750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8349626232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8350274982                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       648750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8349626232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8350274982                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.965153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.965153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965085                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81093.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70370.123233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70370.846209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81093.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70370.123233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70370.846209                       # average overall mshr miss latency
system.l2.replacements                         114875                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        48998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48998                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    28                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       130938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        130938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.066667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.151515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        65469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 26187.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       119726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       119726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        59863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        59863                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       694444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       694444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             11                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86805.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 63131.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       648750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       648750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81093.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81093.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       118651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          118654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   9025900782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9025900782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       122907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.965372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.965373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76071.004728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76069.081379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       118651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       118651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   8349506506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8349506506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.965372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.965349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70370.300343                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70370.300343                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4026.121904                       # Cycle average of tags in use
system.l2.tags.total_refs                      245346                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    118971                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.062234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9273080898858                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.974728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.078434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.188728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.228498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4015.651515                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982940                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2082051                       # Number of tag accesses
system.l2.tags.data_accesses                  2082051                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7593792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7594880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2883392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2883392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       118653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              118670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45053                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45053                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             29100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             58200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        77600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1150937163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1151102063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        29100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        77600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           106700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      437015263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            437015263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      437015263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            29100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            58200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        77600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1150937163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1588117326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    118631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157210020                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              266499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      118661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45053                       # Number of write requests accepted
system.mem_ctrls.readBursts                    118661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45053                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3512                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1839395112                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  445133528                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3837513150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15504.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32346.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    91194                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25376                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                118661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45053                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   63388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.362494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.704581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.161261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14914     31.67%     31.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20103     42.69%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4350      9.24%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2167      4.60%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1323      2.81%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          896      1.90%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          604      1.28%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          491      1.04%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2248      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.906691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.220444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.224441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2693     97.40%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           55      1.99%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.47%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2392     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.54%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              301     10.89%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.84%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2765                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7592896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2882304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7594304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2883392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1150.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       436.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1151.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    437.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6597663036                       # Total gap between requests
system.mem_ctrls.avgGap                      40299.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7592384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2882304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 77600.206508457064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1150723762.288096189499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 436850362.539359033108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       118653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45053                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       346644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3837166506                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 158894861756                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     43330.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32339.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3526843.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         263822360.256000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         130188809.519999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        404557523.999999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       123595787.616000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     545983490.975994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3379347728.063988                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     87724412.664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4935220113.096002                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        747.996289                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    171322374                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    220220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6206368212                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         232457831.424000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         114723200.591999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        380658019.391999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       105534410.016000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     545983490.975994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3342417872.639990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     118776981.456001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4840551806.495992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        733.648086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    240857276                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    220220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6136833310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9273080898500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6597910586                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           27                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       983387                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           983414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           27                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       983387                       # number of overall hits
system.cpu.icache.overall_hits::total          983414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       821490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       821490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       821490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       821490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       983399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       983429                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       983399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       983429                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68457.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        54766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68457.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        54766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       701116                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       701116                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       701116                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       701116                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87639.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87639.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87639.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87639.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           27                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       983387                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          983414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       821490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       821490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       983399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       983429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68457.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        54766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       701116                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       701116                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87639.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87639.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              983425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                11                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          89402.272727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9273080898858                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.021484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7867443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7867443                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4694043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4694051                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            8                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4694043                       # number of overall hits
system.cpu.dcache.overall_hits::total         4694051                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       151895                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         151901                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       151895                       # number of overall misses
system.cpu.dcache.overall_misses::total        151901                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11065512555                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11065512555                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11065512555                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11065512555                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           14                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4845938                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4845952                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           14                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4845938                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4845952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.428571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031346                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.428571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031346                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72849.748543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72846.871021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72849.748543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72846.871021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40921                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2569                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.928766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48998                       # number of writebacks
system.cpu.dcache.writebacks::total             48998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        28958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        28958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       122937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       122937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       122937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       122937                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9166839275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9166839275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9166839275                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9166839275                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.025369                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025369                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.025369                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025369                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74565.340581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74565.340581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74565.340581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74565.340581                       # average overall mshr miss latency
system.cpu.dcache.replacements                 122431                       # number of replacements
system.cpu.dcache.csize                      16776096                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1954742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1954744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       151865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11065176176                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11065176176                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2106607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2106612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.072090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72861.924578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72860.485264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        28958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28958                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       122907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       122907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9166519576                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9166519576                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74580.939865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74580.939865                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2739301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2739307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       336379                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       336379                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            9                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2739331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2739340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11212.633333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10193.303030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       319699                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       319699                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10656.633333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10656.633333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9279678819086                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.363410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4816994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            122943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.180710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9273080899136                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.362609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38890559                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38890559                       # Number of data accesses

---------- End Simulation Statistics   ----------
