INFO: [VRFC 10-163] Analyzing VHDL file "/home/pharaoh/Projekte/FPGA/Xilinx/Debouncer/Debouncer.srcs/sim_1/new/debounce_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce_tb
