;; i386.md -- Machine description for Intel 80386 and later processors
;; Copyright (C) 0x16000, all rights reserved.
;; 
;; This file defines the i386 target for GCC.

;; Define constants for various aspects of the target machine.
(define_constants
  [
   ;; Register numbers
   (AX_REG 0)
   (DX_REG 1)
   (CX_REG 2)
   (BX_REG 3)
   (SI_REG 4)
   (DI_REG 5)
   (BP_REG 6)
   (SP_REG 7)
   (ST0_REG 8)
   (ST1_REG 9)
   (ST2_REG 10)
   (ST3_REG 11)
   (ST4_REG 12)
   (ST5_REG 13)
   (ST6_REG 14)
   (ST7_REG 15)
   (FLAGS_REG 17)
   (FPSR_REG 18)
   (FPCR_REG 19)
   (XMM0_REG 21)
   (XMM1_REG 22)
   (XMM2_REG 23)
   (XMM3_REG 24)
   (XMM4_REG 25)
   (XMM5_REG 26)
   (XMM6_REG 27)
   (XMM7_REG 28)
   
   ;; UNSPEC constants
   (UNSPEC_GOT 0)
   (UNSPEC_GOTOFF 1)
   (UNSPEC_GOTPCREL 2)
   (UNSPEC_GOTTPOFF 3)
   (UNSPEC_TPOFF 4)
   (UNSPEC_NTPOFF 5)
   (UNSPEC_DTPOFF 6)
   (UNSPEC_GOTNTPOFF 7)
   (UNSPEC_INDNTPOFF 8)
   (UNSPEC_PLTOFF 9)
   (UNSPEC_MACHOPIC_OFFSET 10)
   (UNSPEC_STACK_ALLOC 11)
   (UNSPEC_SET_GOT 12)
   (UNSPEC_SET_RIP 13)
   (UNSPEC_PAUSE 14)
   (UNSPEC_XCHG_LOCK 15)
   (UNSPEC_REP 16)
   (UNSPEC_LD_MPIC 17)
   (UNSPEC_TRUNC_NOOP 18)
   (UNSPEC_DIV_ALREADY_SPLIT 19)
   (UNSPEC_MS_TO_SYSV_CALL 20)
   (UNSPEC_CALL_NEEDS_VZEROUPPER 21)
   (UNSPEC_CALLEE_ABI 22)
   (UNSPEC_SBB 23)
   (UNSPEC_FIST 24)
   (UNSPEC_FIST_FLOOR 25)
   (UNSPEC_FIST_CEIL 26)
   
   ;; UNSPECV constants
   (UNSPECV_BLOCKAGE 0)
   (UNSPECV_STACK_PROBE 1)
   (UNSPECV_EMMS 2)
   (UNSPECV_FEMMS 3)
   (UNSPECV_CLTS 4)
   (UNSPECV_STTS 5)
   (UNSPECV_FXSAVE 6)
   (UNSPECV_FXRSTOR 7)
   (UNSPECV_XSAVE 8)
   (UNSPECV_XRSTOR 9)
   (UNSPECV_XSAVEOPT 10)
   (UNSPECV_XSAVES 11)
   (UNSPECV_XRSTORS 12)
   (UNSPECV_RDTSC 13)
   (UNSPECV_RDTSCP 14)
   (UNSPECV_RDPMC 15)
   (UNSPECV_LLWPCB 16)
   (UNSPECV_SLWPCB 17)
   (UNSPECV_LWPVAL 18)
   (UNSPECV_LWPINS 19)
   (UNSPECV_RDFSBASE 20)
   (UNSPECV_RDGSBASE 21)
   (UNSPECV_WRFSBASE 22)
   (UNSPECV_WRGSBASE 23)
   (UNSPECV_FXSAVE64 24)
   (UNSPECV_FXRSTOR64 25)
   (UNSPECV_XSAVE64 26)
   (UNSPECV_XRSTOR64 27)
   (UNSPECV_XSAVEOPT64 28)
   (UNSPECV_XSAVES64 29)
   (UNSPECV_XRSTORS64 30)
   (UNSPECV_MONITOR 31)
   (UNSPECV_MWAIT 32)
   (UNSPECV_CLFLUSH 33)
   (UNSPECV_CLFSH 34)
   (UNSPECV_CLWB 35)
   (UNSPECV_CLFLUSHOPT 36)
   (UNSPECV_MONITORX 37)
   (UNSPECV_MWAITX 38)
   (UNSPECV_UMONITOR 39)
   (UNSPECV_UMWAIT 40)
   (UNSPECV_TPAUSE 41)
   (UNSPECV_CLD 42)
   (UNSPECV_STD 43)
   (UNSPECV_FNCLEX 44)
   (UNSPECV_FNINIT 45)
   (UNSPECV_FNSAVE 46)
   (UNSPECV_FNSTENV 47)
   (UNSPECV_FNSTSW 48)
   (UNSPECV_FRSTPM 49)
   (UNSPECV_FFREEP 50)
   (UNSPECV_SAHF 51)
   (UNSPECV_FXAM 52)
   (UNSPECV_FRNDINT 53)
   (UNSPECV_FXCH 54)
   (UNSPECV_SIN 55)
   (UNSPECV_COS 56)
   (UNSPECV_SCALE 57)
   (UNSPECV_FYL2X 58)
   (UNSPECV_FYL2XP1 59)
   (UNSPECV_FRNDINT_FLOOR 60)
   (UNSPECV_FRNDINT_CEIL 61)
   (UNSPECV_FRNDINT_TRUNC 62)
   (UNSPECV_FRNDINT_MASK_PM 63)
   (UNSPECV_FIST_FLOOR 64)
   (UNSPECV_FIST_CEIL 65)
  ])

;; Define mode iterators for common operations
(define_mode_iterator SWI12 [QI HI])
(define_mode_iterator SWI24 [HI SI])
(define_mode_iterator SWI48 [SI DI])
(define_mode_iterator SWI124 [QI HI SI])
(define_mode_iterator SWI248 [HI SI DI])
(define_mode_iterator SWIDWI [SI DI])

(define_mode_iterator DWI [(DI "!TARGET_64BIT") (TI "TARGET_64BIT")])
(define_mode_iterator SDWIM [(SI "!TARGET_64BIT") (DI "TARGET_64BIT")])
(define_mode_iterator DWIH [(DI "!TARGET_64BIT") (TI "TARGET_64BIT")])

(define_mode_iterator SWIM [(QI "TARGET_QIMODE_MATH")
                           (HI "TARGET_HIMODE_MATH")
                           SI])

;; Integer modes for arithmetic operations
(define_mode_iterator SWI1248_AVX512BW
  [QI HI
   SI (DI "TARGET_64BIT || TARGET_AVX512BW")])

;; Mode attributes
(define_mode_attr mmxvecsize [(V8QI "64") (V4HI "64") (V2SI "64") (V1DI "64")])

;; Define condition code iterator
(define_code_iterator any_extend [sign_extend zero_extend])
(define_code_iterator any_extract [sign_extract zero_extract])
(define_code_iterator any_shiftrt [lshiftrt ashiftrt])
(define_code_iterator any_rotate [rotate rotatert])

;; Define attributes
(define_attr "type"
  "other,multi,
   alu,alu1,negnot,imov,imovx,lea,
   incdec,ishift,ishiftx,ishift1,rotate,rotatex,rotate1,
   imul,imulx,idiv,icmp,test,ibr,setcc,icmov,
   push,pop,call,callv,leave,
   str,bitmanip,
   fmov,fop,fsgn,fmul,fdiv,fpspc,fcmov,fcmp,fxch,fistp,fisttp,frndint,
   sselog,sselog1,sseiadd,sseiadd1,sseishft,sseishft1,sseimul,
   sse,ssemov,sseadd,ssemul,ssecmp,ssecomi,ssecvt,ssecvt1,sseicvt,ssediv,sseins,
   ssemuladd,sse4arg,lwp,mskmov,msklog,
   mmx,mmxmov,mmxadd,mmxmul,mmxcmp,mmxcvt,mmxshft"
  (const_string "other"))

(define_attr "unit" "integer,i387,sse,mmx,unknown" (const_string "integer"))

(define_attr "memory" "none,load,store,both,unknown"
  (cond [(eq_attr "type" "other,multi,str,lwp")
           (const_string "unknown")
         (eq_attr "type" "lea,fcmov,fpspc,cld,std")
           (const_string "none")
         (eq_attr "type" "fistp,leave")
           (const_string "both")
         (eq_attr "type" "frndint")
           (const_string "load")
         (eq_attr "type" "push")
           (const_string "store")
         (eq_attr "type" "pop")
           (const_string "load")
         (ior (eq_attr "type" "call")
              (eq_attr "type" "callv"))
           (const_string "load")
         (eq_attr "type" "ibr")
           (const_string "load")]
        (const_string "none")))

(define_attr "imm_disp" "false,true,unknown"
  (cond [(ior (eq_attr "type" "call,callv,str")
              (and (eq_attr "type" "ibr")
                   (match_operand 0 "constant_call_address_operand")))
           (const_string "true")
         (eq_attr "type" "ibr")
           (const_string "true")]
        (const_string "false")))

;; Scheduling description placeholder
(define_attr "cpu" "none,pentium,pentiumpro,geode,k6,athlon,pentium4,k8,
                   nocona,core2,nehalem,sandybridge,haswell,generic,amdfam10,
                   bdver1,bdver2,bdver3,bdver4,btver1,btver2,znver1,znver2"
  (const (symbol_ref "ix86_schedule")))

;; Include scheduling descriptions
;; (include "pentium.md")
;; (include "ppro.md")
;; (include "k6.md")
;; (include "athlon.md")
;; (include "geode.md")

;; Insn patterns

;; Move instructions
(define_insn "*movsi_internal"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r,m,!r")
        (match_operand:SI 1 "general_operand" "g,rn,!m"))]
  "!(MEM_P (operands[0]) && MEM_P (operands[1]))"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      gcc_assert (!REG_P (operands[1]) || REGNO (operands[1]) != AX_REG);
      return "movzx\t{%1, %0|%0, %1}";

    case TYPE_LEA:
      return "lea{l}\t{%E1, %0|%0, %E1}";

    default:
      if (flag_pic && SYMBOLIC_CONST (operands[1]))
        abort ();
      return "mov{l}\t{%1, %0|%0, %1}";
    }
}
  [(set (attr "type")
     (cond [(eq_attr "alternative" "2")
              (const_string "imov")
            (and (ne (symbol_ref "flag_pic") (const_int 0))
                 (match_operand:SI 1 "symbolic_operand"))
              (const_string "lea")]
           (const_string "imov")))
   (set_attr "mode" "SI")])

(define_insn "*movhi_internal"
  [(set (match_operand:HI 0 "nonimmediate_operand" "=r,m")
        (match_operand:HI 1 "general_operand" "rn,g"))]
  "!(MEM_P (operands[0]) && MEM_P (operands[1]))"
  "mov{w}\t{%1, %0|%0, %1}"
  [(set_attr "type" "imov")
   (set_attr "mode" "HI")])

(define_insn "*movqi_internal"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=q,m,r")
        (match_operand:QI 1 "general_operand" "qmn,qn,rn"))]
  "!(MEM_P (operands[0]) && MEM_P (operands[1]))"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      gcc_assert (ANY_QI_REG_P (operands[1]) || MEM_P (operands[1]));
      return "movzx\t{%1, %k0|%k0, %1}";
    default:
      return "mov{b}\t{%1, %0|%0, %1}";
    }
}
  [(set (attr "type")
     (cond [(and (eq_attr "alternative" "2")
                 (ior (not (match_operand:QI 1 "QIreg_operand"))
                      (match_test "TARGET_MOVX")))
              (const_string "imovx")]
           (const_string "imov")))
   (set_attr "mode" "QI,QI,SI")])

;; Arithmetic instructions
(define_insn "*addsi_1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r,rm,r")
        (plus:SI (match_operand:SI 1 "nonimmediate_operand" "%0,0,r")
                 (match_operand:SI 2 "general_operand" "rmn,rn,0")))
   (clobber (reg:CC FLAGS_REG))]
  "ix86_binary_operator_ok (PLUS, SImode, operands)"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "lea{l}\t{%E2, %0|%0, %E2}";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
        }

    default:
      if (rtx_equal_p (operands[0], operands[1]))
        {
          if (operands[2] == const1_rtx)
            return "inc{l}\t%0";
          else if (operands[2] == constm1_rtx)
            return "dec{l}\t%0";
          else
            return "add{l}\t{%2, %0|%0, %2}";
        }
      else if (rtx_equal_p (operands[0], operands[2]))
        return "add{l}\t{%1, %0|%0, %1}";
      else
        return "lea{l}\t{(%1,%2), %0|%0, [%1+%2]}";
    }
}
  [(set (attr "type")
     (cond [(eq_attr "alternative" "2")
              (const_string "lea")
            (match_operand:SI 2 "incdec_operand")
              (const_string "incdec")
            (and (ne (symbol_ref "TARGET_DOUBLE_WITH_ADD")
                     (const_int 0))
                 (match_operand 0 "register_operand")
                 (not (match_operand 1 "register_operand"))
                 (not (match_operand 2 "register_operand")))
              (const_string "lea")]
           (const_string "alu")))
   (set_attr "mode" "SI")])

(define_insn "*subsi_1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=rm,r")
        (minus:SI (match_operand:SI 1 "nonimmediate_operand" "0,0")
                  (match_operand:SI 2 "general_operand" "rn,rm")))
   (clobber (reg:CC FLAGS_REG))]
  "ix86_binary_operator_ok (MINUS, SImode, operands)"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
        return "dec{l}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "inc{l}\t%0";
        }

    default:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "sub{l}\t{%2, %0|%0, %2}";
    }
}
  [(set (attr "type")
     (if_then_else (match_operand:SI 2 "incdec_operand")
        (const_string "incdec")
        (const_string "alu")))
   (set_attr "mode" "SI")])

(define_insn "*mulsi3_1"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (mult:SI (match_operand:SI 1 "nonimmediate_operand" "%rm,rm,0")
                 (match_operand:SI 2 "general_operand" "K,c,mr")))
   (clobber (reg:CC FLAGS_REG))]
  "!(MEM_P (operands[1]) && MEM_P (operands[2]))"
{
  switch (which_alternative)
    {
    case 0:
      if (CONST_INT_P (operands[2])
          && (INTVAL (operands[2]) == 128
              || (INTVAL (operands[2]) < 0
                  && INTVAL (operands[2]) != -128)))
        {
          operands[2] = GEN_INT (-INTVAL (operands[2]));
          return "imul{l}\t{%2, %1, %0|%0, %1, %2}\n\tneg{l}\t%0";
        }
      return "imul{l}\t{%2, %1, %0|%0, %1, %2}";

    case 1:
      return "imul{l}\t{%2, %1, %0|%0, %1, %2}";

    case 2:
      return "imul{l}\t{%2, %0|%0, %2}";

    default:
      gcc_unreachable ();
    }
}
  [(set_attr "type" "imul")
   (set_attr "prefix_rep" "0")
   (set (attr "athlon_decode")
        (cond [(eq_attr "cpu" "athlon")
                 (const_string "vector")
               (eq_attr "alternative" "1")
                 (const_string "vector")
               (and (eq_attr "alternative" "2")
                    (match_operand 1 "memory_operand"))
                 (const_string "vector")]
              (const_string "direct")))
   (set (attr "amdfam10_decode")
        (cond [(and (eq_attr "alternative" "0,1")
                    (match_operand 1 "memory_operand"))
                 (const_string "vector")]
              (const_string "direct")))
   (set_attr "mode" "SI")])

;; Logical instructions
(define_insn "*andsi_1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=rm,r,r")
        (and:SI (match_operand:SI 1 "nonimmediate_operand" "%0,0,qm")
                (match_operand:SI 2 "general_operand" "rn,rm,L")))
   (clobber (reg:CC FLAGS_REG))]
  "ix86_binary_operator_ok (AND, SImode, operands)"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "and{l}\t{%2, %0|%0, %2}";

    case 2:
      return "movzx\t{%b1, %k0|%k0, %b1}";

    default:
      gcc_unreachable ();
    }
}
  [(set_attr "type" "alu,alu,imovx")
   (set_attr "length_immediate" "*,*,0")
   (set_attr "mode" "SI")])

(define_insn "*iorsi_1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=rm,r")
        (ior:SI (match_operand:SI 1 "nonimmediate_operand" "%0,0")
                (match_operand:SI 2 "general_operand" "rn,rm")))
   (clobber (reg:CC FLAGS_REG))]
  "ix86_binary_operator_ok (IOR, SImode, operands)"
  "or{l}\t{%2, %0|%0, %2}"
  [(set_attr "type" "alu")
   (set_attr "mode" "SI")])

(define_insn "*xorsi_1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=rm,r")
        (xor:SI (match_operand:SI 1 "nonimmediate_operand" "%0,0")
                (match_operand:SI 2 "general_operand" "rn,rm")))
   (clobber (reg:CC FLAGS_REG))]
  "ix86_binary_operator_ok (XOR, SImode, operands)"
  "xor{l}\t{%2, %0|%0, %2}"
  [(set_attr "type" "alu")
   (set_attr "mode" "SI")])

;; Shift instructions
(define_insn "*ashlsi3_1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=rm,r")
        (ashift:SI (match_operand:SI 1 "nonimmediate_operand" "0,l")
                   (match_operand:QI 2 "nonmemory_operand" "cI,M")))
   (clobber (reg:CC FLAGS_REG))]
  "ix86_binary_operator_ok (ASHIFT, SImode, operands)"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "lea{l}\t{(,%1,%S2), %0|%0, [%1*%S2]}";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
          && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
        return "sal{l}\t%0";
      else
        return "sal{l}\t{%2, %0|%0, %2}";
    }
}
  [(set (attr "type")
     (cond [(eq_attr "alternative" "1")
              (const_string "lea")
            (and (and (ne (symbol_ref "TARGET_DOUBLE_WITH_ADD")
                          (const_int 0))
                      (match_operand 0 "register_operand"))
                 (match_operand 2 "const1_operand"))
              (const_string "alu")]
           (const_string "ishift")))
   (set_attr "mode" "SI")])

;; Compare instructions
(define_insn "*cmpsi_1"
  [(set (reg FLAGS_REG)
        (compare
          (match_operand:SI 0 "nonimmediate_operand" "rm,r")
          (match_operand:SI 1 "general_operand" "rn,mr")))]
  "!(MEM_P (operands[0]) && MEM_P (operands[1]))"
  "cmp{l}\t{%1, %0|%0, %1}"
  [(set_attr "type" "icmp")
   (set_attr "mode" "SI")])

(define_insn "*testsi_1"
  [(set (reg FLAGS_REG)
        (compare
          (and:SI (match_operand:SI 0 "nonimmediate_operand" "%rm,r")
                  (match_operand:SI 1 "general_operand" "rn,mr"))
          (const_int 0)))]
  "ix86_match_ccmode (insn, CCNOmode)
   && !(MEM_P (operands[0]) && MEM_P (operands[1]))"
  "test{l}\t{%1, %0|%0, %1}"
  [(set_attr "type" "test")
   (set_attr "mode" "SI")])

;; Conditional jumps
(define_insn "*jcc_1"
  [(set (pc)
        (if_then_else (match_operator 1 "ix86_comparison_operator"
                                      [(reg FLAGS_REG) (const_int 0)])
                      (label_ref (match_operand 0))
                      (pc)))]
  ""
  "%+j%C1\t%l0"
  [(set_attr "type" "ibr")
   (set_attr "modrm" "0")
   (set (attr "length")
           (if_then_else (and (ge (minus (match_dup 0) (pc))
                                  (const_int -126))
                              (lt (minus (match_dup 0) (pc))
                                  (const_int 128)))
             (const_int 2)
             (const_int 6)))])

;; Call instructions
(define_insn "*call_1"
  [(call (mem:QI (match_operand:SI 0 "call_insn_operand" "rsm"))
         (match_operand 1))]
  "!TARGET_64BIT"
{
  if (constant_call_address_operand (operands[0], QImode))
    return "call\t%P0";
  return "call\t%A0";
}
  [(set_attr "type" "call")])

(define_insn "*call_value_1"
  [(set (match_operand 0)
        (call (mem:QI (match_operand:SI 1 "call_insn_operand" "rsm"))
              (match_operand 2)))]
  "!TARGET_64BIT"
{
  if (constant_call_address_operand (operands[1], QImode))
    return "call\t%P1";
  return "call\t%A1";
}
  [(set_attr "type" "callv")])

;; Return instruction
(define_insn "return_internal"
  [(return)
   (use (match_operand:SI 0 "const_int_operand"))]
  "reload_completed"
{
  if (operands[0] == const0_rtx)
    return "ret";
  else
    return "ret\t%0";
}
  [(set_attr "atom_unit" "jeu")
   (set_attr "modrm" "0")
   (set_attr "rep_prefix" "0")
   (set_attr "length_immediate" "0,2")
   (set_attr "length" "1,3")])

;; Push and pop instructions
(define_insn "*pushsi2"
  [(set (match_operand:SI 0 "push_operand" "=<")
        (match_operand:SI 1 "general_no_elim_operand" "riF"))]
  ""
  "push{l}\t%1"
  [(set_attr "type" "push")
   (set_attr "mode" "SI")])

(define_insn "*popsi1"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r*m")
        (match_operand:SI 1 "pop_operand" ">"))]
  ""
  "pop{l}\t%0"
  [(set_attr "type" "pop")
   (set_attr "mode" "SI")])

;; Lea instruction
(define_insn "*lea_1"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (match_operand:SI 1 "no_seg_address_operand" "p"))]
  "!TARGET_64BIT"
  "lea{l}\t{%a1, %0|%0, %a1}"
  [(set_attr "type" "lea")
   (set_attr "mode" "SI")])

;; String operations
(define_insn "cld"
  [(unspec_volatile [(const_int 0)] UNSPECV_CLD)]
  ""
  "cld"
  [(set_attr "length" "1")
   (set_attr "length_immediate" "0")
   (set_attr "modrm" "0")])

(define_insn "*rep_movsi"
  [(set (match_operand:SI 2 "register_operand" "=c")
        (const_int 0))
   (set (match_operand:SI 0 "register_operand" "=D")
        (plus:SI (match_dup 0)
                 (ashift:SI (match_operand:SI 3 "register_operand" "2")
                            (const_int 2))))
   (set (match_operand:SI 1 "register_operand" "=S")
        (plus:SI (match_dup 1)
                 (ashift:SI (match_dup 3) (const_int 2))))
   (set (mem:BLK (match_dup 0))
        (mem:BLK (match_dup 1)))
   (use (match_dup 3))]
  "!TARGET_64BIT"
  "rep movs{l|d}"
  [(set_attr "type" "str")
   (set_attr "prefix_rep" "1")
   (set_attr "memory" "both")
   (set_attr "mode" "SI")])

;; Bit manipulation instructions
(define_insn "*bsf_1"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (ctz:SI (match_operand:SI 1 "nonimmediate_operand" "rm")))
   (clobber (reg:CC FLAGS_REG))]
  ""
  "bsf{l}\t{%1, %0|%0, %1}"
  [(set_attr "type" "alu1")
   (set_attr "prefix_0f" "1")
   (set_attr "mode" "SI")])

(define_insn "*bsr_1"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (minus:SI (const_int 31)
                  (clz:SI (match_operand:SI 1 "nonimmediate_operand" "rm"))))
   (clobber (reg:CC FLAGS_REG))]
  ""
  "bsr{l}\t{%1, %0|%0, %1}"
  [(set_attr "type" "alu1")
   (set_attr "prefix_0f" "1")
   (set_attr "mode" "SI")])

;; Conditional move instructions
(define_insn "*cmovsi_1"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (if_then_else:SI (match_operator 1 "ix86_comparison_operator"
                                        [(reg FLAGS_REG) (const_int 0)])
                         (match_operand:SI 2 "nonimmediate_operand" "rm,0")
                         (match_operand:SI 3 "nonimmediate_operand" "0,rm")))]
  "TARGET_CMOVE"
  "@
   cmov%O2%C1\t{%2, %0|%0, %2}
   cmov%O2%c1\t{%3, %0|%0, %3}"
  [(set_attr "type" "icmov")
   (set_attr "mode" "SI")])

;; Set condition code instructions
(define_insn "*setcc_1"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=qm")
        (match_operator:QI 1 "ix86_comparison_operator"
                          [(reg FLAGS_REG) (const_int 0)]))]
  ""
  "set%C1\t%0"
  [(set_attr "type" "setcc")
   (set_attr "mode" "QI")])

;; Floating point instructions
(define_insn "*fop_sf_comm_mixed"
  [(set (match_operand:SF 0 "register_operand" "=f,x,x")
        (match_operator:SF 3 "binary_fp_operator"
                          [(match_operand:SF 1 "nonimmediate_operand" "%0,0,x")
                           (match_operand:SF 2 "nonimmediate_operand" "fm,xm,xm")]))]
  "TARGET_MIX_SSE_I387
   && COMMUTATIVE_ARITH_P (operands[3])
   && !(MEM_P (operands[1]) && MEM_P (operands[2]))"
  "* return output_387_binary_op (insn, operands);"
  [(set (attr "type")
        (if_then_else (eq_attr "alternative" "1,2")
           (if_then_else (match_operator:SF 3 "mult_operator")
              (const_string "ssemul")
              (const_string "sseadd"))
           (if_then_else (match_operator:SF 3 "mult_operator")
              (const_string "fmul")
              (const_string "fop"))))
   (set_attr "isa" "base,noavx,avx")
   (set_attr "mode" "SF")])

(define_insn "*fop_df_comm_mixed"
  [(set (match_operand:DF 0 "register_operand" "=f,x,x")
        (match_operator:DF 3 "binary_fp_operator"
                          [(match_operand:DF 1 "nonimmediate_operand" "%0,0,x")
                           (match_operand:DF 2 "nonimmediate_operand" "fm,xm,xm")]))]
  "TARGET_MIX_SSE_I387
   && COMMUTATIVE_ARITH_P (operands[3])
   && !(MEM_P (operands[1]) && MEM_P (operands[2]))"
  "* return output_387_binary_op (insn, operands);"
  [(set (attr "type")
        (if_then_else (eq_attr "alternative" "1,2")
           (if_then_else (match_operator:DF 3 "mult_operator")
              (const_string "ssemul")
              (const_string "sseadd"))
           (if_then_else (match_operator:DF 3 "mult_operator")
              (const_string "fmul")
              (const_string "fop"))))
   (set_attr "isa" "base,noavx,avx")
   (set_attr "mode" "DF")])

;; Load effective address patterns
(define_insn "*lea_general_1"
  [(set (match_operand 0 "register_operand" "=r")
        (plus (plus (mult (match_operand 1 "index_register_operand" "l")
                          (match_operand 2 "const248_operand" "n"))
                    (match_operand 3 "register_operand" "r"))
              (match_operand 4 "immediate_operand" "i")))]
  "(GET_MODE (operands[0]) == QImode || GET_MODE (operands[0]) == HImode
    || (TARGET_64BIT && GET_MODE (operands[0]) == SImode)
    || GET_MODE (operands[0]) == DImode)
   && (!TARGET_PARTIAL_REG_STALL || optimize_function_for_size_p (cfun))
   && GET_MODE (operands[0]) == GET_MODE (operands[1])
   && GET_MODE (operands[0]) == GET_MODE (operands[3])"
  "lea{<imodesuffix>}\t{%E1, %0|%0, %E1}"
  [(set_attr "type" "lea")
   (set_attr "mode" "<MODE>")])

;; Zero/sign extension instructions
(define_insn "*zero_extendhisi2_movzwl"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (zero_extend:SI (match_operand:HI 1 "nonimmediate_operand" "rm")))]
  ""
  "movzx\t{%1, %0|%0, %1}"
  [(set_attr "type" "imovx")
   (set_attr "mode" "SI")])

(define_insn "*zero_extendqisi2_movzbl"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (zero_extend:SI (match_operand:QI 1 "nonimmediate_operand" "qm")))]
  ""
  "movzx\t{%1, %0|%0, %1}"
  [(set_attr "type" "imovx")
   (set_attr "mode" "SI")])

(define_insn "*sign_extendhisi2_movzwl"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (sign_extend:SI (match_operand:HI 1 "nonimmediate_operand" "rm")))]
  ""
  "movsx\t{%1, %0|%0, %1}"
  [(set_attr "type" "imovx")
   (set_attr "mode" "SI")])

(define_insn "*sign_extendqisi2_movzbl"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (sign_extend:SI (match_operand:QI 1 "nonimmediate_operand" "qm")))]
  ""
  "movsx\t{%1, %0|%0, %1}"
  [(set_attr "type" "imovx")
   (set_attr "mode" "SI")])

;; Division and remainder instructions
(define_insn "divmodsi4_1"
  [(set (match_operand:SI 0 "register_operand" "=a")
        (div:SI (match_operand:SI 2 "register_operand" "0")
                (match_operand:SI 3 "nonimmediate_operand" "rm")))
   (set (match_operand:SI 1 "register_operand" "=&d")
        (mod:SI (match_dup 2) (match_dup 3)))
   (use (match_dup 1))
   (clobber (reg:CC FLAGS_REG))]
  ""
  "cltd\;idiv{l}\t%3"
  [(set_attr "type" "idiv")
   (set_attr "mode" "SI")
   (set_attr "length" "3")])

(define_insn "udivmodsi4_1"
  [(set (match_operand:SI 0 "register_operand" "=a")
        (udiv:SI (match_operand:SI 2 "register_operand" "0")
                 (match_operand:SI 3 "nonimmediate_operand" "rm")))
   (set (match_operand:SI 1 "register_operand" "=&d")
        (umod:SI (match_dup 2) (match_dup 3)))
   (use (match_dup 1))
   (clobber (reg:CC FLAGS_REG))]
  ""
  "xor{l}\t%1, %1\;div{l}\t%3"
  [(set_attr "type" "idiv")
   (set_attr "mode" "SI")
   (set_attr "length" "3")])

;; Atomic operations
(define_insn "atomic_load<mode>"
  [(set (match_operand:SWI124 0 "register_operand" "=r")
        (unspec:SWI124 [(match_operand:SWI124 1 "memory_operand" "m")
                        (match_operand:SI 2 "const_int_operand")]
                       UNSPEC_MOVA))]
  ""
  "mov{<imodesuffix>}\t{%1, %0|%0, %1}"
  [(set_attr "type" "imov")
   (set_attr "mode" "<MODE>")])

(define_insn "atomic_store<mode>"
  [(set (match_operand:SWI124 0 "memory_operand" "=m")
        (unspec:SWI124 [(match_operand:SWI124 1 "register_operand" "r")
                        (match_operand:SI 2 "const_int_operand")]
                       UNSPEC_MOVA))]
  ""
  "mov{<imodesuffix>}\t{%1, %0|%0, %1}"
  [(set_attr "type" "imov")
   (set_attr "mode" "<MODE>")])

;; Lock prefix patterns
(define_insn "*atomic_compare_and_swap<mode>_1"
  [(set (match_operand:SWI124 0 "register_operand" "=a")
        (match_operand:SWI124 1 "memory_operand" "+m"))
   (set (match_dup 1)
        (unspec_volatile:SWI124
          [(match_dup 1)
           (match_operand:SWI124 2 "register_operand" "0")
           (match_operand:SWI124 3 "register_operand" "r")]
          UNSPECV_CMPXCHG))
   (set (reg:CCZ FLAGS_REG)
        (compare:CCZ (match_dup 1) (match_dup 2)))]
  ""
  "lock cmpxchg{<imodesuffix>}\t{%3, %1|%1, %3}"
  [(set_attr "type" "multi")
   (set_attr "memory" "both")
   (set_attr "mode" "<MODE>")])

;; MMX/SSE placeholder patterns
(define_insn "*movv8qi_internal"
  [(set (match_operand:V8QI 0 "nonimmediate_operand" "=y,m,y")
        (match_operand:V8QI 1 "nonimmediate_operand" "ym,y,C"))]
  "TARGET_MMX
   && !(MEM_P (operands[0]) && MEM_P (operands[1]))"
  "@
   movq\t{%1, %0|%0, %1}
   movq\t{%1, %0|%0, %1}
   pxor\t%0, %0"
  [(set_attr "type" "mmxmov,mmxmov,mmxadd")
   (set_attr "mode" "DI")])

;; Prefetch instructions
(define_insn "prefetch"
  [(prefetch (match_operand 0 "address_operand" "p")
             (match_operand:SI 1 "const_int_operand" "n")
             (match_operand:SI 2 "const_int_operand" "n"))]
  "TARGET_PREFETCH_SSE || TARGET_3DNOW"
{
  if (TARGET_PREFETCH_SSE)
    {
      switch (INTVAL (operands[1]))
        {
        case 0:
          return "prefetchnta\t%a0";
        case 1:
          return "prefetcht2\t%a0";
        case 2:
          return "prefetcht1\t%a0";
        case 3:
          return "prefetcht0\t%a0";
        default:
          gcc_unreachable ();
        }
    }
  else
    return "prefetch\t%a0";
}
  [(set_attr "type" "sse")
   (set_attr "atom_sse_attr" "prefetch")
   (set (attr "length_address")
        (symbol_ref "memory_address_length (operands[0], false)"))])

;; Epilogue and prologue support
(define_expand "prologue"
  [(const_int 0)]
  ""
  "ix86_expand_prologue (); DONE;")

(define_expand "epilogue"
  [(const_int 0)]
  ""
  "ix86_expand_epilogue (1); DONE;")

(define_expand "sibcall_epilogue"
  [(const_int 0)]
  ""
  "ix86_expand_epilogue (0); DONE;")

;; Thread local storage patterns
(define_insn "*tls_global_dynamic_32_gnu"
  [(set (match_operand:SI 0 "register_operand" "=a")
        (unspec:SI [(match_operand:SI 1 "tls_symbolic_operand")
                    (match_operand:SI 2 "call_insn_operand" "rsm")]
                   UNSPEC_TLS_GD))
   (clobber (match_scratch:SI 3 "=d"))
   (clobber (match_scratch:SI 4 "=c"))
   (clobber (reg:CC FLAGS_REG))]
  "!TARGET_64BIT && TARGET_GNU_TLS"
  "lea{l}\t{%&_GLOBAL_OFFSET_TABLE_, %3|%3, %&_GLOBAL_OFFSET_TABLE_}\;
   push{l}\t%3\;
   push{l}\t%a1@GOT\;
   call\t%P2\;
   add{l}\t{$8, %|sp|%|sp, 8}"
  [(set_attr "type" "multi")
   (set_attr "length" "16")])

;; Final catch-all pattern
(define_insn "nop"
  [(const_int 0)]
  ""
  "nop"
  [(set_attr "length" "1")
   (set_attr "atom_unit" "jeu")
   (set_attr "bdver1_decode" "direct")
   (set_attr "mode" "VOIDmode")])

;; Include additional instruction patterns
;; This is where you would include other .md files for specific instruction sets
;; (include "mmx.md")
;; (include "sse.md")
;; (include "avx.md")
;; (include "fma.md")

;; Peephole optimizations
(define_peephole2
  [(set (match_operand:SI 0 "register_operand")
        (match_operand:SI 1 "memory_operand"))
   (set (match_dup 0) (plus:SI (match_dup 0) (const_int 1)))]
  "!reg_overlap_mentioned_p (operands[0], operands[1])
   && ix86_match_ccmode (peep2_next_insn (1), CCGOCmode)"
  [(parallel [(set (match_dup 0) (plus:SI (match_dup 1) (const_int 1)))
              (clobber (reg:CC FLAGS_REG))])]
  "")

;; Splitters for complex patterns
(define_split
  [(set (match_operand:DI 0 "register_operand")
        (match_operand:DI 1 "nonmemory_operand"))]
  "!TARGET_64BIT && reload_completed
   && !(MMX_REG_P (operands[0]) || MMX_REG_P (operands[1]))"
  [(set (match_dup 2) (match_dup 3))
   (set (match_dup 4) (match_dup 5))]
  "split_double_mode (DImode, &operands[0], 2, &operands[2], &operands[4]);")

;; Attributes for scheduling and optimization
(define_attr "preferred_for_size" "no,yes" (const_string "no"))
(define_attr "preferred_for_speed" "no,yes" (const_string "yes"))

;; Final machine description validation
(define_automaton "pentium,pentium_fpu,ppro,ppro_core,ppro_idiv,ppro_fdiv,athlon,k8_integer,k8_sse,k8_load,k8_store")

;; End of machine description

