[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 13 2022, 16:48:52
The image is /home/jy/oscpu/bin/non-output/cpu-tests/wanshu-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000088 cmtcnt 2
commit group [01]: pc 0080000090 cmtcnt 2
commit group [02]: pc 0080000098 cmtcnt 2
commit group [03]: pc 00800000a0 cmtcnt 2
commit group [04]: pc 00800000a8 cmtcnt 2 <--
commit group [05]: pc 00800001b0 cmtcnt 2
commit group [06]: pc 00800001b8 cmtcnt 2
commit group [07]: pc 00800001c0 cmtcnt 2
commit group [08]: pc 00800001c8 cmtcnt 2
commit group [09]: pc 00800001d0 cmtcnt 2
commit group [10]: pc 00800001c0 cmtcnt 1
commit group [11]: pc 00800001cc cmtcnt 1
commit group [12]: pc 00800001d0 cmtcnt 2
commit group [13]: pc 00800001d8 cmtcnt 1
commit group [14]: pc 0080000220 cmtcnt 2
commit group [15]: pc 0080000084 cmtcnt 1

============== Commit Instr Trace ==============
commit inst [00]: pc 00800001ac inst 00c05863 wen 0 dst 00000000 data 0000000080000074
commit inst [01]: pc 00800001b0 inst 00161613 wen 1 dst 0000000c data 0000000000000002
commit inst [02]: pc 00800001b4 inst 00169693 wen 1 dst 0000000d data 0000000000000002
commit inst [03]: pc 00800001b8 inst feb66ae3 wen 0 dst 00000000 data 0000000080000074
commit inst [04]: pc 00800001bc inst 00000513 wen 1 dst 0000000a data 0000000000000000
commit inst [05]: pc 00800001c0 inst 00c5e663 wen 0 dst 00000000 data 0000000080000074
commit inst [06]: pc 00800001c4 inst 40c585b3 wen 1 dst 0000000b data 0000000000000000
commit inst [07]: pc 00800001c8 inst 00d56533 wen 1 dst 0000000a data 0000000000000002
commit inst [08]: pc 00800001cc inst 0016d693 wen 1 dst 0000000d data 0000000000000001
commit inst [09]: pc 00800001d0 inst 00165613 wen 1 dst 0000000c data 0000000000000001
commit inst [10]: pc 00800001d4 inst fe0696e3 wen 0 dst 00000000 data 0000000080000074
commit inst [11]: pc 00800001c0 inst 00c5e663 wen 0 dst 00000000 data 0000000080000074
commit inst [12]: pc 00800001cc inst 0016d693 wen 1 dst 0000000d data 0000000000000000
commit inst [13]: pc 00800001d0 inst 00165613 wen 1 dst 0000000c data 0000000000000000
commit inst [14]: pc 00800001d4 inst fe0696e3 wen 0 dst 00000000 data 0000000080000074
commit inst [15]: pc 00800001d8 inst 00008067 wen 1 dst 00000000 data 00000000800001dc
commit inst [16]: pc 0080000220 inst 00058513 wen 1 dst 0000000a data 0000000000000000
commit inst [17]: pc 0080000224 inst 00028067 wen 1 dst 00000000 data 0000000080000228
commit inst [18]: pc 0080000084 inst 0005051b wen 1 dst 0000000a data 0000000000000000
commit inst [19]: pc 0080000088 inst 00051463 wen 0 dst 00000000 data 0000000080000228
commit inst [20]: pc 008000008c inst 013409bb wen 1 dst 00000013 data 0000000000000001
commit inst [21]: pc 0080000090 inst 0014079b wen 1 dst 0000000f data 0000000000000002
commit inst [22]: pc 0080000094 inst ff2410e3 wen 0 dst 00000000 data 0000000080000228
commit inst [23]: pc 0080000098 inst 04998463 wen 0 dst 00000000 data 0000000080000228
commit inst [24]: pc 008000009c inst 00048913 wen 1 dst 00000012 data 0000000000000002
commit inst [25]: pc 00800000a0 inst 0019049b wen 1 dst 00000009 data 0000000000000003
commit inst [26]: pc 00800000a4 inst fd4492e3 wen 0 dst 00000000 data 0000000080000228
commit inst [27]: pc 00800000a8 inst ffea8513 wen 1 dst 0000000a data fffffffffffffffe
commit inst [28]: pc 00800000ac inst 00153513 wen 1 dst 0000000a data fffffffffffffffe <--
commit inst [29]: pc 00800001a0 inst 02060c63 wen 0 dst 00000000 data 0000000080000074
commit inst [30]: pc 00800001a4 inst 00100693 wen 1 dst 0000000d data 0000000000000001
commit inst [31]: pc 00800001a8 inst 00b67a63 wen 0 dst 00000000 data 0000000080000074

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x0000000080000220   sp: 0x0000000080008fb0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x0000000080000084   t1: 0xf96a00e573cc4cd7   t2: 0xedfc400e6a038067 
  s0: 0x0000000000000001   s1: 0x0000000000000003   a0: 0x0000000000000000   a1: 0x0000000000000000 
  a2: 0x0000000000000000   a3: 0x0000000000000000   a4: 0x0000000000000000   a5: 0x0000000000000002 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x0000000000000002   s3: 0x0000000000000000 
  s4: 0x000000000000001e   s5: 0x0000000000000000   s6: 0x0000000080000468   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x0016d69300d56533  ft1: 0xfe0696e300165613  ft2: 0x0000829300008067  ft3: 0x00058513fb5ff0ef 
 ft4: 0x40a0053300028067  ft5: 0x40b005b300b04863  ft6: 0x40b005b3f9dff06f  ft7: 0xf91ff0ef00008293 
 fs0: 0x0002806740a00533  fs1: 0x0005ca6300008293  fa0: 0xf79ff0ef00054c63  fa1: 0x0002806700058513 
 fa2: 0xfe0558e340b005b3  fa3: 0xf61ff0ef40a00533  fa4: 0x0002806740b00533  fa5: 0xf45514e301f29293 
 fa6: 0x0000079700008067  fa7: 0x0007b50322478793  fs2: 0xff0101130087b583  fs3: 0x0000061300000693 
 fs4: 0x0011342340a585b3  fs5: 0x00813083018000ef  fs6: 0x20a7b42300000797  fs7: 0x0000806701010113 
 fs8: 0xfd0101131a050e63  fs9: 0x00913c2302813023 fs10: 0x0211342301f57793 fs11: 0x0131342301213823 
 ft8: 0x0005049301413023  ft9: 0x0000051300050413 ft10: 0x27f0071314079a63 ft11: 0x0007851300058913 
pc: 0x0000000080000070 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
issue_0 is 0
aluValid id:0
priviledgeMode: 3
     s3 different at pc = 0x0080000068, right= 0x0000000000000000, wrong = 0x0000000000000001
this_pc different at pc = 0x0080000068, right= 0x0000000080000068, wrong = 0x00000000800000a8
Core 0: [31mABORT at pc = 0x800000a8
[0m[35mtotal guest instructions = 475
[0m[35minstrCnt = 475, cycleCnt = 2,074, IPC = 0.229026
[0m[34mSeed=0 Guest cycle spent: 2,075 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 10ms
[0m