<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\GOWIN_WORK\IP_Design\MIPI\MIPI_release_case\MIPI_DPHY_Reference_Design\MIPI_RefDesign\impl\synthesize\rev_1\MIPI_RefDesign.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\GOWIN_WORK\IP_Design\MIPI\MIPI_release_case\MIPI_DPHY_Reference_Design\MIPI_RefDesign\src\mipi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\GOWIN_WORK\IP_Design\MIPI\MIPI_release_case\MIPI_DPHY_Reference_Design\MIPI_RefDesign\src\mipi.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.3Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9PG256C5/I4</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 30 11:17:39 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3526</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3878</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>98</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_tx</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>clk_rx</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>320.000</td>
<td>3.125
<td>0.000</td>
<td>160.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>320.000</td>
<td>3.125
<td>0.000</td>
<td>160.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>640.000</td>
<td>1.563
<td>0.000</td>
<td>320.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>960.000</td>
<td>1.042
<td>0.000</td>
<td>480.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td></td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>10.000</td>
<td>30.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td></td>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_tx</td>
<td>100.000(MHz)</td>
<td>213.053(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_rx</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">68.985(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_plld4/pll_inst/CLKIN.default_clk!</h4>
<h4>No timing paths to get frequency of u_plld4/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_plld4/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_plld4/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_plld4/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_tx</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_tx</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rx</td>
<td>Setup</td>
<td>-139.683</td>
<td>98</td>
</tr>
<tr>
<td>clk_rx</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKIN.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_plld4/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_pllx8/pll_mipi_tx/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.496</td>
<td>u_la0_top/capture_window_sel_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.244</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.980</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.728</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.760</td>
<td>u_la0_top/triger_level_cnt_Z[1]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.080</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.822</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[8]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[4]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.570</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.783</td>
<td>u_la0_top/triger_level_cnt_Z[1]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.103</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.783</td>
<td>u_la0_top/triger_level_cnt_Z[1]/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.103</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.773</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[15]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.521</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.677</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg0_Z[9]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[4]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.425</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.675</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[5]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.423</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.669</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[3]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[14]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.417</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.520</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[6]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.268</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.420</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[8]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.168</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.242</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[13]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[9]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.990</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.200</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[2]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.948</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.200</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[3]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.948</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.155</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[11]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[5]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.903</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.138</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[15]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[11]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.886</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.095</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[12]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.843</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.064</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[14]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[15]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.812</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.055</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[7]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.803</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.053</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[14]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.801</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.053</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[15]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.801</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-1.956</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.276</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.956</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.276</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.938</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[7]/CE</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.686</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.678</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.678</td>
</tr>
<tr>
<td>2</td>
<td>0.678</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[1]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[1]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.678</td>
</tr>
<tr>
<td>3</td>
<td>0.678</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.678</td>
</tr>
<tr>
<td>4</td>
<td>0.678</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/out[9]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[6]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.678</td>
</tr>
<tr>
<td>5</td>
<td>0.679</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/wbin_Z[1]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/mem.mem_mem_0_0/WAD1</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.697</td>
</tr>
<tr>
<td>6</td>
<td>0.682</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[4]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg2_Z[4]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.682</td>
</tr>
<tr>
<td>7</td>
<td>0.682</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/Q[4]/Q</td>
<td>data_out_reg_Z[52]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.682</td>
</tr>
<tr>
<td>8</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>9</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>10</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>11</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>12</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>13</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>14</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[11]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_1[11]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>15</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_0[15]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>16</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[11]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[11]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>17</td>
<td>0.684</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[8]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[8]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.684</td>
</tr>
<tr>
<td>18</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[15]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>19</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[4]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[4]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>20</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[0]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[0]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>21</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[3]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_2[3]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>22</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[14]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[14]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>23</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[11]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[11]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>24</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>25</td>
<td>0.685</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg0_Z[8]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[8]/D</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.559</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
<td>clk_rx:[F]</td>
<td>clk_rx:[R]</td>
<td>5.000</td>
<td>0.053</td>
<td>4.136</td>
</tr>
<tr>
<td>2</td>
<td>0.559</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
<td>clk_rx:[F]</td>
<td>clk_rx:[R]</td>
<td>5.000</td>
<td>0.053</td>
<td>4.136</td>
</tr>
<tr>
<td>3</td>
<td>0.559</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>clk_rx:[F]</td>
<td>clk_rx:[R]</td>
<td>5.000</td>
<td>0.053</td>
<td>4.136</td>
</tr>
<tr>
<td>4</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>5</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[4]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>6</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[2]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>7</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[9]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>8</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[15]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>9</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[3]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>10</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[10]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>11</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[4]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>12</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[10]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>13</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[10]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>14</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_Z[10]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>15</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[10]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>16</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[3]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>17</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_2[4]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>18</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[15]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>19</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg4_fast_Z[2]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>20</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[3]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>21</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[7]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>22</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[1]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>23</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[4]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>24</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>25</td>
<td>1.290</td>
<td>dout1[16]/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[3]/CLEAR</td>
<td>clk_tx:[R]</td>
<td>clk_rx:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.026</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[3]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>2</td>
<td>1.026</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>3</td>
<td>1.026</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>4</td>
<td>1.026</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>5</td>
<td>1.044</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.sync3/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/rbin_Z[3]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>6</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>7</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[2]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>8</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>9</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>10</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[4]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>11</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[3]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>12</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[1]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>13</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[2]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>14</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>15</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[3]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>16</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[2]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>17</td>
<td>1.056</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[1]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.074</td>
</tr>
<tr>
<td>18</td>
<td>1.329</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.347</td>
</tr>
<tr>
<td>19</td>
<td>1.343</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/Full_Z/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.361</td>
</tr>
<tr>
<td>20</td>
<td>1.343</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[1]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.361</td>
</tr>
<tr>
<td>21</td>
<td>1.343</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.361</td>
</tr>
<tr>
<td>22</td>
<td>1.343</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[3]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.361</td>
</tr>
<tr>
<td>23</td>
<td>1.343</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[2]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.361</td>
</tr>
<tr>
<td>24</td>
<td>1.343</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[1]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.361</td>
</tr>
<tr>
<td>25</td>
<td>1.368</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[0]/CLEAR</td>
<td>clk_rx:[R]</td>
<td>clk_rx:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.386</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>data_out_reg_Z[3]</td>
</tr>
<tr>
<td>2</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>data_out_reg_Z[1]</td>
</tr>
<tr>
<td>3</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>data_out_reg_Z[16]</td>
</tr>
<tr>
<td>4</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>data_out_reg_Z[8]</td>
</tr>
<tr>
<td>5</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>data_out_reg_Z[22]</td>
</tr>
<tr>
<td>6</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>data_out_reg_Z[50]</td>
</tr>
<tr>
<td>7</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg3_Z[3]</td>
</tr>
<tr>
<td>8</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[8]</td>
</tr>
<tr>
<td>9</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_rx</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/out[7]</td>
</tr>
<tr>
<td>10</td>
<td>2.877</td>
<td>4.377</td>
<td>1.500</td>
<td>Low Pulse Width</td>
<td>clk_tx</td>
<td>u_ROM549x17/addr_Z[6]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/Q</td>
</tr>
<tr>
<td>5.204</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>u_la0_top/un6_start_reg_c2_cZ/I1</td>
</tr>
<tr>
<td>6.167</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un6_start_reg_c2_cZ/F</td>
</tr>
<tr>
<td>6.669</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][B]</td>
<td>u_la0_top/un6_start_reg_ac0_5_0_cZ/I3</td>
</tr>
<tr>
<td>7.908</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/un6_start_reg_ac0_5_0_cZ/F</td>
</tr>
<tr>
<td>10.443</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][A]</td>
<td>u_la0_top/start_reg_cZ/I2</td>
</tr>
<tr>
<td>11.716</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C5[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/start_reg_cZ/F</td>
</tr>
<tr>
<td>12.221</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/un1_start_reg_N_3L3/I1</td>
</tr>
<tr>
<td>13.459</td>
<td>1.238</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/un1_start_reg_N_3L3/F</td>
</tr>
<tr>
<td>13.863</td>
<td>0.404</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/un1_start_reg_cZ/I2</td>
</tr>
<tr>
<td>15.136</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/un1_start_reg_cZ/F</td>
</tr>
<tr>
<td>16.535</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.986, 42.022%; route: 7.708, 54.117%; tC2Q: 0.550, 3.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C10[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]/Q</td>
</tr>
<tr>
<td>5.387</td>
<td>2.546</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_1_0/I0</td>
</tr>
<tr>
<td>6.641</td>
<td>1.254</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_1_0/COUT</td>
</tr>
<tr>
<td>6.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_2_0/CIN</td>
</tr>
<tr>
<td>6.709</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_2_0/COUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_3_0/CIN</td>
</tr>
<tr>
<td>6.778</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_3_0/COUT</td>
</tr>
<tr>
<td>6.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_4_0/CIN</td>
</tr>
<tr>
<td>6.846</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_4_0/COUT</td>
</tr>
<tr>
<td>6.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_5_0/CIN</td>
</tr>
<tr>
<td>6.915</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_5_0/COUT</td>
</tr>
<tr>
<td>6.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_6_0/CIN</td>
</tr>
<tr>
<td>6.983</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_6_0/COUT</td>
</tr>
<tr>
<td>6.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_7_0/CIN</td>
</tr>
<tr>
<td>7.659</td>
<td>0.676</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_cry_7_0/SUM</td>
</tr>
<tr>
<td>8.828</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_1_6_cZ/I3</td>
</tr>
<tr>
<td>10.059</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_1_6_cZ/F</td>
</tr>
<tr>
<td>10.564</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/un1_capture_length_zero_1_cZ/I2</td>
</tr>
<tr>
<td>11.883</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/un1_capture_length_zero_1_cZ/F</td>
</tr>
<tr>
<td>12.848</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/un1_capture_length_zero_cZ/I2</td>
</tr>
<tr>
<td>14.121</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C5[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/un1_capture_length_zero_cZ/F</td>
</tr>
<tr>
<td>16.019</td>
<td>1.897</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.095, 44.398%; route: 7.083, 51.596%; tC2Q: 0.550, 4.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>5.204</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/un1_match_final_3_cZ/I2</td>
</tr>
<tr>
<td>6.435</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_cZ/F</td>
</tr>
<tr>
<td>6.938</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/un1_match_final_cZ/I3</td>
</tr>
<tr>
<td>8.257</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_cZ/F</td>
</tr>
<tr>
<td>9.830</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/un1_triger_level_cnt12_cZ/I2</td>
</tr>
<tr>
<td>11.069</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_triger_level_cnt12_cZ/F</td>
</tr>
<tr>
<td>14.384</td>
<td>3.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[3]/I3</td>
</tr>
<tr>
<td>15.370</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[3]/F</td>
</tr>
<tr>
<td>15.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>11.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.775, 36.505%; route: 7.755, 59.290%; tC2Q: 0.550, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[8]/Q</td>
</tr>
<tr>
<td>4.452</td>
<td>1.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shiftflag_5_0_cZ/I2</td>
</tr>
<tr>
<td>5.771</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shiftflag_5_0_cZ/F</td>
</tr>
<tr>
<td>6.175</td>
<td>0.404</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shiftflag_cZ/I3</td>
</tr>
<tr>
<td>7.161</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R11C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shiftflag_cZ/F</td>
</tr>
<tr>
<td>8.198</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>9.517</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>11.307</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m25_0_a2/I3</td>
</tr>
<tr>
<td>12.580</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m25_0_a2/F</td>
</tr>
<tr>
<td>14.861</td>
<td>2.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[4]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[4]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.897, 38.960%; route: 7.123, 56.665%; tC2Q: 0.550, 4.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>5.204</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/un1_match_final_3_cZ/I2</td>
</tr>
<tr>
<td>6.435</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_cZ/F</td>
</tr>
<tr>
<td>6.938</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/un1_match_final_cZ/I3</td>
</tr>
<tr>
<td>8.257</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_cZ/F</td>
</tr>
<tr>
<td>9.830</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/un1_triger_level_cnt12_cZ/I2</td>
</tr>
<tr>
<td>11.069</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_triger_level_cnt12_cZ/F</td>
</tr>
<tr>
<td>13.408</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[0]/I3</td>
</tr>
<tr>
<td>14.394</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[0]/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>11.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.775, 39.451%; route: 6.778, 56.005%; tC2Q: 0.550, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C9[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>5.204</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>u_la0_top/un1_match_final_3_cZ/I2</td>
</tr>
<tr>
<td>6.435</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_3_cZ/F</td>
</tr>
<tr>
<td>6.938</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/un1_match_final_cZ/I3</td>
</tr>
<tr>
<td>8.257</td>
<td>1.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_match_final_cZ/F</td>
</tr>
<tr>
<td>9.830</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/un1_triger_level_cnt12_cZ/I2</td>
</tr>
<tr>
<td>11.069</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/un1_triger_level_cnt12_cZ/F</td>
</tr>
<tr>
<td>13.408</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>u_la0_top/triger_level_cnt_4_cZ[2]/I2</td>
</tr>
<tr>
<td>14.394</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_4_cZ[2]/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>11.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.775, 39.451%; route: 6.778, 56.005%; tC2Q: 0.550, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/Q</td>
</tr>
<tr>
<td>4.391</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_3_0_cZ/I1</td>
</tr>
<tr>
<td>5.142</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.127</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.079</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_58_cZ/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.182</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2/I1</td>
</tr>
<tr>
<td>13.413</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2/F</td>
</tr>
<tr>
<td>14.812</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[15]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[15]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[15]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 32.365%; route: 7.919, 63.242%; tC2Q: 0.550, 4.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg0_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg0_Z[9]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg0_Z[9]/Q</td>
</tr>
<tr>
<td>5.180</td>
<td>2.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_0_a2_1/I1</td>
</tr>
<tr>
<td>6.498</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_0_a2_1/F</td>
</tr>
<tr>
<td>9.617</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_0_a2_N_2L1/I0</td>
</tr>
<tr>
<td>10.855</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_0_a2_N_2L1/F</td>
</tr>
<tr>
<td>10.862</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_0_a2/I0</td>
</tr>
<tr>
<td>12.093</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_0_a2/F</td>
</tr>
<tr>
<td>14.716</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[4]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[4]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.788, 30.490%; route: 8.087, 65.084%; tC2Q: 0.550, 4.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/Q</td>
</tr>
<tr>
<td>4.391</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_3_0_cZ/I1</td>
</tr>
<tr>
<td>5.142</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.127</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.079</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_58_cZ/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>11.031</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m71_0_a2/I1</td>
</tr>
<tr>
<td>11.994</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m71_0_a2/F</td>
</tr>
<tr>
<td>14.714</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[5]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.784, 30.457%; route: 8.089, 65.116%; tC2Q: 0.550, 4.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[3]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[3]/Q</td>
</tr>
<tr>
<td>4.799</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_56_17_cZ/I2</td>
</tr>
<tr>
<td>6.118</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_56_17_cZ/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_56_25_cZ/I1</td>
</tr>
<tr>
<td>8.090</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C12[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_56_25_cZ/F</td>
</tr>
<tr>
<td>9.060</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_58_cZ/I1</td>
</tr>
<tr>
<td>10.047</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>11.065</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m61_0_a2/I1</td>
</tr>
<tr>
<td>12.027</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m61_0_a2/F</td>
</tr>
<tr>
<td>14.708</td>
<td>2.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[14]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[14]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[14]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 34.260%; route: 7.613, 61.311%; tC2Q: 0.550, 4.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.950</td>
<td>2.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m42_0_a2/I2</td>
</tr>
<tr>
<td>13.700</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m42_0_a2/F</td>
</tr>
<tr>
<td>14.559</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[6]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[6]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.546, 37.053%; route: 7.172, 58.464%; tC2Q: 0.550, 4.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.369</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m53_m6_e/I3</td>
</tr>
<tr>
<td>13.600</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m53_m6_e/F</td>
</tr>
<tr>
<td>14.458</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[8]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[8]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[8]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.027, 41.313%; route: 6.591, 54.167%; tC2Q: 0.550, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[13]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[13]/Q</td>
</tr>
<tr>
<td>4.014</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_57_21_cZ/I0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.986</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_57_21_cZ/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_57_29_cZ/I1</td>
</tr>
<tr>
<td>7.204</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_57_29_cZ/F</td>
</tr>
<tr>
<td>8.182</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_57_cZ/I1</td>
</tr>
<tr>
<td>8.934</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_57_cZ/F</td>
</tr>
<tr>
<td>10.327</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m100_0_a2/I2</td>
</tr>
<tr>
<td>11.558</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m100_0_a2/F</td>
</tr>
<tr>
<td>14.280</td>
<td>2.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[9]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[9]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[9]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.207, 35.091%; route: 7.232, 60.322%; tC2Q: 0.550, 4.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>11.609</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m82_0_a2/I1</td>
</tr>
<tr>
<td>12.840</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m82_0_a2/F</td>
</tr>
<tr>
<td>14.239</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[2]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[2]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.027, 42.073%; route: 6.371, 53.324%; tC2Q: 0.550, 4.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>11.609</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m31_0_a2/I3</td>
</tr>
<tr>
<td>12.840</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m31_0_a2/F</td>
</tr>
<tr>
<td>14.239</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[3]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[3]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.027, 42.073%; route: 6.371, 53.324%; tC2Q: 0.550, 4.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[11]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C10[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[11]/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_57_19_cZ/I3</td>
</tr>
<tr>
<td>5.833</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_57_19_cZ/F</td>
</tr>
<tr>
<td>6.799</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_57_28_cZ/I3</td>
</tr>
<tr>
<td>8.117</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m56_0_a2_0_57_28_cZ/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_m6_e_3_cZ/I2</td>
</tr>
<tr>
<td>9.680</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C10[2][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m25_m6_e_3_cZ/F</td>
</tr>
<tr>
<td>10.199</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m71_0_a2/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>1.273</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/m71_0_a2/F</td>
</tr>
<tr>
<td>14.194</td>
<td>2.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[5]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/shftamt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.793, 40.265%; route: 6.560, 55.115%; tC2Q: 0.550, 4.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[15]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[15]/Q</td>
</tr>
<tr>
<td>4.600</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_56_14_cZ/I2</td>
</tr>
<tr>
<td>5.839</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_56_14_cZ/F</td>
</tr>
<tr>
<td>6.804</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_56_24_cZ/I0</td>
</tr>
<tr>
<td>8.123</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_56_24_cZ/F</td>
</tr>
<tr>
<td>8.136</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m96_m3_e_4_cZ/I0</td>
</tr>
<tr>
<td>9.374</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[2][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m96_m3_e_4_cZ/F</td>
</tr>
<tr>
<td>10.933</td>
<td>1.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m96_0_a2/I1</td>
</tr>
<tr>
<td>11.896</td>
<td>0.962</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m96_0_a2/F</td>
</tr>
<tr>
<td>14.176</td>
<td>2.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[11]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[11]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[11]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.758, 40.032%; route: 6.578, 55.341%; tC2Q: 0.550, 4.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.003</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt128_0_a2/I1</td>
</tr>
<tr>
<td>13.276</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt128_0_a2/F</td>
</tr>
<tr>
<td>14.134</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[12]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[12]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[12]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.069, 42.799%; route: 6.225, 52.557%; tC2Q: 0.550, 4.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[14]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[14]/Q</td>
</tr>
<tr>
<td>5.374</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_57_16_cZ/I1</td>
</tr>
<tr>
<td>6.124</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_57_16_cZ/F</td>
</tr>
<tr>
<td>6.627</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_57_28_cZ/I0</td>
</tr>
<tr>
<td>7.378</td>
<td>0.751</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_57_28_cZ/F</td>
</tr>
<tr>
<td>7.977</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_57_cZ/I0</td>
</tr>
<tr>
<td>9.215</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2_0_57_cZ/F</td>
</tr>
<tr>
<td>11.572</td>
<td>2.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2/I0</td>
</tr>
<tr>
<td>12.803</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/m56_0_a2/F</td>
</tr>
<tr>
<td>14.102</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[15]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[15]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[15]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/shftamt_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.971, 33.618%; route: 7.291, 61.726%; tC2Q: 0.550, 4.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[3]/Q</td>
</tr>
<tr>
<td>4.391</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_3_0_cZ/I1</td>
</tr>
<tr>
<td>5.142</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.127</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.446</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.079</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_58_cZ/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.751</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>10.450</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m57_0_a2/I1</td>
</tr>
<tr>
<td>11.200</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/m57_0_a2/F</td>
</tr>
<tr>
<td>14.094</td>
<td>2.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[7]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[7]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/shftamt_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.571, 30.256%; route: 7.682, 65.084%; tC2Q: 0.550, 4.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.003</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m61_0_a2/I1</td>
</tr>
<tr>
<td>13.234</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m61_0_a2/F</td>
</tr>
<tr>
<td>14.092</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[14]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[14]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[14]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.027, 42.595%; route: 6.225, 52.744%; tC2Q: 0.550, 4.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.003</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2/I1</td>
</tr>
<tr>
<td>13.234</td>
<td>1.231</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2/F</td>
</tr>
<tr>
<td>14.092</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[15]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[15]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[15]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.027, 42.595%; route: 6.225, 52.744%; tC2Q: 0.550, 4.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/Q</td>
</tr>
<tr>
<td>5.973</td>
<td>3.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_8_cZ/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_8_cZ/F</td>
</tr>
<tr>
<td>7.749</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_1_0/I1</td>
</tr>
<tr>
<td>8.409</td>
<td>0.660</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_1_0/COUT</td>
</tr>
<tr>
<td>8.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_9_0/CIN</td>
</tr>
<tr>
<td>8.478</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_9_0/COUT</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_15_0/CIN</td>
</tr>
<tr>
<td>8.546</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_15_0/COUT</td>
</tr>
<tr>
<td>8.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_27_0/CIN</td>
</tr>
<tr>
<td>8.614</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_27_0/COUT</td>
</tr>
<tr>
<td>8.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_45_0/CIN</td>
</tr>
<tr>
<td>8.683</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_45_0/COUT</td>
</tr>
<tr>
<td>8.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_33_0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_33_0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_39_0/CIN</td>
</tr>
<tr>
<td>8.820</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_39_0/COUT</td>
</tr>
<tr>
<td>8.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_21_0/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_21_0/COUT</td>
</tr>
<tr>
<td>12.329</td>
<td>3.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[5]/I1</td>
</tr>
<tr>
<td>13.567</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[5]/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>11.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.650, 32.372%; route: 7.076, 62.750%; tC2Q: 0.550, 4.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]/Q</td>
</tr>
<tr>
<td>5.973</td>
<td>3.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_8_cZ/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_8_cZ/F</td>
</tr>
<tr>
<td>7.749</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_1_0/I1</td>
</tr>
<tr>
<td>8.409</td>
<td>0.660</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_1_0/COUT</td>
</tr>
<tr>
<td>8.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_9_0/CIN</td>
</tr>
<tr>
<td>8.478</td>
<td>0.068</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_9_0/COUT</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_15_0/CIN</td>
</tr>
<tr>
<td>8.546</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_15_0/COUT</td>
</tr>
<tr>
<td>8.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_27_0/CIN</td>
</tr>
<tr>
<td>8.614</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_27_0/COUT</td>
</tr>
<tr>
<td>8.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_45_0/CIN</td>
</tr>
<tr>
<td>8.683</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_45_0/COUT</td>
</tr>
<tr>
<td>8.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_33_0/CIN</td>
</tr>
<tr>
<td>8.751</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_33_0/COUT</td>
</tr>
<tr>
<td>8.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_39_0/CIN</td>
</tr>
<tr>
<td>8.820</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_39_0/COUT</td>
</tr>
<tr>
<td>8.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_21_0/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.068</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr8_0_I_21_0/COUT</td>
</tr>
<tr>
<td>12.329</td>
<td>3.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[7]/I1</td>
</tr>
<tr>
<td>13.567</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[7]/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td>11.611</td>
<td>-0.480</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.650, 32.372%; route: 7.076, 62.750%; tC2Q: 0.550, 4.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[5]/Q</td>
</tr>
<tr>
<td>5.170</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/I2</td>
</tr>
<tr>
<td>6.408</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_3_0_cZ/F</td>
</tr>
<tr>
<td>6.415</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/I1</td>
</tr>
<tr>
<td>7.733</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C20[1][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shiftflag_cZ/F</td>
</tr>
<tr>
<td>9.353</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/I2</td>
</tr>
<tr>
<td>10.592</td>
<td>1.238</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m56_0_a2_0_58_cZ/F</td>
</tr>
<tr>
<td>12.369</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m57_0_a2/I1</td>
</tr>
<tr>
<td>13.119</td>
<td>0.750</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/m57_0_a2/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[7]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[7]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/shftamt_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.546, 38.897%; route: 6.591, 56.397%; tC2Q: 0.550, 4.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 40.967%; tC2Q: 0.400, 59.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[1]/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[1]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 40.967%; tC2Q: 0.400, 59.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 40.967%; tC2Q: 0.400, 59.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/out[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/out[9]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/out[9]/Q</td>
</tr>
<tr>
<td>2.398</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[6]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[6]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 40.967%; tC2Q: 0.400, 59.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/wbin_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/mem.mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/wbin_Z[1]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/wbin_Z[1]/Q</td>
</tr>
<tr>
<td>2.418</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/mem.mem_mem_0_0/WAD1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/mem.mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/mem.mem_mem_0_0</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/mem.mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.297, 42.642%; tC2Q: 0.400, 57.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg2_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[4]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg1_Z[4]/Q</td>
</tr>
<tr>
<td>2.402</td>
<td>0.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg2_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg2_Z[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg2_Z[4]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg2_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 41.310%; tC2Q: 0.400, 58.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/Q[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_reg_Z[52]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/Q[4]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/Q[4]/Q</td>
</tr>
<tr>
<td>2.402</td>
<td>0.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">data_out_reg_Z[52]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>data_out_reg_Z[52]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_out_reg_Z[52]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>data_out_reg_Z[52]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 41.310%; tC2Q: 0.400, 58.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_1[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[11]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[11]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_1[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_1[11]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_1[11]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_1[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_0[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_0[15]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_0[15]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[11]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[11]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[11]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[11]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[8]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_0[8]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[8]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[8]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 41.492%; tC2Q: 0.400, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[15]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[15]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[15]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[4]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_1[4]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[4]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.q_in0_2[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[0]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[0]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[0]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_2[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[3]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_1[3]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_2[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_2[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_2[3]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.q_in2_2[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[14]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg2_Z[14]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[14]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[14]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/reg3_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[11]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[11]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[11]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[11]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg0_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg0_Z[8]/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg0_Z[8]/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[8]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[8]</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 41.613%; tC2Q: 0.400, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>7.894</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>3.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.586, 86.703%; tC2Q: 0.550, 13.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>7.894</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>3.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.586, 86.703%; tC2Q: 0.550, 13.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>7.894</td>
<td>0.550</td>
<td>tC2Q</td>
<td>FF</td>
<td>44</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>11.480</td>
<td>3.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>12.091</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>12.039</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.586, 86.703%; tC2Q: 0.550, 13.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[4]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[4]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[2]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[2]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[9]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[9]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[15]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[15]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[15]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[3]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[3]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.q_in1_0[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[10]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[10]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[4]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[4]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_1[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[10]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[10]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg2_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[10]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[10]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_Z[10]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_Z[10]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[10]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[10]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[3]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_2[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_2[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_2[4]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_2[4]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_2[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[15]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[15]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[15]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.q_in3_0[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg4_fast_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg4_fast_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg4_fast_Z[2]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg4_fast_Z[2]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg4_fast_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[3]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[3]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg2_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[7]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[7]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg3_fast_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[1]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_fast_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[4]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[4]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg1_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>dout1[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_tx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>BOTTOMSIDE[0]</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>dout1[16]/CLK</td>
</tr>
<tr>
<td>2.841</td>
<td>0.550</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">dout1[16]/Q</td>
</tr>
<tr>
<td>5.571</td>
<td>2.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/I0</td>
</tr>
<tr>
<td>6.890</td>
<td>1.319</td>
<td>tINS</td>
<td>FF</td>
<td>774</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/en_align_i_cZ/F</td>
</tr>
<tr>
<td>10.549</td>
<td>3.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>12.291</td>
<td>2.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[3]/CLK</td>
</tr>
<tr>
<td>11.891</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[3]</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.052</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk3.wd1/reg3_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 15.969%; route: 6.389, 77.371%; tC2Q: 0.550, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.291, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>2.765</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[3]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 61.696%; tC2Q: 0.400, 38.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>2.765</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq1_rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 61.696%; tC2Q: 0.400, 38.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>2.765</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 61.696%; tC2Q: 0.400, 38.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>2.765</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 61.696%; tC2Q: 0.400, 38.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.sync3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/rbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.sync3/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk4.sync3/Q</td>
</tr>
<tr>
<td>2.783</td>
<td>0.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/rbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/rbin_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/rbin_Z[3]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk12.U3/rbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.662, 62.342%; tC2Q: 0.400, 37.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[2]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq1_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wq2_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[4]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[4]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[3]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[1]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[1]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[2]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[3]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[2]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[2]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[1]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[1]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/rbin_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 62.757%; tC2Q: 0.400, 37.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>3.068</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 70.311%; tC2Q: 0.400, 29.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/Full_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/Full_Z/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/Full_Z</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 70.605%; tC2Q: 0.400, 29.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[1]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 70.605%; tC2Q: 0.400, 29.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wq2_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 70.605%; tC2Q: 0.400, 29.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[3]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[3]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 70.605%; tC2Q: 0.400, 29.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[2]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[2]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 70.605%; tC2Q: 0.400, 29.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk3.sync2/Q</td>
</tr>
<tr>
<td>3.082</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[1]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[1]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk11.U2/wbin_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 70.605%; tC2Q: 0.400, 29.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rx:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rx:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.400</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk1.sync0/Q</td>
</tr>
<tr>
<td>3.107</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1134</td>
<td>TOPSIDE[0]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[0]/CLK</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[0]</td>
</tr>
<tr>
<td>1.739</td>
<td>0.018</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk9.U0/wbin_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.986, 71.141%; tC2Q: 0.400, 28.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.721, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_out_reg_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_out_reg_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_out_reg_Z[16]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_Z[16]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_Z[16]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_out_reg_Z[8]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_Z[8]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_Z[8]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_out_reg_Z[22]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_Z[22]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_Z[22]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_out_reg_Z[50]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_Z[50]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_Z[50]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg3_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg3_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk1.wd3/reg3_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[8]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[8]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk2.wd2/reg1_Z[8]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/out[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/out[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>u_DPHY_RX_TOP/DPHY_RX_INST/u_Aligner/genblk4.wd0/out[7]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_tx</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ROM549x17/addr_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>u_ROM549x17/addr_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_tx</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.721</td>
<td>1.721</td>
<td>tNET</td>
<td>RR</td>
<td>u_ROM549x17/addr_Z[6]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1134</td>
<td>clk_byte_out</td>
<td>-2.822</td>
<td>2.344</td>
</tr>
<tr>
<td>774</td>
<td>en_align_i</td>
<td>1.290</td>
<td>3.659</td>
</tr>
<tr>
<td>34</td>
<td>sclk_tx</td>
<td>1.290</td>
<td>2.344</td>
</tr>
<tr>
<td>31</td>
<td>sync0</td>
<td>6.051</td>
<td>2.629</td>
</tr>
<tr>
<td>31</td>
<td>sync1</td>
<td>5.922</td>
<td>2.629</td>
</tr>
<tr>
<td>31</td>
<td>sync2</td>
<td>6.189</td>
<td>2.036</td>
</tr>
<tr>
<td>31</td>
<td>sync3</td>
<td>6.629</td>
<td>2.028</td>
</tr>
<tr>
<td>27</td>
<td>ready_c</td>
<td>5.877</td>
<td>3.721</td>
</tr>
<tr>
<td>23</td>
<td>ready_rep1</td>
<td>6.840</td>
<td>2.813</td>
</tr>
<tr>
<td>23</td>
<td>ready_rep2</td>
<td>7.345</td>
<td>2.406</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C22</td>
<td>0.833</td>
</tr>
<tr>
<td>R17C10</td>
<td>0.806</td>
</tr>
<tr>
<td>R17C9</td>
<td>0.792</td>
</tr>
<tr>
<td>R11C20</td>
<td>0.778</td>
</tr>
<tr>
<td>R16C10</td>
<td>0.764</td>
</tr>
<tr>
<td>R18C21</td>
<td>0.750</td>
</tr>
<tr>
<td>R17C23</td>
<td>0.750</td>
</tr>
<tr>
<td>R11C8</td>
<td>0.722</td>
</tr>
<tr>
<td>R17C12</td>
<td>0.722</td>
</tr>
<tr>
<td>R18C20</td>
<td>0.708</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_tx -period 10 -waveform {0 5} [get_pins {u_DPHY_TX_TOP/DPHY_TX_INST/u_oserx8/U3_CLKDIV/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_rx -period 10 -waveform {0 5} [get_pins {u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
