Model {
  Name			  "stm32f0_iap_boot"
  Version		  7.3
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.32"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "waijung.modelPreload; % Required for working with Waijung Blockset. Do not remove."
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  CloseFcn		  "waijung.modelClose; % Required for working with Waijung Blockset. Do not remove."
  Created		  "Sun May 25 22:11:23 2014"
  Creator		  "Nav"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Krisada"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Feb 06 17:04:30 2017"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:32>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  on
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode3"
	  SolverName		  "ode3"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode on
	  LifeSpan		  "1"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "ARM Compatible->Cortex - M0"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "ARM Compatible->Cortex - M0"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  SystemTargetFile	  "stm32f0.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  off
	  TemplateMakefile	  "ert_default_tmf"
	  Description		  "STM32F0 Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "stm32f0_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses off
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant off
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns on
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   off
	      SupportNonInlinedSFcns  off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "stm32f0.tlc"
	      DialogCategory	      0
	      Array {
		Type			"Handle"
		Dimension		1
		Simulink.ERTTargetCC {
		  $BackupClass		  "Simulink.TargetCC"
		  $ObjectID		  12
		  Version		  "1.6.0"
		  TargetFcnLib		  "ansi_tfl_table_tmw.mat"
		  TargetLibSuffix	  ""
		  TargetPreCompLibLocation ""
		  TargetFunctionLibrary	  "ANSI_C"
		  UtilityFuncGeneration	  "Auto"
		  ERTMultiwordTypeDef	  "System defined"
		  ERTMultiwordLength	  256
		  MultiwordLength	  2048
		  GenerateFullHeader	  on
		  GenerateSampleERTMain	  off
		  GenerateTestInterfaces  off
		  IsPILTarget		  off
		  ModelReferenceCompliant off
		  ParMdlRefBuildCompliant off
		  CompOptLevelCompliant	  off
		  IncludeMdlTerminateFcn  on
		  CombineOutputUpdateFcns on
		  SuppressErrorStatus	  off
		  ERTFirstTimeCompliant	  off
		  IncludeFileDelimiter	  "Auto"
		  ERTCustomFileBanners	  on
		  SupportAbsoluteTime	  on
		  LogVarNameModifier	  "rt_"
		  MatFileLogging	  off
		  MultiInstanceERTCode	  off
		  SupportNonFinite	  on
		  SupportComplex	  on
		  PurelyIntegerCode	  off
		  SupportContinuousTime	  off
		  SupportNonInlinedSFcns  off
		  EnableShiftOperators	  on
		  ParenthesesLevel	  "Nominal"
		  PortableWordSizes	  off
		  ModelStepFunctionPrototypeControlCompliant off
		  CPPClassGenCompliant	  off
		  AutosarCompliant	  off
		  GenerateErtSFunction	  off
		  GenerateASAP2		  off
		  ExtMode		  off
		  ExtModeTransport	  0
		  ExtModeStaticAlloc	  off
		  ExtModeStaticAllocSize  1000000
		  ExtModeTesting	  off
		  ExtModeMexFile	  "ext_comm"
		  ExtModeIntrfLevel	  "Level1"
		  InlinedParameterPlacement "NonHierarchical"
		  TargetOS		  "BareBoardExample"
		  MultiInstanceErrorCode  "Error"
		  RateGroupingCode	  on
		  RootIOFormat		  "Individual arguments"
		  RTWCAPISignals	  off
		  RTWCAPIParams		  off
		  RTWCAPIStates		  off
		  ERTSrcFileBannerTemplate "stm32f0_code_template.cgt"
		  ERTHdrFileBannerTemplate "stm32f0_code_template.cgt"
		  ERTDataSrcFileTemplate  "stm32f0_code_template.cgt"
		  ERTDataHdrFileTemplate  "stm32f0_code_template.cgt"
		  ERTCustomFileTemplate	  "stm32f0_file_process.tlc"
		  ModuleNamingRule	  "Unspecified"
		  SignalDisplayLevel	  10
		  ParamTuneLevel	  10
		  GlobalDataDefinition	  "Auto"
		  DataDefinitionFile	  "global.c"
		  GlobalDataReference	  "Auto"
		  DataReferenceFile	  "global.h"
		  GRTInterface		  off
		  PreserveExpressionOrder off
		  PreserveIfCondition	  off
		  EnableUserReplacementTypes off
		  Array {
		    Type		    "Struct"
		    Dimension		    1
		    MATStruct {
		    double		    ""
		    single		    ""
		    int32		    ""
		    int16		    ""
		    int8		    ""
		    uint32		    ""
		    uint16		    ""
		    uint8		    ""
		    boolean		    ""
		    int			    ""
		    uint		    ""
		    char		    ""
		    }
		    PropName		    "ReplacementTypes"
		  }
		  MemSecPackage		  "--- None ---"
		  MemSecDataConstants	  "Default"
		  MemSecDataIO		  "Default"
		  MemSecDataInternal	  "Default"
		  MemSecDataParameters	  "Default"
		  MemSecFuncInitTerm	  "Default"
		  MemSecFuncExecute	  "Default"
		}
		PropName		"Components"
	      }
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "stm32f0_configset"
      ExtraOptions	      "-aGenerateTraceInfo=0 -aIgnoreTestpoints=0 "
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 225, 1400, 855 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      SignalSizeVariationType "Allow only fixed size"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      OutputVariableDimensions off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      SignalSizeVariationType "Allow only fixed size"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
    }
    Block {
      BlockType		      WhileIterator
      MaxIters		      "5"
      WhileBlockType	      "while"
      ResetStates	      "held"
      ShowIterationPort	      off
      OutputDataType	      "int32"
    }
  }
  System {
    Name		    "stm32f0_iap_boot"
    Location		    [309, 180, 1112, 710]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Bitwise\nOperator"
      Ports		      [1, 1]
      Position		      [280, 386, 320, 424]
      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      SourceType	      "Bitwise Operator"
      logicop		      "AND"
      UseBitMask	      on
      NumInputPorts	      "1"
      BitMask		      "1"
      BitMaskRealWorld	      "Stored Integer"
    }
    Block {
      BlockType		      Reference
      Name		      "Boot Load"
      Ports		      [0, 1]
      Position		      [300, 182, 435, 238]
      SourceBlock	      "stm32f0_boot_lib/Boot Load"
      SourceType	      "stm32f0_boot"
      conf		      "Boot"
      flashorigin	      "0x8000000"
      flashlength	      "0x100000"
      enableisr		      on
      usersector	      "Sector 9: 0x080A0000 - 0x080BFFFF"
      sampletime	      "-1"
      sampletimestr	      "0.1"
      blockid		      "BootLoad"
      inputarray	      "[]"
      inputlabelarray	      "{}"
      outputarray	      "[7]"
      outputlabelarray	      "{'Call ISR'}"
      compat		      "0"
      confstr		      "[\"80A0000\",\"9\",\"8000000\"]"
    }
    Block {
      BlockType		      Reference
      Name		      "Configure Sector"
      Ports		      []
      Position		      [300, 72, 435, 148]
      SourceBlock	      "stm32f0_boot_lib/Configure Sector"
      SourceType	      "stm32f0_boot"
      conf		      "Configure"
      flashorigin	      "0x8000000"
      flashlength	      "0x004000"
      enableisr		      off
      usersector	      "Sector 5: 0x08020000 - 0x0803FFFF"
      sampletime	      "-1"
      sampletimestr	      "0.1"
      blockid		      "ConfigureSector"
      inputarray	      "[]"
      inputlabelarray	      "{}"
      outputarray	      "[]"
      outputlabelarray	      "{}"
      compat		      "0"
      confstr		      "[\"8020000\",\"5\",\"8000000\"]"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [330, 430, 360, 460]
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter\nFree-Running"
      Ports		      [0, 1]
      Position		      [210, 390, 240, 420]
      SourceBlock	      "simulink/Sources/Counter\nFree-Running"
      SourceType	      "Counter Free-Running"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      NumBits		      "16"
      tsamp		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Digital Output"
      Ports		      [2]
      Position		      [405, 385, 595, 465]
      SourceBlock	      "stm32f0_io_lib/Digital Output"
      SourceType	      "stm32f0_digital_output"
      use_bitband	      off
      port		      "B"
      speed		      "2"
      porttype		      "Push Pull"
      porttypestr	      "PP"
      use_pin0		      off
      use_pin1		      off
      use_pin2		      off
      use_pin3		      off
      use_pin4		      off
      use_pin5		      off
      use_pin6		      off
      use_pin7		      off
      use_pin8		      off
      use_pin9		      off
      use_pin10		      off
      use_pin11		      off
      use_pin12		      off
      use_pin13		      off
      use_pin14		      on
      use_pin15		      on
      pinstr		      "GPIO_Pin_14 | GPIO_Pin_15"
      usedpinarray	      "[0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  1]"
      bitbandingstr	      "\n#define DigitalOutput_B14 Peripheral_BB(GPIOB->ODR, 14)  /* Output pin */\n#define Digita"
      "lOutput_B15 Peripheral_BB(GPIOB->ODR, 15)  /* Output pin */"
      sampletime	      "0.1"
      sampletimestr	      "0.1"
      blockid		      "DigitalOutput"
      enablecustomportlabel   off
      cinputportlabel	      "In1, In2"
      coutputportlabel	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Function-Call\nSubsystem"
      Ports		      [0, 0, 0, 1]
      Position		      [405, 260, 525, 330]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Function-Call\nSubsystem"
	Location		[725, 319, 1355, 682]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  TriggerPort
	  Name			  "function"
	  Ports			  []
	  Position		  [210, 15, 230, 35]
	  TriggerType		  "function-call"
	  StatesWhenEnabling	  "held"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [205, 80, 235, 110]
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  Ports			  [0, 0, 1]
	  Position		  [325, 160, 496, 295]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem"
	    Location		    [549, 300, 1164, 582]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [50, 15, 70, 35]
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [25, 165, 55, 195]
	      NamePlacement	      "alternate"
	      Value		      "0"
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [25, 215, 80, 245]
	      Value		      "(52*1024)-4"
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Copy Rom"
	      Ports		      [0, 0, 1]
	      Position		      [345, 152, 455, 228]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Copy Rom"
		Location		[76, 230, 1170, 780]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [235, 20, 255, 40]
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [135, 145, 165, 175]
		  NamePlacement		  "alternate"
		  Value			  "0"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  Position		  [115, 185, 185, 215]
		  Value			  "52*1024"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Enabled\nSubsystem"
		  Ports			  [2, 1, 1]
		  Position		  [530, 229, 670, 311]
		  Priority		  "0"
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Enabled\nSubsystem"
		    Location		    [421, 301, 919, 601]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 143, 140, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "While Iterator\nSubsystem"
		    Ports		    [2, 1]
		    Position		    [235, 92, 365, 168]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "While Iterator\nSubsystem"
		    Location		    [229, 353, 1250, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [555, 230, 620, 270]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('0000FFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [805, 162, 835, 193]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "2048"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [1, 1, 1]
		    Position		    [665, 218, 745, 282]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [747, 762, 1526, 915]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [25, 78, 55, 92]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [370, 70, 400, 100]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Erase"
		    Ports		    [1, 1]
		    Position		    [145, 40, 310, 130]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Erase"
		    SourceType		    "stm32f0_flash"
		    conf		    "Erase"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "int32"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomEnabledSubsystemWhileIteratorSubsystemSubsystemFLASHErase"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Page Offset'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [450, 78, 480, 92]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "FLASH Erase"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Erase"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [905, 158, 980, 202]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [895, 243, 925, 257]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [250, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [65, 0; 0, 125]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0; 0, -40]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [410, 123, 440, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "While Iterator\nSubsystem"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  Ports			  [3, 1]
		  Position		  [435, 174, 465, 206]
		  Inputs		  "3"
		  AllPortsSameDT	  off
		  OutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Reference
		  Name			  "System Reset"
		  Ports			  []
		  Position		  [740, 233, 874, 309]
		  Priority		  "1"
		  SourceBlock		  "stm32f0_reset_lib/System Reset"
		  SourceType		  "stm32f0_reset"
		  conf			  "<empty>"
		  sampletime		  "inf"
		  sampletimestr		  "-1"
		  blockid		  "FunctionCallSubsystemSubsystemCopyRomSystemReset"
		  inputarray		  "[]"
		  inputlabelarray	  "{}"
		  outputarray		  "[]"
		  outputlabelarray	  "{}"
		  compat		  "0"
		  confstr		  "[\"Param1\",\"Param1\"]"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [695, 260, 715, 280]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Verify Main"
		  Ports			  [0, 1]
		  Position		  [250, 370, 380, 450]
		  Priority		  "4"
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Verify Main"
		    Location		    [745, 429, 1575, 914]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [45, 200, 75, 230]
		    NamePlacement	    "alternate"
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [45, 250, 100, 280]
		    Value		    "(52*1024)-4"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [165, 82, 330, 168]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8004000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomVerifyMainFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8004000\",\"0\"]"
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [400, 117, 430, 148]
		    Operator		    "=="
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "While Iterator\nSubsystem"
		    Ports		    [2, 1]
		    Position		    [165, 188, 330, 292]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "While Iterator\nSubsystem"
		    Location		    [348, 408, 1379, 811]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [660, 316, 700, 354]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('01FFFFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [425, 265, 455, 295]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial1"
		    Position		    [480, 199, 595, 231]
		    Value		    "hex2dec('FFFFFFFF')"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory1"
		    Position		    [850, 235, 880, 265]
		    BlockMirror		    on
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "4"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [2, 1, 1]
		    Position		    [735, 288, 815, 352]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [715, 689, 1331, 842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [280, 38, 310, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 78, 55, 92]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CRC32"
		    Ports		    [2, 1]
		    Position		    [335, 27, 465, 103]
		    SourceBlock		    "waijung_crc_lib/CRC32"
		    SourceType		    "waijung_crc"
		    conf		    "<empty>"
		    sampletime		    "-1"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomVerifyMainWhileIteratorSubsystemSubsystemCRC32"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 -1]"
		    inputportlabel	    "{'Initial','Value'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Output'}"
		    compat		    "0"
		    optionstring	    "[\"Param1\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [80, 42, 245, 128]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8004000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomVerifyMainWhileIteratorSubsystemSubsystemFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8004000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [510, 58, 540, 72]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CRC32"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [665, 265, 695, 295]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [830, 148, 905, 192]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "CRC"
		    Position		    [940, 313, 970, 327]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Memory1"
		    SrcPort		    1
		    Points		    [-200, 0; 0, 40]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    DstBlock		    "CRC"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Memory1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Initial1"
		    SrcPort		    1
		    Points		    [25, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [20, 0; 0, 210]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [320, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [475, 128, 505, 142]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "While Iterator\nSubsystem"
		    SrcPort		    1
		    Points		    [20, 0; 0, -100]
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "While Iterator\nSubsystem"
		  Ports			  [2, 1]
		  Position		  [250, 142, 380, 218]
		  Priority		  "2"
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "While Iterator\nSubsystem"
		    Location		    [229, 353, 1250, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [555, 230, 620, 270]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('0000FFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [805, 162, 835, 193]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "2048"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [1, 1, 1]
		    Position		    [665, 218, 745, 282]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [747, 762, 1526, 915]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [25, 78, 55, 92]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [370, 70, 400, 100]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Erase"
		    Ports		    [1, 1]
		    Position		    [145, 40, 310, 130]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Erase"
		    SourceType		    "stm32f0_flash"
		    conf		    "Erase"
		    startaddress	    "0x8004000"
		    pagesize		    "2k"
		    datatype		    "int32"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomWhileIteratorSubsystemSubsystemFLASHErase"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Page Offset'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8004000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [450, 78, 480, 92]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "FLASH Erase"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Erase"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [905, 158, 980, 202]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [895, 243, 925, 257]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [250, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [65, 0; 0, 125]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0; 0, -40]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "While Iterator\nSubsystem1"
		  Ports			  [2, 1]
		  Position		  [250, 262, 380, 338]
		  Priority		  "3"
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "While Iterator\nSubsystem1"
		    Location		    [229, 353, 1233, 695]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [555, 230, 620, 270]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('0000FFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [815, 162, 845, 193]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "4"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [1, 1, 1]
		    Position		    [665, 218, 745, 282]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [505, 454, 1271, 660]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [20, 88, 50, 102]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [575, 45, 605, 75]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [150, 52, 315, 138]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomWhileIteratorSubsystem1SubsystemFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Write"
		    Ports		    [2, 1]
		    Position		    [370, 14, 535, 101]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Write"
		    SourceType		    "stm32f0_flash"
		    conf		    "Write"
		    startaddress	    "0x8004000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemCopyRomWhileIteratorSubsystem1SubsystemFLASHWrite"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset','Data (uint32)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8004000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [650, 53, 680, 67]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "FLASH Write"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "FLASH Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FLASH Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [895, 158, 970, 202]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [895, 243, 925, 257]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0; 0, -40]
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [65, 0; 0, 125]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [250, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "While Iterator\nSubsystem1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50; 285, 0]
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "While Iterator\nSubsystem1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -105; 280, 0; 0, 195]
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "While Iterator\nSubsystem"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "While Iterator\nSubsystem1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  enable
		}
		Line {
		  SrcBlock		  "Verify Main"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Enabled\nSubsystem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Annotation {
		  Name			  "## Erase Main user"
		  Position		  [314, 129]
		}
		Annotation {
		  Name			  "## Copy from temp to main"
		  Position		  [322, 253]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FLASH Read"
	      Ports		      [1, 1]
	      Position		      [120, 27, 285, 113]
	      SourceBlock	      "stm32f0_flash_lib/FLASH Read"
	      SourceType	      "stm32f0_flash"
	      conf		      "Read"
	      startaddress	      "0x8011000"
	      pagesize		      "2k"
	      datatype		      "uint32"
	      enablestatus	      off
	      sampletime	      "inf"
	      filename		      "'stm32f0_iap_boot.flash'"
	      enablecustomportlabel   off
	      cinputportlabel	      "0"
	      portpinstr	      "0"
	      blockid		      "FunctionCallSubsystemSubsystemFLASHRead"
	      inputporttype	      "[7]"
	      inputportwidth	      "[]"
	      inputportlabel	      "{'Offset'}"
	      outputporttype	      "[7]"
	      outputportwidth	      "[]"
	      outputportlabel	      "{'Data'}"
	      compat		      "0"
	      optionstring	      "[\"8011000\",\"0\"]"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      Ports		      [1, 1]
	      Position		      [480, 64, 510, 96]
	      Operator		      "NOT"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator"
	      Position		      [345, 62, 375, 93]
	      Operator		      "=="
	      InputSameDT	      off
	      LogicOutDataTypeMode    "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Verify Main"
	      Ports		      [0, 0, 1]
	      Position		      [480, 152, 590, 228]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Verify Main"
		Location		[745, 429, 1575, 914]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [235, 20, 255, 40]
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [45, 200, 75, 230]
		  NamePlacement		  "alternate"
		  Value			  "0"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  Position		  [35, 248, 100, 282]
		  Value			  "(52*1024)-4"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Enabled\nSubsystem"
		  Ports			  [0, 0, 1]
		  Position		  [425, 207, 530, 273]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Enabled\nSubsystem"
		    Location		    [421, 301, 919, 601]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Jump Sector"
		    Ports		    []
		    Position		    [175, 107, 310, 183]
		    SourceBlock		    "stm32f0_boot_lib/Jump Sector"
		    SourceType		    "stm32f0_boot"
		    conf		    "Goto"
		    flashorigin		    "0x8000000"
		    flashlength		    "0x100000"
		    enableisr		    off
		    usersector		    "Sector 8: 0x8004000 - 0x80047FF"
		    sampletime		    "inf"
		    sampletimestr	    "-1"
		    blockid		    "FunctionCallSubsystemSubsystemVerifyMainEnabledSubsystemJumpSector"
		    inputarray		    "[]"
		    inputlabelarray	    "{}"
		    outputarray		    "[]"
		    outputlabelarray	    "{}"
		    compat		    "0"
		    confstr		    "[\"8004000\",\"8\",\"8000000\"]"
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "FLASH Read"
		  Ports			  [1, 1]
		  Position		  [165, 82, 330, 168]
		  SourceBlock		  "stm32f0_flash_lib/FLASH Read"
		  SourceType		  "stm32f0_flash"
		  conf			  "Read"
		  startaddress		  "0x8004000"
		  pagesize		  "2k"
		  datatype		  "uint32"
		  enablestatus		  off
		  sampletime		  "inf"
		  filename		  "'stm32f0_iap_boot.flash'"
		  enablecustomportlabel	  off
		  cinputportlabel	  "0"
		  portpinstr		  "0"
		  blockid		  "FunctionCallSubsystemSubsystemVerifyMainFLASHRead"
		  inputporttype		  "[7]"
		  inputportwidth	  "[]"
		  inputportlabel	  "{'Offset'}"
		  outputporttype	  "[7]"
		  outputportwidth	  "[]"
		  outputportlabel	  "{'Data'}"
		  compat		  "0"
		  optionstring		  "[\"8004000\",\"0\"]"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  Position		  [425, 117, 455, 148]
		  Operator		  "=="
		  InputSameDT		  off
		  LogicOutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "While Iterator\nSubsystem"
		  Ports			  [2, 1]
		  Position		  [165, 188, 330, 292]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "While Iterator\nSubsystem"
		    Location		    [348, 408, 1379, 811]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [660, 316, 700, 354]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('01FFFFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [425, 265, 455, 295]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial1"
		    Position		    [480, 199, 595, 231]
		    Value		    "hex2dec('FFFFFFFF')"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory1"
		    Position		    [850, 235, 880, 265]
		    BlockMirror		    on
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "4"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [2, 1, 1]
		    Position		    [735, 288, 815, 352]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [715, 689, 1331, 842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [280, 38, 310, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 78, 55, 92]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CRC32"
		    Ports		    [2, 1]
		    Position		    [335, 27, 465, 103]
		    SourceBlock		    "waijung_crc_lib/CRC32"
		    SourceType		    "waijung_crc"
		    conf		    "<empty>"
		    sampletime		    "-1"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemVerifyMainWhileIteratorSubsystemSubsystemCRC32"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 -1]"
		    inputportlabel	    "{'Initial','Value'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Output'}"
		    compat		    "0"
		    optionstring	    "[\"Param1\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [80, 42, 245, 128]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8004000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemVerifyMainWhileIteratorSubsystemSubsystemFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8004000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [510, 58, 540, 72]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CRC32"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [665, 265, 695, 295]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [830, 148, 905, 192]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "CRC"
		    Position		    [940, 313, 970, 327]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [320, 0]
		    Branch {
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [20, 0; 0, 210]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Initial1"
		    SrcPort		    1
		    Points		    [25, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Memory1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "CRC"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Memory1"
		    SrcPort		    1
		    Points		    [-200, 0; 0, 40]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "While Iterator\nSubsystem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "FLASH Read"
		  SrcPort		  1
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "While Iterator\nSubsystem"
		  SrcPort		  1
		  Points		  [20, 0; 0, -100]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  enable
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "While Iterator\nSubsystem"
	      Ports		      [2, 1]
	      Position		      [120, 153, 285, 257]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"While Iterator\nSubsystem"
		Location		[222, 435, 1253, 838]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Address"
		  Position		  [100, 108, 130, 122]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Size"
		  Position		  [100, 153, 130, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  Ports			  [2, 1]
		  Position		  [410, 107, 440, 138]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add1"
		  Ports			  [2, 1]
		  Position		  [195, 187, 225, 218]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator"
		  Ports			  [1, 1]
		  Position		  [660, 316, 700, 354]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "AND"
		  UseBitMask		  on
		  NumInputPorts		  "1"
		  BitMask		  "hex2dec('01FFFFFF')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Zero"
		  Ports			  [1, 1]
		  Position		  [425, 265, 455, 295]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		  SourceType		  "Compare To Zero"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Initial"
		  Position		  [135, 235, 165, 265]
		  Value			  "0"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Initial1"
		  Position		  [480, 199, 595, 231]
		  Value			  "hex2dec('FFFFFFFF')"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Memory
		  Name			  "Memory"
		  Position		  [325, 200, 355, 230]
		  InheritSampleTime	  on
		  LinearizeMemory	  on
		}
		Block {
		  BlockType		  Memory
		  Name			  "Memory1"
		  Position		  [850, 235, 880, 265]
		  BlockMirror		  on
		  InheritSampleTime	  on
		  LinearizeMemory	  on
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  Position		  [410, 152, 440, 183]
		  Operator		  ">"
		  InputSameDT		  off
		  LogicOutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Step"
		  Position		  [135, 195, 165, 225]
		  NamePlacement		  "alternate"
		  Value			  "4"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Subsystem"
		  Ports			  [2, 1, 1]
		  Position		  [735, 288, 815, 352]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Subsystem"
		    Location		    [715, 689, 1331, 842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [280, 38, 310, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 78, 55, 92]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CRC32"
		    Ports		    [2, 1]
		    Position		    [335, 27, 465, 103]
		    SourceBlock		    "waijung_crc_lib/CRC32"
		    SourceType		    "waijung_crc"
		    conf		    "<empty>"
		    sampletime		    "-1"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemWhileIteratorSubsystemSubsystemCRC32"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 -1]"
		    inputportlabel	    "{'Initial','Value'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Output'}"
		    compat		    "0"
		    optionstring	    "[\"Param1\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [80, 42, 245, 128]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'stm32f0_iap_boot.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "FunctionCallSubsystemSubsystemWhileIteratorSubsystemSubsystemFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [510, 58, 540, 72]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CRC32"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  Position		  [270, 200, 300, 230]
		  Criteria		  "u2 ~= 0"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch1"
		  Position		  [665, 265, 695, 295]
		  Criteria		  "u2 ~= 0"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  WhileIterator
		  Name			  "While Iterator"
		  Ports			  [1]
		  Position		  [830, 148, 905, 192]
		  MaxIters		  "-1"
		  WhileBlockType	  "do-while"
		}
		Block {
		  BlockType		  Outport
		  Name			  "CRC"
		  Position		  [940, 313, 970, 327]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "Initial"
		  SrcPort		  1
		  Points		  [65, 0; 0, -25]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  DstBlock		  "Switch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [320, 0]
		    Branch {
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		  }
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "Memory"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Size"
		  SrcPort		  1
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Step"
		  SrcPort		  1
		  DstBlock		  "Add1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [20, 0; 0, 210]
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Memory"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Address"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Compare\nTo Zero"
		  SrcPort		  1
		  DstBlock		  "Switch1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Initial1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 55]
		  DstBlock		  "Switch1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Subsystem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Subsystem"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Memory1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "CRC"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Memory1"
		  SrcPort		  1
		  Points		  [-200, 0; 0, 40]
		  DstBlock		  "Switch1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator"
		  SrcPort		  1
		  DstBlock		  "Subsystem"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "While Iterator\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"While Iterator\nSubsystem"
		DstPort			2
	      }
	      Branch {
		Points			[0, -160]
		DstBlock		"FLASH Read"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "FLASH Read"
	      SrcPort		      1
	      DstBlock		      "Relational\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "While Iterator\nSubsystem"
	      SrcPort		      1
	      Points		      [25, 0; 0, -120]
	      DstBlock		      "Relational\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational\nOperator"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Copy Rom"
		DstPort			enable
	      }
	      Branch {
		DstBlock		"Logical\nOperator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Verify Main"
	      DstPort		      enable
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [170, 0]
	  DstBlock		  "Subsystem"
	  DstPort		  enable
	}
	Annotation {
	  Name			  "## Can be use to force to entering boot mode by pin"
	  Position		  [392, 80]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Target Setup"
      Ports		      []
      Position		      [35, 25, 273, 147]
      Priority		      "100"
      SourceBlock	      "stm32f0_device_config_lib/Target Setup"
      SourceType	      "stm32f0_target_setup"
      compiler		      "GNU ARM"
      previous_compiler	      "GNU ARM"
      mcu		      "STM32F072CB (LQFP48)"
      mcustr		      "STM32F072CB"
      stdlib		      "STM32F072"
      clockconfig	      "STM32F072B-DISCO Default (HSIOSC-8MHz/HCLK-48MHz)"
      system_stm32f0xx_c_path "F:\\trunk\\targets\\stm32f0_target\\stm32f0\\utils\\STM32F0xx_AN4055\\stm32f0_default\\"
      "hsi8mhz_pll_hclk48mhz"
      showmemoryconfiguration off
      stacksize		      "0x400"
      heapsize		      "0x200"
      enableautocompiledownload	on
      fullchiperase	      off
      programmerinterface     "aMG USB Connect"
      editctrlstr	      on
      compilercontrolstr      "$(patsubst %, -I%, .) -mcpu=cortex-m0 -mthumb -mabi=aapcs -Wall -O3 -mfloat-abi=soft -f"
      "function-sections -fdata-sections -fno-strict-aliasing -fno-builtin --short-enums "
      assemblercontrolstr     "$(patsubst %, -I%, .) -mcpu=cortex-m0 -mtune=cortex-m0 -mthumb -Wall -O3 -Wa,-amhls=$(<"
      ":.s=.lst) -D__STACK_SIZE=$(STACK_SIZE) -D__HEAP_SIZE=$(HEAP_SIZE) "
      linkercontrolstr	      "-T$(LD_SCRIPT) -Wl,-Map=$(MAP),--cref,--no-warn-mismatch -mcpu=cortex-m0 -mthumb  -Wall "
      "-O3 -mabi=aapcs -lc -specs=nosys.specs  "
      runafterdownload	      on
      execprofile	      "None"
      profileruart	      "3"
      profilerbaud	      "500000"
      profilertxpin	      "Not used"
      profilerinitstr	      "0.1,48000000,4800000,500000,0"
      manualsetsampletime     off
      sampletime	      "0.1"
      blockid		      "TargetSetup"
      systickreloadvalue      "4800000"
      hseval		      "8000000"
      lastprofileruart	      "3"
      hclk		      "48000000"
      flashorigin	      "0x8000000"
      flashlength	      "0x004000"
      ramorigin		      "0x20000000"
      ramlength		      "16k"
      useextram		      off
    }
    Line {
      SrcBlock		      "Boot Load"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Function-Call\nSubsystem"
      DstPort		      trigger
    }
    Line {
      SrcBlock		      "Counter\nFree-Running"
      SrcPort		      1
      DstBlock		      "Bitwise\nOperator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Bitwise\nOperator"
      SrcPort		      1
      DstBlock		      "Digital Output"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Digital Output"
      DstPort		      2
    }
  }
}
