{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544973408064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544973408064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 23:16:47 2018 " "Processing started: Sun Dec 16 23:16:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544973408064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544973408064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_pipeline -c FPGA_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_pipeline -c FPGA_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544973408064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544973408559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408668 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file io_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_in_port " "Found entity 1: io_in_port" {  } { { "io_in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file i_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_out_port " "Found entity 1: i_out_port" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file o_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 o_out_port " "Found entity 1: o_out_port" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_if " "Found entity 1: pipe_reg_if" {  } { { "pipe_reg_if.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_if.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_if " "Found entity 1: pipe_stage_if" {  } { { "pipe_stage_if.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_id " "Found entity 1: pipe_reg_id" {  } { { "pipe_reg_id.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_id " "Found entity 1: pipe_stage_id" {  } { { "pipe_stage_id.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_exe " "Found entity 1: pipe_reg_exe" {  } { { "pipe_reg_exe.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_exe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_exe " "Found entity 1: pipe_stage_exe" {  } { { "pipe_stage_exe.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_exe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_mem " "Found entity 1: pipe_reg_mem" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_mem " "Found entity 1: pipe_stage_mem" {  } { { "pipe_stage_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_reg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_wb " "Found entity 1: pipe_reg_wb" {  } { { "pipe_reg_wb.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_stage_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_stage_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_stage_wb " "Found entity 1: pipe_stage_wb" {  } { { "pipe_stage_wb.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer " "Found entity 1: pipeline_computer" {  } { { "pipeline_computer.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_pipeline " "Found entity 1: FPGA_pipeline" {  } { { "FPGA_pipeline.bdf" "" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408711 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1544973408711 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973408711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_pipeline " "Elaborating entity \"FPGA_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544973408786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o_out_port o_out_port:inst4 " "Elaborating entity \"o_out_port\" for hierarchy \"o_out_port:inst4\"" {  } { { "FPGA_pipeline.bdf" "inst4" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 352 928 1096 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 o_out_port.v(12) " "Verilog HDL assignment warning at o_out_port.v(12): truncated value with size 32 to match size of target (4)" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544973408789 "|FPGA_pipeline|o_out_port:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 o_out_port.v(13) " "Verilog HDL assignment warning at o_out_port.v(13): truncated value with size 32 to match size of target (4)" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544973408789 "|FPGA_pipeline|o_out_port:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg o_out_port:inst4\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"o_out_port:inst4\|sevenseg:display_1\"" {  } { { "o_out_port.v" "display_1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_computer pipeline_computer:inst " "Elaborating entity \"pipeline_computer\" for hierarchy \"pipeline_computer:inst\"" {  } { { "FPGA_pipeline.bdf" "inst" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 240 616 856 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_if pipeline_computer:inst\|pipe_reg_if:if_reg " "Elaborating entity \"pipe_reg_if\" for hierarchy \"pipeline_computer:inst\|pipe_reg_if:if_reg\"" {  } { { "pipeline_computer.v" "if_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipeline_computer:inst\|pipe_reg_if:if_reg\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipeline_computer:inst\|pipe_reg_if:if_reg\|dffe32:next_pc\"" {  } { { "pipe_reg_if.v" "next_pc" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_if.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_if pipeline_computer:inst\|pipe_stage_if:if_stage " "Elaborating entity \"pipe_stage_if\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\"" {  } { { "pipeline_computer.v" "if_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeline_computer:inst\|pipe_stage_if:if_stage\|mux4x32:selectnewpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|mux4x32:selectnewpc\"" {  } { { "pipe_stage_if.v" "selectnewpc" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipeline_computer:inst\|pipe_stage_if:if_stage\|cla32:pc_plus " "Elaborating entity \"cla32\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|cla32:pc_plus\"" {  } { { "pipe_stage_if.v" "pc_plus" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\"" {  } { { "pipe_stage_if.v" "irom" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_if.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mips/sc_instmem.mif " "Parameter \"init_file\" = \"./mips/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408878 ""}  } { { "lpm_rom_irom.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544973408878 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_0ki1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1544973408947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ki1 " "Found entity 1: altsyncram_0ki1" {  } { { "db/altsyncram_0ki1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_0ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973408948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973408948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ki1 pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated " "Elaborating entity \"altsyncram_0ki1\" for hierarchy \"pipeline_computer:inst\|pipe_stage_if:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_0ki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_id pipeline_computer:inst\|pipe_reg_id:id_reg " "Elaborating entity \"pipe_reg_id\" for hierarchy \"pipeline_computer:inst\|pipe_reg_id:id_reg\"" {  } { { "pipeline_computer.v" "id_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_id pipeline_computer:inst\|pipe_stage_id:id_stage " "Elaborating entity \"pipe_stage_id\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\"" {  } { { "pipeline_computer.v" "id_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu pipeline_computer:inst\|pipe_stage_id:id_stage\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\|sc_cu:cu\"" {  } { { "pipe_stage_id.v" "cu" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline_computer:inst\|pipe_stage_id:id_stage\|regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\|regfile:regf\"" {  } { { "pipe_stage_id.v" "regf" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973408973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeline_computer:inst\|pipe_stage_id:id_stage\|mux2x5:rd_rt " "Elaborating entity \"mux2x5\" for hierarchy \"pipeline_computer:inst\|pipe_stage_id:id_stage\|mux2x5:rd_rt\"" {  } { { "pipe_stage_id.v" "rd_rt" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_id.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_exe pipeline_computer:inst\|pipe_reg_exe:exe_reg " "Elaborating entity \"pipe_reg_exe\" for hierarchy \"pipeline_computer:inst\|pipe_reg_exe:exe_reg\"" {  } { { "pipeline_computer.v" "exe_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_exe pipeline_computer:inst\|pipe_stage_exe:exe_stage " "Elaborating entity \"pipe_stage_exe\" for hierarchy \"pipeline_computer:inst\|pipe_stage_exe:exe_stage\"" {  } { { "pipeline_computer.v" "exe_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeline_computer:inst\|pipe_stage_exe:exe_stage\|mux2x32:e_alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipeline_computer:inst\|pipe_stage_exe:exe_stage\|mux2x32:e_alu_a\"" {  } { { "pipe_stage_exe.v" "e_alu_a" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_exe.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline_computer:inst\|pipe_stage_exe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipeline_computer:inst\|pipe_stage_exe:exe_stage\|alu:al_unit\"" {  } { { "pipe_stage_exe.v" "al_unit" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_exe.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_mem pipeline_computer:inst\|pipe_reg_mem:mem_reg " "Elaborating entity \"pipe_reg_mem\" for hierarchy \"pipeline_computer:inst\|pipe_reg_mem:mem_reg\"" {  } { { "pipeline_computer.v" "mem_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_mem pipeline_computer:inst\|pipe_stage_mem:mem_stage " "Elaborating entity \"pipe_stage_mem\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\"" {  } { { "pipeline_computer.v" "mem_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "pipe_stage_mem.v" "dram" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973409102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mips/sc_datamem.mif " "Parameter \"init_file\" = \"./mips/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409103 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544973409103 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_d2m1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_d2m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1544973409170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2m1 " "Found entity 1: altsyncram_d2m1" {  } { { "db/altsyncram_d2m1.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/altsyncram_d2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973409170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973409170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2m1 pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_d2m1:auto_generated " "Elaborating entity \"altsyncram_d2m1\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_d2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_output:io_output_reg\"" {  } { { "pipe_stage_mem.v" "io_output_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\"" {  } { { "pipe_stage_mem.v" "io_input_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_stage_mem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input.v" "io_imput_mux2x32" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409181 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(27) " "Verilog HDL Case Statement warning at io_input.v(27): incomplete case statement has no default case item" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(27) " "Verilog HDL Always Construct warning at io_input.v(27): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(27) " "Inferred latch for \"y\[0\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(27) " "Inferred latch for \"y\[1\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(27) " "Inferred latch for \"y\[2\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(27) " "Inferred latch for \"y\[3\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(27) " "Inferred latch for \"y\[4\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(27) " "Inferred latch for \"y\[5\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(27) " "Inferred latch for \"y\[6\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(27) " "Inferred latch for \"y\[7\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(27) " "Inferred latch for \"y\[8\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(27) " "Inferred latch for \"y\[9\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(27) " "Inferred latch for \"y\[10\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(27) " "Inferred latch for \"y\[11\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(27) " "Inferred latch for \"y\[12\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(27) " "Inferred latch for \"y\[13\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(27) " "Inferred latch for \"y\[14\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409182 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(27) " "Inferred latch for \"y\[15\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(27) " "Inferred latch for \"y\[16\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(27) " "Inferred latch for \"y\[17\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(27) " "Inferred latch for \"y\[18\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(27) " "Inferred latch for \"y\[19\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(27) " "Inferred latch for \"y\[20\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(27) " "Inferred latch for \"y\[21\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(27) " "Inferred latch for \"y\[22\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(27) " "Inferred latch for \"y\[23\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(27) " "Inferred latch for \"y\[24\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(27) " "Inferred latch for \"y\[25\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(27) " "Inferred latch for \"y\[26\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(27) " "Inferred latch for \"y\[27\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(27) " "Inferred latch for \"y\[28\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(27) " "Inferred latch for \"y\[29\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(27) " "Inferred latch for \"y\[30\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(27) " "Inferred latch for \"y\[31\]\" at io_input.v(27)" {  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544973409183 "|FPGA_pipeline|pipeline_computer:inst|pipe_stage_mem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_wb pipeline_computer:inst\|pipe_reg_wb:wb_reg " "Elaborating entity \"pipe_reg_wb\" for hierarchy \"pipeline_computer:inst\|pipe_reg_wb:wb_reg\"" {  } { { "pipeline_computer.v" "wb_reg" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_stage_wb pipeline_computer:inst\|pipe_stage_wb:wb_stage " "Elaborating entity \"pipe_stage_wb\" for hierarchy \"pipeline_computer:inst\|pipe_stage_wb:wb_stage\"" {  } { { "pipeline_computer.v" "wb_stage" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipeline_computer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst2 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst2\"" {  } { { "FPGA_pipeline.bdf" "inst2" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 208 320 504 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_in_port io_in_port:inst1 " "Elaborating entity \"io_in_port\" for hierarchy \"io_in_port:inst1\"" {  } { { "FPGA_pipeline.bdf" "inst1" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 288 344 504 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409190 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out1\[31..5\] io_in_port.v(3) " "Output port \"out1\[31..5\]\" at io_in_port.v(3) has no driver" {  } { { "io_in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_in_port.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544973409191 "|FPGA_pipeline|io_in_port:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out0\[31..5\] io_in_port.v(3) " "Output port \"out0\[31..5\]\" at io_in_port.v(3) has no driver" {  } { { "io_in_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_in_port.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1544973409191 "|FPGA_pipeline|io_in_port:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_out_port i_out_port:inst3 " "Elaborating entity \"i_out_port\" for hierarchy \"i_out_port:inst3\"" {  } { { "FPGA_pipeline.bdf" "inst3" { Schematic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/FPGA_pipeline.bdf" { { 160 912 1104 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973409192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(14) " "Verilog HDL assignment warning at i_out_port.v(14): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544973409193 "|FPGA_pipeline|i_out_port:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(15) " "Verilog HDL assignment warning at i_out_port.v(15): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544973409193 "|FPGA_pipeline|i_out_port:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(16) " "Verilog HDL assignment warning at i_out_port.v(16): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544973409193 "|FPGA_pipeline|i_out_port:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_out_port.v(17) " "Verilog HDL assignment warning at i_out_port.v(17): truncated value with size 32 to match size of target (4)" {  } { { "i_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544973409193 "|FPGA_pipeline|i_out_port:inst3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "o_out_port:inst4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"o_out_port:inst4\|Mod1\"" {  } { { "o_out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "o_out_port:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"o_out_port:inst4\|Div0\"" {  } { { "o_out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "o_out_port:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"o_out_port:inst4\|Mod0\"" {  } { { "o_out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod1\"" {  } { { "i_out_port.v" "Mod1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Div0\"" {  } { { "i_out_port.v" "Div0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod0\"" {  } { { "i_out_port.v" "Mod0" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod3\"" {  } { { "i_out_port.v" "Mod3" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Div1\"" {  } { { "i_out_port.v" "Div1" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i_out_port:inst3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i_out_port:inst3\|Mod2\"" {  } { { "i_out_port.v" "Mod2" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/i_out_port.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410861 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544973410861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "o_out_port:inst4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"o_out_port:inst4\|lpm_divide:Mod1\"" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973410903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "o_out_port:inst4\|lpm_divide:Mod1 " "Instantiated megafunction \"o_out_port:inst4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973410903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973410903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973410903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973410903 ""}  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544973410903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973410964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973410964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973410978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973410978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973411017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973411017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "o_out_port:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"o_out_port:inst4\|lpm_divide:Div0\"" {  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973411034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "o_out_port:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"o_out_port:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973411034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973411034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973411034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544973411034 ""}  } { { "o_out_port.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/o_out_port.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544973411034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544973411096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544973411096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1544973411825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544973411886 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544973411886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544973411886 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544973411886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544973411886 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544973411886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544973411886 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544973411886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipeline_computer:inst\|pipe_stage_mem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[7\]" {  } { { "pipe_reg_mem.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/pipe_reg_mem.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544973411887 ""}  } { { "io_input.v" "" { Text "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/io_input.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544973411887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544973418017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544973421245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544973421245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6129 " "Implemented 6129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544973421975 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544973421975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6011 " "Implemented 6011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544973421975 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1544973421975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544973421975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544973422036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 23:17:02 2018 " "Processing ended: Sun Dec 16 23:17:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544973422036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544973422036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544973422036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544973422036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544973423864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544973423865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 23:17:03 2018 " "Processing started: Sun Dec 16 23:17:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544973423865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544973423865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_pipeline -c FPGA_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_pipeline -c FPGA_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544973423865 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544973423958 ""}
{ "Info" "0" "" "Project  = FPGA_pipeline" {  } {  } 0 0 "Project  = FPGA_pipeline" 0 0 "Fitter" 0 0 1544973423959 ""}
{ "Info" "0" "" "Revision = FPGA_pipeline" {  } {  } 0 0 "Revision = FPGA_pipeline" 0 0 "Fitter" 0 0 1544973423959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1544973424216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_pipeline 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA_pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544973424277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544973424322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544973424322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544973424738 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544973425402 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544973425473 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1544973432598 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1544973432613 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1544973432793 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_and_mem_clock:inst2\|clock_out~CLKENA0 1359 global CLKCTRL_G3 " "clock_and_mem_clock:inst2\|clock_out~CLKENA0 with 1359 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1544973432804 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1544973432804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetn~inputCLKENA0 1359 global CLKCTRL_G4 " "resetn~inputCLKENA0 with 1359 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1544973432804 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1544973432804 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 170 global CLKCTRL_G6 " "clk~inputCLKENA0 with 170 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1544973432804 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544973432804 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1544973432997 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544973433009 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1544973434176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_pipeline.sdc " "Synopsys Design Constraints File file not found: 'FPGA_pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544973434181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544973434181 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544973434240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544973434241 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544973434242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544973434313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544973434320 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544973434330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544973434337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544973434337 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544973434344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544973434507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1544973434515 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544973434515 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544973435011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544973440817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544973442968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544973442985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544973451441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544973451442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544973453572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544973464846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544973464846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544973483839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544973483841 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544973483841 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.84 " "Total time spent on timing analysis during the Fitter is 6.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544973490409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544973490560 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544973490560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544973493306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544973493385 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1544973493385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544973496047 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544973503443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/output_files/FPGA_pipeline.fit.smsg " "Generated suppressed messages file C:/Users/princehaohao/Desktop/FPGA/FPGA_pipeline/output_files/FPGA_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544973504720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6219 " "Peak virtual memory: 6219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544973506713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 23:18:26 2018 " "Processing ended: Sun Dec 16 23:18:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544973506713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544973506713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544973506713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544973506713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544973508516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544973508517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 23:18:28 2018 " "Processing started: Sun Dec 16 23:18:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544973508517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544973508517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_pipeline -c FPGA_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_pipeline -c FPGA_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544973508517 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544973517943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544973521072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 23:18:41 2018 " "Processing ended: Sun Dec 16 23:18:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544973521072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544973521072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544973521072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544973521072 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544973521777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544973522960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544973522961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 23:18:42 2018 " "Processing started: Sun Dec 16 23:18:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544973522961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544973522961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_pipeline -c FPGA_pipeline " "Command: quartus_sta FPGA_pipeline -c FPGA_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544973522961 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544973523062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544973524118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544973524171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544973524171 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1544973525592 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_pipeline.sdc " "Synopsys Design Constraints File file not found: 'FPGA_pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544973525757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544973525757 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544973525780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544973525780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " "create_clock -period 1.000 -name pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544973525780 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544973525780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1544973525805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544973525806 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544973525808 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1544973525819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544973526118 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544973526118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.446 " "Worst-case setup slack is -12.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.446           -6685.680 clock_and_mem_clock:inst2\|clock_out  " "  -12.446           -6685.680 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.213             -30.771 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "   -7.213             -30.771 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.672            -579.181 clk  " "   -4.672            -579.181 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973526122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.151 " "Worst-case hold slack is -3.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.151            -149.444 clock_and_mem_clock:inst2\|clock_out  " "   -3.151            -149.444 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726            -133.521 clk  " "   -1.726            -133.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    1.065               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973526146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973526150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973526154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -957.505 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -957.505 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -222.989 clk  " "   -2.174            -222.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    0.206               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973526176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973526176 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1544973526339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544973526399 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1544973526399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544973529837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530180 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544973530295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544973530295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.499 " "Worst-case setup slack is -12.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.499           -6662.776 clock_and_mem_clock:inst2\|clock_out  " "  -12.499           -6662.776 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.095             -30.346 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "   -7.095             -30.346 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474            -545.265 clk  " "   -4.474            -545.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973530298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.135 " "Worst-case hold slack is -3.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135            -145.291 clock_and_mem_clock:inst2\|clock_out  " "   -3.135            -145.291 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866            -146.396 clk  " "   -1.866            -146.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    1.097               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973530321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973530324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973530328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -941.753 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -941.753 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -226.913 clk  " "   -2.174            -226.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    0.217               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973530332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973530332 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1544973530442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1544973530601 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1544973530601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1544973534038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544973534396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544973534396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.745 " "Worst-case setup slack is -7.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.745           -3923.253 clock_and_mem_clock:inst2\|clock_out  " "   -7.745           -3923.253 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.878             -15.142 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "   -3.878             -15.142 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488            -290.771 clk  " "   -2.488            -290.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973534399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.792 " "Worst-case hold slack is -1.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792             -85.727 clock_and_mem_clock:inst2\|clock_out  " "   -1.792             -85.727 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986             -70.862 clk  " "   -0.986             -70.862 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    0.367               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973534427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973534471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973534492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -176.798 clk  " "   -2.174            -176.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -103.112 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -103.112 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    0.316               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973534509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973534509 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1544973534655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1544973535389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544973535389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.143 " "Worst-case setup slack is -7.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.143           -3596.552 clock_and_mem_clock:inst2\|clock_out  " "   -7.143           -3596.552 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.651             -14.397 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "   -3.651             -14.397 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290            -264.007 clk  " "   -2.290            -264.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973535410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.810 " "Worst-case hold slack is -1.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810             -86.379 clock_and_mem_clock:inst2\|clock_out  " "   -1.810             -86.379 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034             -79.113 clk  " "   -1.034             -79.113 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    0.417               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973535453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973535479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544973535518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -176.625 clk  " "   -2.174            -176.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -102.942 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -102.942 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\]  " "    0.340               0.000 pipeline_computer:inst\|pipe_reg_mem:mem_reg\|malu\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544973535546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544973535546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544973537221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544973537225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5100 " "Peak virtual memory: 5100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544973537465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 23:18:57 2018 " "Processing ended: Sun Dec 16 23:18:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544973537465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544973537465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544973537465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544973537465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544973539232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544973539232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 23:18:59 2018 " "Processing started: Sun Dec 16 23:18:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544973539232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544973539232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_pipeline -c FPGA_pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_pipeline -c FPGA_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544973539232 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1544973540579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544973540711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 23:19:00 2018 " "Processing ended: Sun Dec 16 23:19:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544973540711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544973540711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544973540711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544973540711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544973541407 ""}
