vhdl xil_defaultlib  \
"../../../bd/design1_direct/ip/design1_direct_axi_bram_ctrl_0_0/sim/design1_direct_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/ip/ip_1/sim/bd_f811_psr_aclk_0.vhd" \
"../../../bd/design1_direct/ip/design1_direct_rst_ps7_0_50M_0/sim/design1_direct_rst_ps7_0_50M_0.vhd" \
"../../../bd/design1_direct/ip/design1_direct_axi_gpio_0_0/sim/design1_direct_axi_gpio_0_0.vhd" \
"../../../bd/design1_direct/ip/design1_direct_axi_gpio_1_0/sim/design1_direct_axi_gpio_1_0.vhd" \

# Do not sort compile order
nosort
