/******************************************************************************
 * COPYRIGHT CRAY INC. ar_lb_mmrs_h.h
 * FILE: ar_lb_mmrs_h.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_LB_MMRS_H_H_
#define _AR_LB_MMRS_H_H_

#ifdef __GNUC__
#define _unused __attribute__((unused))
#else
#define _unused
#endif

#ifndef _GENERIC_MMRD_T_
#define _GENERIC_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint64_t _mask;		/* Field bit mask */
} generic_mmrd_t;
#endif

#ifndef _ERRCAT_MMRD_T_
#define _ERRCAT_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint32_t _ec;		/* Field error category */
} errcat_mmrd_t;
#endif

#ifndef _GENERIC_MMR_T_
#define _GENERIC_MMR_T_
typedef struct {
	char* _name;		/* MMR name */
	uint64_t _addr;		/* MMR address */
	int _size;		/* Size in bytes of MMR */
	int _depth;		/* Number of MMR instances */
	const generic_mmrd_t *_info;	/* MMR detail */
} generic_mmr_t;
#endif

static const generic_mmr_t* _ar_lb_mmrs[] _unused;	/* LB Array */

/*
 *  AR LB MMR DETAIL DECLARATIONS
 */
static const generic_mmrd_t _ar_lb_sts_rev_detail[] = {
    { "REV_SCRATCH", AR_LB_STS_REV_REV_SCRATCH_BP, AR_LB_STS_REV_REV_SCRATCH_MASK },
    { "JTAG_ID", AR_LB_STS_REV_JTAG_ID_BP, AR_LB_STS_REV_JTAG_ID_MASK },
    { "ARIES_REVISION", AR_LB_STS_REV_ARIES_REVISION_BP, AR_LB_STS_REV_ARIES_REVISION_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_0_info_0_hi_localblock_detail[] = {
    { "GROUP", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_MASK },
    { "UNUSED_188_139", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_MASK },
    { "GO", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_MASK },
    { "RING_BUSY", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_MASK },
    { "TAIL", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_MASK },
    { "REQ_SRC", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_0_info_0_mid_localblock_detail[] = {
    { "WRITE", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_MASK },
    { "READ", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_MASK },
    { "PROC_DEST", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_MASK },
    { "UNUSED_123", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_MASK },
    { "TRANSFER_CNT", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_MASK },
    { "UNUSED_111_109", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_MASK },
    { "BYTE_MASK", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_MASK },
    { "ADDR_39_25", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_MASK },
    { "ADDR_24_19", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_MASK },
    { "ADDR_18_3", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_0_info_0_lo_localblock_detail[] = {
    { "DATA_63_0", AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_BP, AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_1_info_1_hi_localblock_detail[] = {
    { "GROUP", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_MASK },
    { "UNUSED_188_139", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_MASK },
    { "GO", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_MASK },
    { "RING_BUSY", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_MASK },
    { "TAIL", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_MASK },
    { "REQ_SRC", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_1_info_1_mid_localblock_detail[] = {
    { "WRITE", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_MASK },
    { "READ", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_MASK },
    { "PROC_DEST", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_MASK },
    { "UNUSED_123", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_MASK },
    { "TRANSFER_CNT", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_MASK },
    { "UNUSED_111_109", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_MASK },
    { "BYTE_MASK", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_MASK },
    { "ADDR_39_25", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_MASK },
    { "ADDR_24_19", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_MASK },
    { "ADDR_18_3", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_1_info_1_lo_localblock_detail[] = {
    { "DATA_63_0", AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_BP, AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_2_info_2_hi_localblock_detail[] = {
    { "GROUP", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_MASK },
    { "UNUSED_188_139", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_MASK },
    { "GO", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_MASK },
    { "RING_BUSY", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_MASK },
    { "TAIL", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_MASK },
    { "REQ_SRC", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_2_info_2_mid_localblock_detail[] = {
    { "WRITE", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_MASK },
    { "READ", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_MASK },
    { "PROC_DEST", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_MASK },
    { "UNUSED_123", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_MASK },
    { "TRANSFER_CNT", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_MASK },
    { "UNUSED_111_109", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_MASK },
    { "BYTE_MASK", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_MASK },
    { "ADDR_39_25", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_MASK },
    { "ADDR_24_19", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_MASK },
    { "ADDR_18_3", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_2_info_2_lo_localblock_detail[] = {
    { "DATA_63_0", AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_BP, AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_3_info_3_hi_localblock_detail[] = {
    { "GROUP", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_MASK },
    { "UNUSED_188_139", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_MASK },
    { "GO", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_MASK },
    { "RING_BUSY", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_MASK },
    { "TAIL", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_MASK },
    { "REQ_SRC", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_3_info_3_mid_localblock_detail[] = {
    { "WRITE", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_MASK },
    { "READ", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_MASK },
    { "PROC_DEST", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_MASK },
    { "UNUSED_123", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_MASK },
    { "TRANSFER_CNT", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_MASK },
    { "UNUSED_111_109", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_MASK },
    { "BYTE_MASK", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_MASK },
    { "ADDR_39_25", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_MASK },
    { "ADDR_24_19", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_MASK },
    { "ADDR_18_3", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_3_info_3_lo_localblock_detail[] = {
    { "DATA_63_0", AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_BP, AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_4_info_4_hi_localblock_detail[] = {
    { "GROUP", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_MASK },
    { "UNUSED_188_139", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_MASK },
    { "GO", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_MASK },
    { "RING_BUSY", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_MASK },
    { "TAIL", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_MASK },
    { "REQ_SRC", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_4_info_4_mid_localblock_detail[] = {
    { "WRITE", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_MASK },
    { "READ", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_MASK },
    { "PROC_DEST", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_MASK },
    { "UNUSED_123", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_MASK },
    { "TRANSFER_CNT", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_MASK },
    { "UNUSED_111_109", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_MASK },
    { "BYTE_MASK", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_MASK },
    { "ADDR_39_25", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_MASK },
    { "ADDR_24_19", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_MASK },
    { "ADDR_18_3", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_grp_4_info_4_lo_localblock_detail[] = {
    { "DATA_63_0", AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_BP, AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_header_info_7_hi_localblock_detail[] = {
    { "GROUP", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_MASK },
    { "UNUSED_188_180", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_MASK },
    { "GRP4_GO", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_MASK },
    { "GRP4_REQ_SRC", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_MASK },
    { "GRP4_MMR_CMD", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_MASK },
    { "GRP4_ADDR_24_19", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_MASK },
    { "GRP4_ADDR_18_3", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_MASK },
    { "GRP4_BYTE_MASK_7_0", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_MASK },
    { "GRP3_GO", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_MASK },
    { "GRP3_REQ_SRC", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_MASK },
    { "GRP3_MMR_CMD", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_MASK },
    { "GRP3_ADDR_24_19", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_MASK },
    { "GRP3_ADDR_18_3", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_header_info_7_mid_localblock_detail[] = {
    { "GRP3_ADDR_18_3", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_MASK },
    { "GRP3_BYTE_MASK_7_0", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_MASK },
    { "GRP2_GO", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_MASK },
    { "GRP2_REQSRC", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_MASK },
    { "GRP2_MMR_CMD", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_MASK },
    { "GRP2_ADDR_24_19", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_MASK },
    { "GRP2_ADDR_18_3", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_MASK },
    { "GRP2_BYTE_MASK_7_0", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_MASK },
    { "GRP1_GO", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_MASK },
    { "GRP1_REQ_SRC", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_MASK },
    { "GRP1_MMR_CMD", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_MASK },
    { "GRP1_ADDR_24_19", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_localblock_lm_header_info_7_lo_localblock_detail[] = {
    { "GRP1_ADDR_24_19", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_MASK },
    { "GRP1_ADDR_18_3", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_MASK },
    { "GRP1_BYTE_MASK_7_0", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_MASK },
    { "GRP0_GO", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_MASK },
    { "GRP0_REQ_SRC", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_MASK },
    { "GRP0_MMR_CMD", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_MASK },
    { "GRP0_ADDR_24_19", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_MASK },
    { "GRP0_ADDR_18_3", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_MASK },
    { "GRP0_BYTE_MASK_7_0", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_BP, AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_cfg_params_detail[] = {
    { "LB_LOGMON_INFO_SEL", AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_BP, AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_MASK },
    { "HSS_PULSE_WIDTH", AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_BP, AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_MASK },
    { "LB_BOOTRAM_DISABLE", AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_BP, AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_MASK },
    { "LB_NL_ACCESS_DISABLE", AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_BP, AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_MASK },
    { "LB_PI_REQ_FIFO_LOWATER", AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_BP, AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_MASK },
    { "LB_JTAG_RSP_FIFO_LOWATER", AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_BP, AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_MASK },
    { "LB_JTAG_REQ_FIFO_LOWATER", AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_BP, AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_cfg_wedge0_detail[] = {
    { "LB_CAP_RSP_TIMER", AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_BP, AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_MASK },
    { "LB_RING_JTAG_TIMER", AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_BP, AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_MASK },
    { "LB_RING_NL_TIMER", AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_BP, AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_MASK },
    { "LB_RING_PI3_TIMER", AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_BP, AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_MASK },
    { "LB_RING_PI2_TIMER", AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_BP, AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_MASK },
    { "LB_RING_PI1_TIMER", AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_BP, AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_MASK },
    { "LB_RING_PI0_TIMER", AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_BP, AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_MASK },
    { "LB_NL_RSP_TIMER_CORE3", AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_BP, AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_MASK },
    { "LB_NL_REQ_TIMER_CORE3", AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_BP, AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_MASK },
    { "LB_NL_RSP_TIMER_CORE2", AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_BP, AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_MASK },
    { "LB_NL_REQ_TIMER_CORE2", AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_BP, AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_MASK },
    { "LB_NL_RSP_TIMER_CORE1", AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_BP, AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_MASK },
    { "LB_NL_REQ_TIMER_CORE1", AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_BP, AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_MASK },
    { "LB_NL_RSP_TIMER_CORE0", AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_BP, AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_MASK },
    { "LB_NL_REQ_TIMER_CORE0", AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_BP, AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_cfg_wedge1_detail[] = {
    { "LB_WEDGE_NL_MASTER_TIMER", AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_BP, AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_MASK },
    { "LB_WEDGE_MASTER_TIMER", AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_BP, AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_err_flg_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_ERR_FLG_NIC_HSS_IRQ_BP, AR_LB_ERR_FLG_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_ERR_FLG_NL_HSS_IRQ_BP, AR_LB_ERR_FLG_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_BP, AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_ERR_FLG_NP_HSS_IRQ_BP, AR_LB_ERR_FLG_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_ERR_FLG_LB_NL_REQ_PARITY_BP, AR_LB_ERR_FLG_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_ERR_FLG_LB_NL_REQ_MBE_BP, AR_LB_ERR_FLG_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_ERR_FLG_LB_NL_REQ_SBE_BP, AR_LB_ERR_FLG_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_ERR_FLG_LB_PI3_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_ERR_FLG_LB_PI2_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_ERR_FLG_LB_PI1_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_ERR_FLG_LB_PI0_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_ERR_FLG_LB_PI3_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_ERR_FLG_LB_PI2_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_ERR_FLG_LB_PI1_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_ERR_FLG_LB_PI0_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_ERR_FLG_LB_JTAG_PRETAIL_BP, AR_LB_ERR_FLG_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_ERR_FLG_LB_JTAG_NOTAIL_BP, AR_LB_ERR_FLG_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_ERR_FLG_LB_NL_BAD_PKT_BP, AR_LB_ERR_FLG_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_BP, AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_ERR_FLG_LB_NL_RSP_VAL_BP, AR_LB_ERR_FLG_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_BP, AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_lb_err_flg_errcat[] = {
    { "NIC_HSS_IRQ", AR_LB_ERR_FLG_NIC_HSS_IRQ_BP, AR_LB_ERR_FLG_NIC_HSS_IRQ_EC },
    { "NL_HSS_IRQ", AR_LB_ERR_FLG_NL_HSS_IRQ_BP, AR_LB_ERR_FLG_NL_HSS_IRQ_EC },
    { "LB_FORCE_HSS_ERR", AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_BP, AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_EC },
    { "LB_RTR_ROW5_ERR", AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_EC },
    { "LB_RTR_ROW4_ERR", AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_EC },
    { "LB_RTR_ROW3_ERR", AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_EC },
    { "LB_RTR_ROW2_ERR", AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_EC },
    { "LB_RTR_ROW1_ERR", AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_EC },
    { "LB_RTR_ROW0_ERR", AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_BP, AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_EC },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_EC },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_EC },
    { "NP_HSS_IRQ", AR_LB_ERR_FLG_NP_HSS_IRQ_BP, AR_LB_ERR_FLG_NP_HSS_IRQ_EC },
    { "LB_NL_REQ_PARITY", AR_LB_ERR_FLG_LB_NL_REQ_PARITY_BP, AR_LB_ERR_FLG_LB_NL_REQ_PARITY_EC },
    { "LB_NL_REQ_MBE", AR_LB_ERR_FLG_LB_NL_REQ_MBE_BP, AR_LB_ERR_FLG_LB_NL_REQ_MBE_EC },
    { "LB_NL_REQ_SBE", AR_LB_ERR_FLG_LB_NL_REQ_SBE_BP, AR_LB_ERR_FLG_LB_NL_REQ_SBE_EC },
    { "LB_PI3_BUF_PERR", AR_LB_ERR_FLG_LB_PI3_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI3_BUF_PERR_EC },
    { "LB_PI2_BUF_PERR", AR_LB_ERR_FLG_LB_PI2_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI2_BUF_PERR_EC },
    { "LB_PI1_BUF_PERR", AR_LB_ERR_FLG_LB_PI1_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI1_BUF_PERR_EC },
    { "LB_PI0_BUF_PERR", AR_LB_ERR_FLG_LB_PI0_BUF_PERR_BP, AR_LB_ERR_FLG_LB_PI0_BUF_PERR_EC },
    { "LB_PI3_RSP_ERR", AR_LB_ERR_FLG_LB_PI3_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI3_RSP_ERR_EC },
    { "LB_PI2_RSP_ERR", AR_LB_ERR_FLG_LB_PI2_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI2_RSP_ERR_EC },
    { "LB_PI1_RSP_ERR", AR_LB_ERR_FLG_LB_PI1_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI1_RSP_ERR_EC },
    { "LB_PI0_RSP_ERR", AR_LB_ERR_FLG_LB_PI0_RSP_ERR_BP, AR_LB_ERR_FLG_LB_PI0_RSP_ERR_EC },
    { "LB_CAC_FWD_PROGRESS", AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_EC },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_EC },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_EC },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_EC },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_EC },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_EC },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_EC },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_EC },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_EC },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_EC },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_EC },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_EC },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_EC },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_EC },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_EC },
    { "LB_JTAG_PRETAIL", AR_LB_ERR_FLG_LB_JTAG_PRETAIL_BP, AR_LB_ERR_FLG_LB_JTAG_PRETAIL_EC },
    { "LB_JTAG_NOTAIL", AR_LB_ERR_FLG_LB_JTAG_NOTAIL_BP, AR_LB_ERR_FLG_LB_JTAG_NOTAIL_EC },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_EC },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_EC },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_EC },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_EC },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_EC },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_EC },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_EC },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_EC },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_EC },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_EC },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_EC },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_EC },
    { "LB_NL_BAD_PKT", AR_LB_ERR_FLG_LB_NL_BAD_PKT_BP, AR_LB_ERR_FLG_LB_NL_BAD_PKT_EC },
    { "LB_NL_RSP_OFLOW", AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_BP, AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_EC },
    { "LB_NL_RSP_VAL", AR_LB_ERR_FLG_LB_NL_RSP_VAL_BP, AR_LB_ERR_FLG_LB_NL_RSP_VAL_EC },
    { "LB_ERR_DIAG_ONLY", AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_BP, AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_lb_err_clr_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_ERR_CLR_NIC_HSS_IRQ_BP, AR_LB_ERR_CLR_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_ERR_CLR_NL_HSS_IRQ_BP, AR_LB_ERR_CLR_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_BP, AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_BP, AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_BP, AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_BP, AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_BP, AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_BP, AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_BP, AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_ERR_CLR_NP_HSS_IRQ_BP, AR_LB_ERR_CLR_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_ERR_CLR_LB_NL_REQ_PARITY_BP, AR_LB_ERR_CLR_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_ERR_CLR_LB_NL_REQ_MBE_BP, AR_LB_ERR_CLR_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_ERR_CLR_LB_NL_REQ_SBE_BP, AR_LB_ERR_CLR_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_ERR_CLR_LB_PI3_BUF_PERR_BP, AR_LB_ERR_CLR_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_ERR_CLR_LB_PI2_BUF_PERR_BP, AR_LB_ERR_CLR_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_ERR_CLR_LB_PI1_BUF_PERR_BP, AR_LB_ERR_CLR_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_ERR_CLR_LB_PI0_BUF_PERR_BP, AR_LB_ERR_CLR_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_ERR_CLR_LB_PI3_RSP_ERR_BP, AR_LB_ERR_CLR_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_ERR_CLR_LB_PI2_RSP_ERR_BP, AR_LB_ERR_CLR_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_ERR_CLR_LB_PI1_RSP_ERR_BP, AR_LB_ERR_CLR_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_ERR_CLR_LB_PI0_RSP_ERR_BP, AR_LB_ERR_CLR_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_ERR_CLR_LB_JTAG_PRETAIL_BP, AR_LB_ERR_CLR_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_ERR_CLR_LB_JTAG_NOTAIL_BP, AR_LB_ERR_CLR_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_ERR_CLR_LB_NL_BAD_PKT_BP, AR_LB_ERR_CLR_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_BP, AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_ERR_CLR_LB_NL_RSP_VAL_BP, AR_LB_ERR_CLR_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_BP, AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic0_pi0_err_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_lb_nic0_pi0_err_flg_errcat[] = {
    { "LB_PI_ERR", AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_EC },
    { "LB_NIC_ERR", AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_EC },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_lb_nic0_pi0_err_hss_msk_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_BP, AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_BP, AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic0_pi0_err_clr_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_BP, AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_BP, AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic0_pi0_err_first_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_BP, AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_BP, AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic1_pi1_err_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_lb_nic1_pi1_err_flg_errcat[] = {
    { "LB_PI_ERR", AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_EC },
    { "LB_NIC_ERR", AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_EC },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_lb_nic1_pi1_err_hss_msk_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_BP, AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_BP, AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic1_pi1_err_clr_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_BP, AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_BP, AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic1_pi1_err_first_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_BP, AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_BP, AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic2_pi2_err_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_lb_nic2_pi2_err_flg_errcat[] = {
    { "LB_PI_ERR", AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_EC },
    { "LB_NIC_ERR", AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_EC },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_lb_nic2_pi2_err_hss_msk_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_BP, AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_BP, AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic2_pi2_err_clr_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_BP, AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_BP, AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic2_pi2_err_first_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_BP, AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_BP, AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic3_pi3_err_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_lb_nic3_pi3_err_flg_errcat[] = {
    { "LB_PI_ERR", AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_BP, AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_EC },
    { "LB_NIC_ERR", AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_BP, AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_EC },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_lb_nic3_pi3_err_hss_msk_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_BP, AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_BP, AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic3_pi3_err_clr_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_BP, AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_BP, AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nic3_pi3_err_first_flg_detail[] = {
    { "LB_PI_ERR", AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_BP, AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_MASK },
    { "LB_NIC_ERR", AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_BP, AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_MASK },
    { "LB_NIC_DIAG_ONLY", AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP, AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_pi0_err_os_msk_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_BP, AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_BP, AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_BP, AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_BP, AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP, AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_pi1_err_os_msk_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_BP, AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_BP, AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_BP, AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_BP, AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP, AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_pi2_err_os_msk_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_BP, AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_BP, AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_BP, AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_BP, AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP, AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_pi3_err_os_msk_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_BP, AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_BP, AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_BP, AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_BP, AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP, AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_err_hss_msk_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_BP, AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_BP, AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_BP, AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_BP, AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_BP, AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_BP, AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_BP, AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_BP, AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_BP, AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_BP, AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_BP, AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_BP, AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_BP, AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_BP, AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_BP, AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_BP, AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_BP, AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_BP, AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_BP, AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_BP, AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_BP, AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_BP, AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_BP, AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_BP, AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_BP, AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_hss_err_first_flg_detail[] = {
    { "NIC_HSS_IRQ", AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_BP, AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_MASK },
    { "NL_HSS_IRQ", AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_BP, AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_MASK },
    { "LB_FORCE_HSS_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_MASK },
    { "LB_RTR_ROW5_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_MASK },
    { "LB_RTR_ROW4_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_MASK },
    { "LB_RTR_ROW3_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_MASK },
    { "LB_RTR_ROW2_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_MASK },
    { "LB_RTR_ROW1_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_MASK },
    { "LB_RTR_ROW0_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_MASK },
    { "LB_JTAG_RSP_FIFO_PERR", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_MASK },
    { "LB_JTAG_REQ_FIFO_PERR", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_MASK },
    { "NP_HSS_IRQ", AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_BP, AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_MASK },
    { "LB_NL_REQ_PARITY", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_MASK },
    { "LB_NL_REQ_MBE", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_MASK },
    { "LB_NL_REQ_SBE", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_MASK },
    { "LB_PI3_BUF_PERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_MASK },
    { "LB_PI2_BUF_PERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_MASK },
    { "LB_PI1_BUF_PERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_MASK },
    { "LB_PI0_BUF_PERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_MASK },
    { "LB_PI3_RSP_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_MASK },
    { "LB_PI2_RSP_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_MASK },
    { "LB_PI1_RSP_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_MASK },
    { "LB_PI0_RSP_ERR", AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_MASK },
    { "LB_CAC_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_MASK },
    { "LB_JT_RG_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_MASK },
    { "LB_NL_RG_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_MASK },
    { "LB_PI3_RG_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_MASK },
    { "LB_PI2_RG_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_MASK },
    { "LB_PI1_RG_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_MASK },
    { "LB_PI0_RG_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_MASK },
    { "LB_NL3_RSP_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK },
    { "LB_NL3_REQ_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK },
    { "LB_NL2_RSP_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK },
    { "LB_NL2_REQ_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK },
    { "LB_NL1_RSP_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK },
    { "LB_NL1_REQ_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK },
    { "LB_NL0_RSP_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK },
    { "LB_NL0_REQ_FWD_PROGRESS", AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK },
    { "LB_JTAG_PRETAIL", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_MASK },
    { "LB_JTAG_NOTAIL", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_MASK },
    { "LB_PI3_REQ_BUF_UFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_MASK },
    { "LB_PI2_REQ_BUF_UFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_MASK },
    { "LB_PI1_REQ_BUF_UFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_MASK },
    { "LB_PI0_REQ_BUF_UFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_MASK },
    { "LB_PI3_REQ_BUF_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_MASK },
    { "LB_PI2_REQ_BUF_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_MASK },
    { "LB_PI1_REQ_BUF_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_MASK },
    { "LB_PI0_REQ_BUF_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_REQ_BUF_UFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK },
    { "LB_JTAG_RSP_BUF_UFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK },
    { "LB_JTAG_REQ_BUF_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK },
    { "LB_JTAG_RSP_BUF_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK },
    { "LB_NL_BAD_PKT", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_MASK },
    { "LB_NL_RSP_OFLOW", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_MASK },
    { "LB_NL_RSP_VAL", AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_MASK },
    { "LB_ERR_DIAG_ONLY", AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_BP, AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_dbg_creat0_detail[] = {
    { "LB_CAP_RSP_COMPLETE", AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_BP, AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_MASK },
    { "LB_CAP_START", AR_LB_DBG_CREAT0_LB_CAP_START_BP, AR_LB_DBG_CREAT0_LB_CAP_START_MASK },
    { "LB_CAP_RSP_ERR", AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_BP, AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_MASK },
    { "LB_CAP_SYND1", AR_LB_DBG_CREAT0_LB_CAP_SYND1_BP, AR_LB_DBG_CREAT0_LB_CAP_SYND1_MASK },
    { "LB_CAP_SYND0", AR_LB_DBG_CREAT0_LB_CAP_SYND0_BP, AR_LB_DBG_CREAT0_LB_CAP_SYND0_MASK },
    { "LB_CAP_DATA_ERR1", AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_BP, AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_MASK },
    { "LB_CAP_DATA_ERR0", AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_BP, AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_MASK },
    { "LB_CAP_ECC1_MBE", AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_BP, AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_MASK },
    { "LB_CAP_ECC0_MBE", AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_BP, AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_MASK },
    { "LB_CAP_ECC1_SBE", AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_BP, AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_MASK },
    { "LB_CAP_ECC0_SBE", AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_BP, AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_MASK },
    { "LB_CAP_PERR", AR_LB_DBG_CREAT0_LB_CAP_PERR_BP, AR_LB_DBG_CREAT0_LB_CAP_PERR_MASK },
    { "LB_CAP_LENGTH", AR_LB_DBG_CREAT0_LB_CAP_LENGTH_BP, AR_LB_DBG_CREAT0_LB_CAP_LENGTH_MASK },
    { "LB_CAP_RSP_CORRECT", AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_BP, AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_MASK },
    { "LB_CAP_AUTO_PARITY", AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_BP, AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_MASK },
    { "LB_CAP_AUTO_ECC", AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_BP, AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_MASK },
    { "LB_CAP_PARITY3", AR_LB_DBG_CREAT0_LB_CAP_PARITY3_BP, AR_LB_DBG_CREAT0_LB_CAP_PARITY3_MASK },
    { "LB_CAP_PARITY2", AR_LB_DBG_CREAT0_LB_CAP_PARITY2_BP, AR_LB_DBG_CREAT0_LB_CAP_PARITY2_MASK },
    { "LB_CAP_PARITY1", AR_LB_DBG_CREAT0_LB_CAP_PARITY1_BP, AR_LB_DBG_CREAT0_LB_CAP_PARITY1_MASK },
    { "LB_CAP_PARITY0", AR_LB_DBG_CREAT0_LB_CAP_PARITY0_BP, AR_LB_DBG_CREAT0_LB_CAP_PARITY0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_dbg_creat1_detail[] = {
    { "LB_CAP_RSTATUS", AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_BP, AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_MASK },
    { "LB_CAP_REQCMD", AR_LB_DBG_CREAT1_LB_CAP_REQCMD_BP, AR_LB_DBG_CREAT1_LB_CAP_REQCMD_MASK },
    { "LB_CAP_RSPCMD1", AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_BP, AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_MASK },
    { "LB_CAP_SSID", AR_LB_DBG_CREAT1_LB_CAP_SSID_BP, AR_LB_DBG_CREAT1_LB_CAP_SSID_MASK },
    { "LB_CAP_LSTATUS1", AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_BP, AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_MASK },
    { "LB_CAP_PKTSRC_DBG_NL", AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_BP, AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_MASK },
    { "LB_CAP_CNT_BM", AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_BP, AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_MASK },
    { "LB_CAP_ADDR", AR_LB_DBG_CREAT1_LB_CAP_ADDR_BP, AR_LB_DBG_CREAT1_LB_CAP_ADDR_MASK },
    { "LB_CAP_DSTID", AR_LB_DBG_CREAT1_LB_CAP_DSTID_BP, AR_LB_DBG_CREAT1_LB_CAP_DSTID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_dbg_creat2_detail[] = {
    { "LB_CAP_UV", AR_LB_DBG_CREAT2_LB_CAP_UV_BP, AR_LB_DBG_CREAT2_LB_CAP_UV_MASK },
    { "LB_CAP_RC", AR_LB_DBG_CREAT2_LB_CAP_RC_BP, AR_LB_DBG_CREAT2_LB_CAP_RC_MASK },
    { "LB_CAP_MDH", AR_LB_DBG_CREAT2_LB_CAP_MDH_BP, AR_LB_DBG_CREAT2_LB_CAP_MDH_MASK },
    { "LB_CAP_LB", AR_LB_DBG_CREAT2_LB_CAP_LB_BP, AR_LB_DBG_CREAT2_LB_CAP_LB_MASK },
    { "LB_CAP_PORTID", AR_LB_DBG_CREAT2_LB_CAP_PORTID_BP, AR_LB_DBG_CREAT2_LB_CAP_PORTID_MASK },
    { "LB_CAP_PKTID", AR_LB_DBG_CREAT2_LB_CAP_PKTID_BP, AR_LB_DBG_CREAT2_LB_CAP_PKTID_MASK },
    { "LB_CAP_PKEY", AR_LB_DBG_CREAT2_LB_CAP_PKEY_BP, AR_LB_DBG_CREAT2_LB_CAP_PKEY_MASK },
    { "LB_CAP_DST", AR_LB_DBG_CREAT2_LB_CAP_DST_BP, AR_LB_DBG_CREAT2_LB_CAP_DST_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_dbg_creat3_detail[] = {
    { "LB_CAP_ECC7", AR_LB_DBG_CREAT3_LB_CAP_ECC7_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC7_MASK },
    { "LB_CAP_ECC6", AR_LB_DBG_CREAT3_LB_CAP_ECC6_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC6_MASK },
    { "LB_CAP_ECC5", AR_LB_DBG_CREAT3_LB_CAP_ECC5_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC5_MASK },
    { "LB_CAP_ECC4", AR_LB_DBG_CREAT3_LB_CAP_ECC4_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC4_MASK },
    { "LB_CAP_ECC3", AR_LB_DBG_CREAT3_LB_CAP_ECC3_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC3_MASK },
    { "LB_CAP_ECC2", AR_LB_DBG_CREAT3_LB_CAP_ECC2_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC2_MASK },
    { "LB_CAP_ECC1", AR_LB_DBG_CREAT3_LB_CAP_ECC1_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC1_MASK },
    { "LB_CAP_ECC0", AR_LB_DBG_CREAT3_LB_CAP_ECC0_BP, AR_LB_DBG_CREAT3_LB_CAP_ECC0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_dbg_creat_data_detail[] = {
    { "LB_CAP_DATA", AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_BP, AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_nl_err_detail[] = {
    { "NL_SYND", AR_LB_NL_ERR_NL_SYND_BP, AR_LB_NL_ERR_NL_SYND_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_lb_cfg_scratch_detail[] = {
    { "LB_GP_REG", AR_LB_CFG_SCRATCH_LB_GP_REG_BP, AR_LB_CFG_SCRATCH_LB_GP_REG_MASK },
    { NULL, 0, 0 }
};

/*
 *  AR LB MMR DECLARATIONS
 */
static const generic_mmr_t _ar_lb_sts_rev = {
    "AR_LB_STS_REV", AR_LB_STS_REV, 8, 1, _ar_lb_sts_rev_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_0_info_0_hi_localblock = {
    "AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_0_info_0_hi_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_0_info_0_mid_localblock = {
    "AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_0_info_0_mid_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_0_info_0_lo_localblock = {
    "AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_0_info_0_lo_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_1_info_1_hi_localblock = {
    "AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_1_info_1_hi_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_1_info_1_mid_localblock = {
    "AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_1_info_1_mid_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_1_info_1_lo_localblock = {
    "AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_1_info_1_lo_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_2_info_2_hi_localblock = {
    "AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_2_info_2_hi_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_2_info_2_mid_localblock = {
    "AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_2_info_2_mid_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_2_info_2_lo_localblock = {
    "AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_2_info_2_lo_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_3_info_3_hi_localblock = {
    "AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_3_info_3_hi_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_3_info_3_mid_localblock = {
    "AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_3_info_3_mid_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_3_info_3_lo_localblock = {
    "AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_3_info_3_lo_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_4_info_4_hi_localblock = {
    "AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_4_info_4_hi_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_4_info_4_mid_localblock = {
    "AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_4_info_4_mid_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_grp_4_info_4_lo_localblock = {
    "AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK", AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK, 8, 1, _ar_localblock_lm_grp_4_info_4_lo_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_header_info_7_hi_localblock = {
    "AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK", AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK, 8, 1, _ar_localblock_lm_header_info_7_hi_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_header_info_7_mid_localblock = {
    "AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK", AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK, 8, 1, _ar_localblock_lm_header_info_7_mid_localblock_detail
};
static const generic_mmr_t _ar_localblock_lm_header_info_7_lo_localblock = {
    "AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK", AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK, 8, 1, _ar_localblock_lm_header_info_7_lo_localblock_detail
};
static const generic_mmr_t _ar_lb_cfg_params = {
    "AR_LB_CFG_PARAMS", AR_LB_CFG_PARAMS, 8, 1, _ar_lb_cfg_params_detail
};
static const generic_mmr_t _ar_lb_cfg_wedge0 = {
    "AR_LB_CFG_WEDGE0", AR_LB_CFG_WEDGE0, 8, 1, _ar_lb_cfg_wedge0_detail
};
static const generic_mmr_t _ar_lb_cfg_wedge1 = {
    "AR_LB_CFG_WEDGE1", AR_LB_CFG_WEDGE1, 8, 1, _ar_lb_cfg_wedge1_detail
};
static const generic_mmr_t _ar_lb_err_flg = {
    "AR_LB_ERR_FLG", AR_LB_ERR_FLG, 8, 1, _ar_lb_err_flg_detail
};
static const generic_mmr_t _ar_lb_err_clr = {
    "AR_LB_ERR_CLR", AR_LB_ERR_CLR, 8, 1, _ar_lb_err_clr_detail
};
static const generic_mmr_t _ar_lb_nic0_pi0_err_flg = {
    "AR_LB_NIC0_PI0_ERR_FLG", AR_LB_NIC0_PI0_ERR_FLG, 8, 1, _ar_lb_nic0_pi0_err_flg_detail
};
static const generic_mmr_t _ar_lb_nic0_pi0_err_hss_msk = {
    "AR_LB_NIC0_PI0_ERR_HSS_MSK", AR_LB_NIC0_PI0_ERR_HSS_MSK, 8, 1, _ar_lb_nic0_pi0_err_hss_msk_detail
};
static const generic_mmr_t _ar_lb_nic0_pi0_err_clr = {
    "AR_LB_NIC0_PI0_ERR_CLR", AR_LB_NIC0_PI0_ERR_CLR, 8, 1, _ar_lb_nic0_pi0_err_clr_detail
};
static const generic_mmr_t _ar_lb_nic0_pi0_err_first_flg = {
    "AR_LB_NIC0_PI0_ERR_FIRST_FLG", AR_LB_NIC0_PI0_ERR_FIRST_FLG, 8, 1, _ar_lb_nic0_pi0_err_first_flg_detail
};
static const generic_mmr_t _ar_lb_nic1_pi1_err_flg = {
    "AR_LB_NIC1_PI1_ERR_FLG", AR_LB_NIC1_PI1_ERR_FLG, 8, 1, _ar_lb_nic1_pi1_err_flg_detail
};
static const generic_mmr_t _ar_lb_nic1_pi1_err_hss_msk = {
    "AR_LB_NIC1_PI1_ERR_HSS_MSK", AR_LB_NIC1_PI1_ERR_HSS_MSK, 8, 1, _ar_lb_nic1_pi1_err_hss_msk_detail
};
static const generic_mmr_t _ar_lb_nic1_pi1_err_clr = {
    "AR_LB_NIC1_PI1_ERR_CLR", AR_LB_NIC1_PI1_ERR_CLR, 8, 1, _ar_lb_nic1_pi1_err_clr_detail
};
static const generic_mmr_t _ar_lb_nic1_pi1_err_first_flg = {
    "AR_LB_NIC1_PI1_ERR_FIRST_FLG", AR_LB_NIC1_PI1_ERR_FIRST_FLG, 8, 1, _ar_lb_nic1_pi1_err_first_flg_detail
};
static const generic_mmr_t _ar_lb_nic2_pi2_err_flg = {
    "AR_LB_NIC2_PI2_ERR_FLG", AR_LB_NIC2_PI2_ERR_FLG, 8, 1, _ar_lb_nic2_pi2_err_flg_detail
};
static const generic_mmr_t _ar_lb_nic2_pi2_err_hss_msk = {
    "AR_LB_NIC2_PI2_ERR_HSS_MSK", AR_LB_NIC2_PI2_ERR_HSS_MSK, 8, 1, _ar_lb_nic2_pi2_err_hss_msk_detail
};
static const generic_mmr_t _ar_lb_nic2_pi2_err_clr = {
    "AR_LB_NIC2_PI2_ERR_CLR", AR_LB_NIC2_PI2_ERR_CLR, 8, 1, _ar_lb_nic2_pi2_err_clr_detail
};
static const generic_mmr_t _ar_lb_nic2_pi2_err_first_flg = {
    "AR_LB_NIC2_PI2_ERR_FIRST_FLG", AR_LB_NIC2_PI2_ERR_FIRST_FLG, 8, 1, _ar_lb_nic2_pi2_err_first_flg_detail
};
static const generic_mmr_t _ar_lb_nic3_pi3_err_flg = {
    "AR_LB_NIC3_PI3_ERR_FLG", AR_LB_NIC3_PI3_ERR_FLG, 8, 1, _ar_lb_nic3_pi3_err_flg_detail
};
static const generic_mmr_t _ar_lb_nic3_pi3_err_hss_msk = {
    "AR_LB_NIC3_PI3_ERR_HSS_MSK", AR_LB_NIC3_PI3_ERR_HSS_MSK, 8, 1, _ar_lb_nic3_pi3_err_hss_msk_detail
};
static const generic_mmr_t _ar_lb_nic3_pi3_err_clr = {
    "AR_LB_NIC3_PI3_ERR_CLR", AR_LB_NIC3_PI3_ERR_CLR, 8, 1, _ar_lb_nic3_pi3_err_clr_detail
};
static const generic_mmr_t _ar_lb_nic3_pi3_err_first_flg = {
    "AR_LB_NIC3_PI3_ERR_FIRST_FLG", AR_LB_NIC3_PI3_ERR_FIRST_FLG, 8, 1, _ar_lb_nic3_pi3_err_first_flg_detail
};
static const generic_mmr_t _ar_lb_pi0_err_os_msk = {
    "AR_LB_PI0_ERR_OS_MSK", AR_LB_PI0_ERR_OS_MSK, 8, 1, _ar_lb_pi0_err_os_msk_detail
};
static const generic_mmr_t _ar_lb_pi1_err_os_msk = {
    "AR_LB_PI1_ERR_OS_MSK", AR_LB_PI1_ERR_OS_MSK, 8, 1, _ar_lb_pi1_err_os_msk_detail
};
static const generic_mmr_t _ar_lb_pi2_err_os_msk = {
    "AR_LB_PI2_ERR_OS_MSK", AR_LB_PI2_ERR_OS_MSK, 8, 1, _ar_lb_pi2_err_os_msk_detail
};
static const generic_mmr_t _ar_lb_pi3_err_os_msk = {
    "AR_LB_PI3_ERR_OS_MSK", AR_LB_PI3_ERR_OS_MSK, 8, 1, _ar_lb_pi3_err_os_msk_detail
};
static const generic_mmr_t _ar_lb_err_hss_msk = {
    "AR_LB_ERR_HSS_MSK", AR_LB_ERR_HSS_MSK, 8, 1, _ar_lb_err_hss_msk_detail
};
static const generic_mmr_t _ar_lb_hss_err_first_flg = {
    "AR_LB_HSS_ERR_FIRST_FLG", AR_LB_HSS_ERR_FIRST_FLG, 8, 1, _ar_lb_hss_err_first_flg_detail
};
static const generic_mmr_t _ar_lb_dbg_creat0 = {
    "AR_LB_DBG_CREAT0", AR_LB_DBG_CREAT0, 8, 1, _ar_lb_dbg_creat0_detail
};
static const generic_mmr_t _ar_lb_dbg_creat1 = {
    "AR_LB_DBG_CREAT1", AR_LB_DBG_CREAT1, 8, 1, _ar_lb_dbg_creat1_detail
};
static const generic_mmr_t _ar_lb_dbg_creat2 = {
    "AR_LB_DBG_CREAT2", AR_LB_DBG_CREAT2, 8, 1, _ar_lb_dbg_creat2_detail
};
static const generic_mmr_t _ar_lb_dbg_creat3 = {
    "AR_LB_DBG_CREAT3", AR_LB_DBG_CREAT3, 8, 1, _ar_lb_dbg_creat3_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_0 = {
    "AR_LB_DBG_CREAT_DATA_0", AR_LB_DBG_CREAT_DATA + 0x0ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_1 = {
    "AR_LB_DBG_CREAT_DATA_1", AR_LB_DBG_CREAT_DATA + 0x8ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_2 = {
    "AR_LB_DBG_CREAT_DATA_2", AR_LB_DBG_CREAT_DATA + 0x10ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_3 = {
    "AR_LB_DBG_CREAT_DATA_3", AR_LB_DBG_CREAT_DATA + 0x18ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_4 = {
    "AR_LB_DBG_CREAT_DATA_4", AR_LB_DBG_CREAT_DATA + 0x20ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_5 = {
    "AR_LB_DBG_CREAT_DATA_5", AR_LB_DBG_CREAT_DATA + 0x28ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_6 = {
    "AR_LB_DBG_CREAT_DATA_6", AR_LB_DBG_CREAT_DATA + 0x30ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_dbg_creat_data_7 = {
    "AR_LB_DBG_CREAT_DATA_7", AR_LB_DBG_CREAT_DATA + 0x38ull, 8, 1, _ar_lb_dbg_creat_data_detail
};
static const generic_mmr_t _ar_lb_nl_err = {
    "AR_LB_NL_ERR", AR_LB_NL_ERR, 8, 1, _ar_lb_nl_err_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_0 = {
    "AR_LB_CFG_SCRATCH_0", AR_LB_CFG_SCRATCH + 0x0ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_1 = {
    "AR_LB_CFG_SCRATCH_1", AR_LB_CFG_SCRATCH + 0x8ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_2 = {
    "AR_LB_CFG_SCRATCH_2", AR_LB_CFG_SCRATCH + 0x10ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_3 = {
    "AR_LB_CFG_SCRATCH_3", AR_LB_CFG_SCRATCH + 0x18ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_4 = {
    "AR_LB_CFG_SCRATCH_4", AR_LB_CFG_SCRATCH + 0x20ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_5 = {
    "AR_LB_CFG_SCRATCH_5", AR_LB_CFG_SCRATCH + 0x28ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_6 = {
    "AR_LB_CFG_SCRATCH_6", AR_LB_CFG_SCRATCH + 0x30ull, 8, 1, _ar_lb_cfg_scratch_detail
};
static const generic_mmr_t _ar_lb_cfg_scratch_7 = {
    "AR_LB_CFG_SCRATCH_7", AR_LB_CFG_SCRATCH + 0x38ull, 8, 1, _ar_lb_cfg_scratch_detail
};

/*
 *  INSTALL AR LB MMRS
 */
static const generic_mmr_t* _ar_lb_mmrs[] _unused = {
    &_ar_lb_sts_rev,
    &_ar_localblock_lm_grp_0_info_0_hi_localblock,
    &_ar_localblock_lm_grp_0_info_0_mid_localblock,
    &_ar_localblock_lm_grp_0_info_0_lo_localblock,
    &_ar_localblock_lm_grp_1_info_1_hi_localblock,
    &_ar_localblock_lm_grp_1_info_1_mid_localblock,
    &_ar_localblock_lm_grp_1_info_1_lo_localblock,
    &_ar_localblock_lm_grp_2_info_2_hi_localblock,
    &_ar_localblock_lm_grp_2_info_2_mid_localblock,
    &_ar_localblock_lm_grp_2_info_2_lo_localblock,
    &_ar_localblock_lm_grp_3_info_3_hi_localblock,
    &_ar_localblock_lm_grp_3_info_3_mid_localblock,
    &_ar_localblock_lm_grp_3_info_3_lo_localblock,
    &_ar_localblock_lm_grp_4_info_4_hi_localblock,
    &_ar_localblock_lm_grp_4_info_4_mid_localblock,
    &_ar_localblock_lm_grp_4_info_4_lo_localblock,
    &_ar_localblock_lm_header_info_7_hi_localblock,
    &_ar_localblock_lm_header_info_7_mid_localblock,
    &_ar_localblock_lm_header_info_7_lo_localblock,
    &_ar_lb_cfg_params,
    &_ar_lb_cfg_wedge0,
    &_ar_lb_cfg_wedge1,
    &_ar_lb_err_flg,
    &_ar_lb_err_clr,
    &_ar_lb_nic0_pi0_err_flg,
    &_ar_lb_nic0_pi0_err_hss_msk,
    &_ar_lb_nic0_pi0_err_clr,
    &_ar_lb_nic0_pi0_err_first_flg,
    &_ar_lb_nic1_pi1_err_flg,
    &_ar_lb_nic1_pi1_err_hss_msk,
    &_ar_lb_nic1_pi1_err_clr,
    &_ar_lb_nic1_pi1_err_first_flg,
    &_ar_lb_nic2_pi2_err_flg,
    &_ar_lb_nic2_pi2_err_hss_msk,
    &_ar_lb_nic2_pi2_err_clr,
    &_ar_lb_nic2_pi2_err_first_flg,
    &_ar_lb_nic3_pi3_err_flg,
    &_ar_lb_nic3_pi3_err_hss_msk,
    &_ar_lb_nic3_pi3_err_clr,
    &_ar_lb_nic3_pi3_err_first_flg,
    &_ar_lb_pi0_err_os_msk,
    &_ar_lb_pi1_err_os_msk,
    &_ar_lb_pi2_err_os_msk,
    &_ar_lb_pi3_err_os_msk,
    &_ar_lb_err_hss_msk,
    &_ar_lb_hss_err_first_flg,
    &_ar_lb_dbg_creat0,
    &_ar_lb_dbg_creat1,
    &_ar_lb_dbg_creat2,
    &_ar_lb_dbg_creat3,
    &_ar_lb_dbg_creat_data_0,
    &_ar_lb_dbg_creat_data_1,
    &_ar_lb_dbg_creat_data_2,
    &_ar_lb_dbg_creat_data_3,
    &_ar_lb_dbg_creat_data_4,
    &_ar_lb_dbg_creat_data_5,
    &_ar_lb_dbg_creat_data_6,
    &_ar_lb_dbg_creat_data_7,
    &_ar_lb_nl_err,
    &_ar_lb_cfg_scratch_0,
    &_ar_lb_cfg_scratch_1,
    &_ar_lb_cfg_scratch_2,
    &_ar_lb_cfg_scratch_3,
    &_ar_lb_cfg_scratch_4,
    &_ar_lb_cfg_scratch_5,
    &_ar_lb_cfg_scratch_6,
    &_ar_lb_cfg_scratch_7,
    NULL
};

#endif
