/*
    GDB RSP and ARM Simulator

    Copyright (C) 2015 Wong Yan Yin, <jet_wong@hotmail.com>,
    Jackson Teh Ka Sing, <jackson_dmc69@hotmail.com>

    This file is part of GDB RSP and ARM Simulator.

    This program is free software, you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY, without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with This program.  If not, see <http://www.gnu.org/licenses/>.
*/


#include "TSTRegister.h"
#include <assert.h>
#include "ARMRegisters.h"
#include "getAndSetBits.h"
#include "StatusRegisters.h"
#include "ITandHints.h"
#include "ConditionalExecution.h"
#include "ShiftOperation.h"


/*Test Register Encoding T1

  TST<c> <Rn>,<Rm>

   31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
  |0   1  0  0  0  0| 1  0  0  0|   Rm   |   Rn   |             unused                  |

where:
        <c><q>        See Standard assembler syntax fields on page A6-7.

        <Rn>          Specifies the register that contains the first operand.

        <Rm>          Specifies the register that is optionally shifted and used as the second operand.

        <shift>       Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is
                      applied and both encodings are permitted. If <shift> is specified, only encoding T2 is
                      permitted. The possible shifts and how they are encoded are described in Shifts applied to a
                      register on page A6-12.
*/
void TSTRegisterT1(uint32_t instruction)
{
    uint32_t Rm = getBits(instruction, 21, 19);
    uint32_t Rn = getBits(instruction, 18, 16);

    if(inITBlock())
    {
        if( checkCondition(cond) )
            executeTSTRegister(Rn, Rm, 0, 0);
        shiftITState();
    }
    else
        executeTSTRegister(Rn, Rm, 0, 0);

    coreReg[PC] += 2;
}


/* Test Register Encoding T2

   TST<c>.W <Rn>,<Rm>{,<shift>}

   31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
  |1  1  1  0  1 |0  1 |0  0  0  0 |1|     Rn     |0|   imm3  |1  1 1 1|imm2| t |   Rm  |

  t => type

where:
          <c><q>    See Standard assembler syntax fields on page A6-7.

          <Rn>      Specifies the register that contains the first operand.

          <Rm>      Specifies the register that is optionally shifted and used as the second operand.

          <shift>   Specifies the shift to apply to the value read from <Rm>. If <shift> is omitted, no shift is
                    applied and both encodings are permitted. If <shift> is specified, only encoding T2 is
                    permitted. The possible shifts and how they are encoded are described in Shifts applied to a
                    register on page A6-12.
*/
void TSTRegisterT2(uint32_t instruction)
{
    uint32_t Rm =  getBits(instruction, 3, 0);
    uint32_t Rn = getBits(instruction, 19, 16);
    uint32_t imm2 = getBits(instruction, 7, 6);
    uint32_t imm3 = getBits(instruction, 14, 12);
    uint32_t shiftType = getBits(instruction, 5, 4);

    uint32_t shiftImm = (imm3 << 2 ) | imm2;

    if(inITBlock())
    {
        if( checkCondition(cond) )
            executeTSTRegister(Rn, Rm, shiftType, shiftImm);
        shiftITState();
    }
    else
        executeTSTRegister(Rn, Rm, shiftType, shiftImm);

    coreReg[PC] += 4;
}


/* Test (register) performs a logical AND operation on a register value and an optionally-shifted register value.
   It updates the condition flags based on the result, and discards the result.

   Input: Rn          register value which will be AND with Rm
          Rm          register value which will be AND with Rn
          shiftType         determine what type of shifting is needed
          shiftImmediate    shift range from 0 to 31
*/
void executeTSTRegister(uint32_t Rn, uint32_t Rm, uint32_t shiftType, uint32_t shiftImmediate)
{
    uint32_t shiftedRm, result;

    shiftType = determineShiftOperation(shiftType, shiftImmediate);
    shiftedRm = executeShiftOperation(shiftType, shiftImmediate, coreReg[Rm], 1);

    result = coreReg[Rn] & shiftedRm;

    updateZeroFlag(result);
    updateNegativeFlag(result);
}