dict set slaves ctrl_bus {ports {in_r {type i_ap_none width 64} out1 {type i_ap_none width 64} out2 {type i_ap_none width 64} ctrl1_regp {type i_ap_none width 32} ctrl2_regp {type i_ap_none width 32} layer1_regp {type i_ap_none width 32} layer2_regp {type i_ap_none width 32} actp_regp {type i_ap_none width 32} ap_start {type ap_ctrl width 1} ap_done {type ap_ctrl width 1} ap_ready {type ap_ctrl width 1} ap_continue {type ap_ctrl width 1} ap_idle {type ap_ctrl width 1}} mems {} has_ctrl 1}
set datawidth 32
set addrwidth 64
set intr_clr_mode TOW
