<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols,Project,Library/University Program,Library/Basic Functions,Library/University Program/Clock,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Basic Functions/Clocks; PLLs and Resets,Library,Library/Interface Protocols/Transceiver PLL" />
 <window width="1552" height="840" x="-8" y="-8" />
 <generation synthesis="VHDL" />
</preferences>
