Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 14:38:54 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           28 |
| No           | No                    | Yes                    |              26 |            8 |
| No           | Yes                   | No                     |              37 |           14 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             378 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+
|               Clock Signal              |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+
|  dataConsume1/next_state_reg[2]_i_2_n_0 |                                     |                        |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out                   | cmdProc1/numWords_bcd[2][3]_i_1_n_0 | reset_IBUF             |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out                   | cmdProc1/numWords_bcd[0][3]_i_1_n_0 | reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out                   | cmdProc1/numWords_bcd[1][3]_i_1_n_0 | reset_IBUF             |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out                   | cmdProc1/counterL7                  | cmdProc1/counterP60    |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out                   | rx/baudClkX8Count[3]_i_1_n_0        | rx/bitTmr[10]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out                   | rx/rcvShiftReg[9]_i_1_n_0           | rx/bitCount[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out                   | cmdProc1/E[0]                       |                        |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out                   | cmdProc1/counterL7_reg[3]           | reset_IBUF             |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out                   | rx/rcvDataReg[7]_i_1_n_0            | reset_IBUF             |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out                   | rx/sig_rxNow                        | reset_IBUF             |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out                   | dataConsume1/E[0]                   | dataConsume1/reg00     |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out                   | dataConsume1/E[0]                   | reset_IBUF             |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out                   | rx/rcvShiftReg[9]_i_1_n_0           | reset_IBUF             |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out                   | rx/bitTmr[10]_i_2_n_0               | rx/bitTmr[10]_i_1_n_0  |                4 |             11 |         2.75 |
|  clk_wiz/inst/clk_out                   | cmdProc1/outByteBuffer0             | reset_IBUF             |                3 |             13 |         4.33 |
|  clk_wiz/inst/clk_out                   | cmdProc1/outPPrinting[27]_i_1_n_0   | reset_IBUF             |                3 |             13 |         4.33 |
|  clk_wiz/inst/clk_out                   |                                     | tx/bitTmr              |                4 |             14 |         3.50 |
|  clk_wiz/inst/clk_out                   | dataGen1/ctrlIn_detected            | reset_IBUF             |                7 |             19 |         2.71 |
|  clk_wiz/inst/clk_out                   | cmdProc1/outMaxIndexBuffer          | reset_IBUF             |                8 |             25 |         3.12 |
|  clk_wiz/inst/clk_out                   | tx/txBit_i_2_n_0                    | tx/sig_txDone          |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out                   |                                     | reset_IBUF             |               18 |             49 |         2.72 |
|  clk_wiz/inst/clk_out                   | dataConsume1/counter02_out          | dataConsume1/counter0  |               16 |             58 |         3.62 |
|  clk_wiz/inst/clk_out                   | dataConsume1/maxIndex_int_0         | dataConsume1/counter0  |               15 |             66 |         4.40 |
|  clk_wiz/inst/clk_out                   | dataConsume1/cur_state_reg[2]_0[0]  | reset_IBUF             |               20 |             68 |         3.40 |
|  clk_wiz/inst/clk_out                   |                                     |                        |               27 |             83 |         3.07 |
+-----------------------------------------+-------------------------------------+------------------------+------------------+----------------+--------------+


