<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>icp_qat_fw_comp.h source code [linux-4.18.y/drivers/common/qat/qat_adf/icp_qat_fw_comp.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="icp_qat_fw_comp_cd_hdr,icp_qat_fw_comp_cmd_id,icp_qat_fw_comp_req,icp_qat_fw_comp_req_hdr_cd_pars,icp_qat_fw_comp_req_params,icp_qat_fw_comp_resp,icp_qat_fw_resp_comp_pars,icp_qat_fw_xlt_cd_hdr,icp_qat_fw_xlt_req_params "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/common/qat/qat_adf/icp_qat_fw_comp.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>common</a>/<a href='..'>qat</a>/<a href='./'>qat_adf</a>/<a href='icp_qat_fw_comp.h.html'>icp_qat_fw_comp.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0)</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2015-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td><u>#<span data-ppcond="4">ifndef</span> <span class="macro" data-ref="_M/_ICP_QAT_FW_COMP_H_">_ICP_QAT_FW_COMP_H_</span></u></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/_ICP_QAT_FW_COMP_H_" data-ref="_M/_ICP_QAT_FW_COMP_H_">_ICP_QAT_FW_COMP_H_</dfn></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="icp_qat_fw.h.html">"icp_qat_fw.h"</a></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><b>enum</b> <dfn class="type def" id="icp_qat_fw_comp_cmd_id" title='icp_qat_fw_comp_cmd_id' data-ref="icp_qat_fw_comp_cmd_id">icp_qat_fw_comp_cmd_id</dfn> {</td></tr>
<tr><th id="10">10</th><td>	<dfn class="enum" id="ICP_QAT_FW_COMP_CMD_STATIC" title='ICP_QAT_FW_COMP_CMD_STATIC' data-ref="ICP_QAT_FW_COMP_CMD_STATIC">ICP_QAT_FW_COMP_CMD_STATIC</dfn> = <var>0</var>,</td></tr>
<tr><th id="11">11</th><td>	<i class="doc">/*!&lt; Static Compress Request */</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td>	<dfn class="enum" id="ICP_QAT_FW_COMP_CMD_DYNAMIC" title='ICP_QAT_FW_COMP_CMD_DYNAMIC' data-ref="ICP_QAT_FW_COMP_CMD_DYNAMIC">ICP_QAT_FW_COMP_CMD_DYNAMIC</dfn> = <var>1</var>,</td></tr>
<tr><th id="14">14</th><td>	<i class="doc">/*!&lt; Dynamic Compress Request */</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td>	<dfn class="enum" id="ICP_QAT_FW_COMP_CMD_DECOMPRESS" title='ICP_QAT_FW_COMP_CMD_DECOMPRESS' data-ref="ICP_QAT_FW_COMP_CMD_DECOMPRESS">ICP_QAT_FW_COMP_CMD_DECOMPRESS</dfn> = <var>2</var>,</td></tr>
<tr><th id="17">17</th><td>	<i class="doc">/*!&lt; Decompress Request */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="ICP_QAT_FW_COMP_CMD_DELIMITER" title='ICP_QAT_FW_COMP_CMD_DELIMITER' data-ref="ICP_QAT_FW_COMP_CMD_DELIMITER">ICP_QAT_FW_COMP_CMD_DELIMITER</dfn></td></tr>
<tr><th id="20">20</th><td>	<i class="doc">/**&lt; Delimiter type */</i></td></tr>
<tr><th id="21">21</th><td>};</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i class="doc">/**&lt; Flag usage */</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_STATELESS_SESSION" data-ref="_M/ICP_QAT_FW_COMP_STATELESS_SESSION">ICP_QAT_FW_COMP_STATELESS_SESSION</dfn> 0</u></td></tr>
<tr><th id="26">26</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="27">27</th><td><i class="doc"> *  Flag representing that session is stateless</i></td></tr>
<tr><th id="28">28</th><td><i class="doc"> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_STATEFUL_SESSION" data-ref="_M/ICP_QAT_FW_COMP_STATEFUL_SESSION">ICP_QAT_FW_COMP_STATEFUL_SESSION</dfn> 1</u></td></tr>
<tr><th id="31">31</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="32">32</th><td><i class="doc"> *  Flag representing that session is stateful</i></td></tr>
<tr><th id="33">33</th><td><i class="doc"> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NOT_AUTO_SELECT_BEST" data-ref="_M/ICP_QAT_FW_COMP_NOT_AUTO_SELECT_BEST">ICP_QAT_FW_COMP_NOT_AUTO_SELECT_BEST</dfn> 0</u></td></tr>
<tr><th id="36">36</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="37">37</th><td><i class="doc"> * Flag representing that autoselectbest is NOT used</i></td></tr>
<tr><th id="38">38</th><td><i class="doc"> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_AUTO_SELECT_BEST" data-ref="_M/ICP_QAT_FW_COMP_AUTO_SELECT_BEST">ICP_QAT_FW_COMP_AUTO_SELECT_BEST</dfn> 1</u></td></tr>
<tr><th id="41">41</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> * Flag representing that autoselectbest is used</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NOT_ENH_AUTO_SELECT_BEST" data-ref="_M/ICP_QAT_FW_COMP_NOT_ENH_AUTO_SELECT_BEST">ICP_QAT_FW_COMP_NOT_ENH_AUTO_SELECT_BEST</dfn> 0</u></td></tr>
<tr><th id="46">46</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="47">47</th><td><i class="doc"> * Flag representing that enhanced autoselectbest is NOT used</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> */</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_ENH_AUTO_SELECT_BEST" data-ref="_M/ICP_QAT_FW_COMP_ENH_AUTO_SELECT_BEST">ICP_QAT_FW_COMP_ENH_AUTO_SELECT_BEST</dfn> 1</u></td></tr>
<tr><th id="51">51</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="52">52</th><td><i class="doc"> * Flag representing that enhanced autoselectbest is used</i></td></tr>
<tr><th id="53">53</th><td><i class="doc"> */</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NOT_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST" data-ref="_M/ICP_QAT_FW_COMP_NOT_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST">ICP_QAT_FW_COMP_NOT_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST</dfn> 0</u></td></tr>
<tr><th id="56">56</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> * Flag representing that enhanced autoselectbest is NOT used</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> */</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST" data-ref="_M/ICP_QAT_FW_COMP_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST">ICP_QAT_FW_COMP_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST</dfn> 1</u></td></tr>
<tr><th id="61">61</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="62">62</th><td><i class="doc"> * Flag representing that enhanced autoselectbest is used</i></td></tr>
<tr><th id="63">63</th><td><i class="doc"> */</i></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_USED_AS_INTMD_BUF" data-ref="_M/ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_USED_AS_INTMD_BUF">ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_USED_AS_INTMD_BUF</dfn> 1</u></td></tr>
<tr><th id="66">66</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="67">67</th><td><i class="doc"> * Flag representing secure RAM from being used as</i></td></tr>
<tr><th id="68">68</th><td><i class="doc"> * an intermediate buffer is DISABLED.</i></td></tr>
<tr><th id="69">69</th><td><i class="doc"> */</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_ENABLE_SECURE_RAM_USED_AS_INTMD_BUF" data-ref="_M/ICP_QAT_FW_COMP_ENABLE_SECURE_RAM_USED_AS_INTMD_BUF">ICP_QAT_FW_COMP_ENABLE_SECURE_RAM_USED_AS_INTMD_BUF</dfn> 0</u></td></tr>
<tr><th id="72">72</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="73">73</th><td><i class="doc"> * Flag representing secure RAM from being used as</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> * an intermediate buffer is ENABLED.</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> */</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i class="doc">/**&lt; Flag mask &amp; bit position */</i></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS">ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS</dfn> 2</u></td></tr>
<tr><th id="80">80</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> * Starting bit position for the session type</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_SESSION_TYPE_MASK" data-ref="_M/ICP_QAT_FW_COMP_SESSION_TYPE_MASK">ICP_QAT_FW_COMP_SESSION_TYPE_MASK</dfn> 0x1</u></td></tr>
<tr><th id="85">85</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="86">86</th><td><i class="doc"> * One bit mask used to determine the session type</i></td></tr>
<tr><th id="87">87</th><td><i class="doc"> */</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS">ICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS</dfn> 3</u></td></tr>
<tr><th id="90">90</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="91">91</th><td><i class="doc"> * Starting bit position for auto select best</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"> */</i></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK" data-ref="_M/ICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK">ICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK</dfn> 0x1</u></td></tr>
<tr><th id="95">95</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="96">96</th><td><i class="doc"> * One bit mask for auto select best</i></td></tr>
<tr><th id="97">97</th><td><i class="doc"> */</i></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS">ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS</dfn> 4</u></td></tr>
<tr><th id="100">100</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> * Starting bit position for enhanced auto select best</i></td></tr>
<tr><th id="102">102</th><td><i class="doc"> */</i></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK" data-ref="_M/ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK">ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK</dfn> 0x1</u></td></tr>
<tr><th id="105">105</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="106">106</th><td><i class="doc"> * One bit mask for enhanced auto select best</i></td></tr>
<tr><th id="107">107</th><td><i class="doc"> */</i></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS">ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS</dfn> 5</u></td></tr>
<tr><th id="110">110</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> * Starting bit position for disabling type zero header write back</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> * when Enhanced autoselect best is enabled. If set firmware does</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> * not return type0 store block header, only copies src to dest.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> * (if best output is Type0)</i></td></tr>
<tr><th id="115">115</th><td><i class="doc"> */</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK" data-ref="_M/ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK">ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK</dfn> 0x1</u></td></tr>
<tr><th id="118">118</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="119">119</th><td><i class="doc"> * One bit mask for auto select best</i></td></tr>
<tr><th id="120">120</th><td><i class="doc"> */</i></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS">ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS</dfn> 7</u></td></tr>
<tr><th id="123">123</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="124">124</th><td><i class="doc"> * Starting bit position for flag used to disable secure ram from</i></td></tr>
<tr><th id="125">125</th><td><i class="doc"> *  being used as an intermediate buffer.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc"> */</i></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK" data-ref="_M/ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK">ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK</dfn> 0x1</u></td></tr>
<tr><th id="129">129</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="130">130</th><td><i class="doc"> * One bit mask for disable secure ram for use as an intermediate</i></td></tr>
<tr><th id="131">131</th><td><i class="doc"> * buffer.</i></td></tr>
<tr><th id="132">132</th><td><i class="doc"> */</i></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_FLAGS_BUILD" data-ref="_M/ICP_QAT_FW_COMP_FLAGS_BUILD">ICP_QAT_FW_COMP_FLAGS_BUILD</dfn>(sesstype, autoselect, enhanced_asb,        \</u></td></tr>
<tr><th id="135">135</th><td><u>				    ret_uncomp, secure_ram)                    \</u></td></tr>
<tr><th id="136">136</th><td><u>	((((sesstype)&amp;ICP_QAT_FW_COMP_SESSION_TYPE_MASK)                       \</u></td></tr>
<tr><th id="137">137</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS) |                            \</u></td></tr>
<tr><th id="138">138</th><td><u>	 (((autoselect)&amp;ICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK)                 \</u></td></tr>
<tr><th id="139">139</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS) |                        \</u></td></tr>
<tr><th id="140">140</th><td><u>	 (((enhanced_asb)&amp;ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK)      \</u></td></tr>
<tr><th id="141">141</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS) |               \</u></td></tr>
<tr><th id="142">142</th><td><u>	 (((ret_uncomp)&amp;ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK)    \</u></td></tr>
<tr><th id="143">143</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS) |           \</u></td></tr>
<tr><th id="144">144</th><td><u>	 (((secure_ram)&amp;ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK)  \</u></td></tr>
<tr><th id="145">145</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS))</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><b>union</b> <dfn class="type def" id="icp_qat_fw_comp_req_hdr_cd_pars" title='icp_qat_fw_comp_req_hdr_cd_pars' data-ref="icp_qat_fw_comp_req_hdr_cd_pars">icp_qat_fw_comp_req_hdr_cd_pars</dfn> {</td></tr>
<tr><th id="148">148</th><td>	<i class="doc">/**&lt; LWs 2-5 */</i></td></tr>
<tr><th id="149">149</th><td>	<b>struct</b> {</td></tr>
<tr><th id="150">150</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_addr" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::content_desc_addr' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_addr">content_desc_addr</dfn>;</td></tr>
<tr><th id="151">151</th><td>		<i class="doc">/**&lt; Address of the content descriptor */</i></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_resrvd1" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::content_desc_resrvd1' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_resrvd1">content_desc_resrvd1</dfn>;</td></tr>
<tr><th id="154">154</th><td>		<i class="doc">/**&lt; Content descriptor reserved field */</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_params_sz" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::content_desc_params_sz' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_params_sz">content_desc_params_sz</dfn>;</td></tr>
<tr><th id="157">157</th><td>		<i class="doc">/**&lt; Size of the content descriptor parameters in quad words.</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">		 * These parameters describe the session setup configuration</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">		 * info for the slices that this request relies upon i.e.</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">		 * the configuration word and cipher key needed by the cipher</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">		 * slice if there is a request for cipher processing.</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_hdr_resrvd2" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::content_desc_hdr_resrvd2' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_hdr_resrvd2">content_desc_hdr_resrvd2</dfn>;</td></tr>
<tr><th id="165">165</th><td>		<i class="doc">/**&lt; Content descriptor reserved field */</i></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_resrvd3" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::content_desc_resrvd3' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_resrvd3">content_desc_resrvd3</dfn>;</td></tr>
<tr><th id="168">168</th><td>		<i class="doc">/**&lt; Content descriptor reserved field */</i></td></tr>
<tr><th id="169">169</th><td>	} <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::s" title='icp_qat_fw_comp_req_hdr_cd_pars::s' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::s">s</dfn>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	<b>struct</b> {</td></tr>
<tr><th id="172">172</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::comp_slice_cfg_word" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::comp_slice_cfg_word' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::comp_slice_cfg_word">comp_slice_cfg_word</dfn>[<a class="macro" href="icp_qat_fw.h.html#21" title="2" data-ref="_M/ICP_QAT_FW_NUM_LONGWORDS_2">ICP_QAT_FW_NUM_LONGWORDS_2</a>];</td></tr>
<tr><th id="173">173</th><td>		<i>/* Compression Slice Config Word */</i></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_resrvd4" title='icp_qat_fw_comp_req_hdr_cd_pars::(anonymous struct)::content_desc_resrvd4' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::(anonymous)::content_desc_resrvd4">content_desc_resrvd4</dfn>;</td></tr>
<tr><th id="176">176</th><td>		<i class="doc">/**&lt; Content descriptor reserved field */</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>	} <dfn class="decl field" id="icp_qat_fw_comp_req_hdr_cd_pars::sl" title='icp_qat_fw_comp_req_hdr_cd_pars::sl' data-ref="icp_qat_fw_comp_req_hdr_cd_pars::sl">sl</dfn>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>};</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_comp_req_params" title='icp_qat_fw_comp_req_params' data-ref="icp_qat_fw_comp_req_params">icp_qat_fw_comp_req_params</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<i class="doc">/**&lt; LW 14 */</i></td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_params::comp_len" title='icp_qat_fw_comp_req_params::comp_len' data-ref="icp_qat_fw_comp_req_params::comp_len">comp_len</dfn>;</td></tr>
<tr><th id="185">185</th><td>	<i class="doc">/**&lt; Size of input to process in bytes Note:  Only EOP requests can be</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">	 * odd for decompression. IA must set LSB to zero for odd sized</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">	 * intermediate inputs</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>	<i class="doc">/**&lt; LW 15 */</i></td></tr>
<tr><th id="191">191</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_params::out_buffer_sz" title='icp_qat_fw_comp_req_params::out_buffer_sz' data-ref="icp_qat_fw_comp_req_params::out_buffer_sz">out_buffer_sz</dfn>;</td></tr>
<tr><th id="192">192</th><td>	<i class="doc">/**&lt; Size of output buffer in bytes */</i></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>	<i class="doc">/**&lt; LW 16 */</i></td></tr>
<tr><th id="195">195</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_params::initial_crc32" title='icp_qat_fw_comp_req_params::initial_crc32' data-ref="icp_qat_fw_comp_req_params::initial_crc32">initial_crc32</dfn>;</td></tr>
<tr><th id="196">196</th><td>	<i class="doc">/**&lt; CRC of previously processed bytes */</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<i class="doc">/**&lt; LW 17 */</i></td></tr>
<tr><th id="199">199</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_params::initial_adler" title='icp_qat_fw_comp_req_params::initial_adler' data-ref="icp_qat_fw_comp_req_params::initial_adler">initial_adler</dfn>;</td></tr>
<tr><th id="200">200</th><td>	<i class="doc">/**&lt; Adler of previously processed bytes */</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>	<i class="doc">/**&lt; LW 18 */</i></td></tr>
<tr><th id="203">203</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_params::req_par_flags" title='icp_qat_fw_comp_req_params::req_par_flags' data-ref="icp_qat_fw_comp_req_params::req_par_flags">req_par_flags</dfn>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>	<i class="doc">/**&lt; LW 19 */</i></td></tr>
<tr><th id="206">206</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req_params::rsrvd" title='icp_qat_fw_comp_req_params::rsrvd' data-ref="icp_qat_fw_comp_req_params::rsrvd">rsrvd</dfn>;</td></tr>
<tr><th id="207">207</th><td>};</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_REQ_PARAM_FLAGS_BUILD" data-ref="_M/ICP_QAT_FW_COMP_REQ_PARAM_FLAGS_BUILD">ICP_QAT_FW_COMP_REQ_PARAM_FLAGS_BUILD</dfn>(sop, eop, bfinal, cnv, cnvnr)    \</u></td></tr>
<tr><th id="210">210</th><td><u>	((((sop)&amp;ICP_QAT_FW_COMP_SOP_MASK) &lt;&lt; ICP_QAT_FW_COMP_SOP_BITPOS) |    \</u></td></tr>
<tr><th id="211">211</th><td><u>	 (((eop)&amp;ICP_QAT_FW_COMP_EOP_MASK) &lt;&lt; ICP_QAT_FW_COMP_EOP_BITPOS) |    \</u></td></tr>
<tr><th id="212">212</th><td><u>	 (((bfinal)&amp;ICP_QAT_FW_COMP_BFINAL_MASK)                               \</u></td></tr>
<tr><th id="213">213</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_BFINAL_BITPOS) |                                  \</u></td></tr>
<tr><th id="214">214</th><td><u>	 ((cnv &amp; ICP_QAT_FW_COMP_CNV_MASK) &lt;&lt; ICP_QAT_FW_COMP_CNV_BITPOS) |    \</u></td></tr>
<tr><th id="215">215</th><td><u>	 ((cnvnr &amp; ICP_QAT_FW_COMP_CNV_RECOVERY_MASK)                          \</u></td></tr>
<tr><th id="216">216</th><td><u>	  &lt;&lt; ICP_QAT_FW_COMP_CNV_RECOVERY_BITPOS))</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NOT_SOP" data-ref="_M/ICP_QAT_FW_COMP_NOT_SOP">ICP_QAT_FW_COMP_NOT_SOP</dfn> 0</u></td></tr>
<tr><th id="219">219</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="220">220</th><td><i class="doc"> * Flag representing that a request is NOT Start of Packet</i></td></tr>
<tr><th id="221">221</th><td><i class="doc"> */</i></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_SOP" data-ref="_M/ICP_QAT_FW_COMP_SOP">ICP_QAT_FW_COMP_SOP</dfn> 1</u></td></tr>
<tr><th id="224">224</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="225">225</th><td><i class="doc"> * Flag representing that a request IS Start of Packet</i></td></tr>
<tr><th id="226">226</th><td><i class="doc"> */</i></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NOT_EOP" data-ref="_M/ICP_QAT_FW_COMP_NOT_EOP">ICP_QAT_FW_COMP_NOT_EOP</dfn> 0</u></td></tr>
<tr><th id="229">229</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="230">230</th><td><i class="doc"> * Flag representing that a request is NOT Start of Packet</i></td></tr>
<tr><th id="231">231</th><td><i class="doc"> */</i></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_EOP" data-ref="_M/ICP_QAT_FW_COMP_EOP">ICP_QAT_FW_COMP_EOP</dfn> 1</u></td></tr>
<tr><th id="234">234</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="235">235</th><td><i class="doc"> * Flag representing that a request IS End of Packet</i></td></tr>
<tr><th id="236">236</th><td><i class="doc"> */</i></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NOT_BFINAL" data-ref="_M/ICP_QAT_FW_COMP_NOT_BFINAL">ICP_QAT_FW_COMP_NOT_BFINAL</dfn> 0</u></td></tr>
<tr><th id="239">239</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="240">240</th><td><i class="doc"> * Flag representing to indicate firmware this is not the last block</i></td></tr>
<tr><th id="241">241</th><td><i class="doc"> */</i></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_BFINAL" data-ref="_M/ICP_QAT_FW_COMP_BFINAL">ICP_QAT_FW_COMP_BFINAL</dfn> 1</u></td></tr>
<tr><th id="244">244</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="245">245</th><td><i class="doc"> * Flag representing to indicate firmware this is the last block</i></td></tr>
<tr><th id="246">246</th><td><i class="doc"> */</i></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NO_CNV" data-ref="_M/ICP_QAT_FW_COMP_NO_CNV">ICP_QAT_FW_COMP_NO_CNV</dfn> 0</u></td></tr>
<tr><th id="249">249</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="250">250</th><td><i class="doc"> * Flag indicating that NO cnv check is to be performed on the request</i></td></tr>
<tr><th id="251">251</th><td><i class="doc"> */</i></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_CNV" data-ref="_M/ICP_QAT_FW_COMP_CNV">ICP_QAT_FW_COMP_CNV</dfn> 1</u></td></tr>
<tr><th id="254">254</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="255">255</th><td><i class="doc"> * Flag indicating that a cnv check IS to be performed on the request</i></td></tr>
<tr><th id="256">256</th><td><i class="doc"> */</i></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_NO_CNV_RECOVERY" data-ref="_M/ICP_QAT_FW_COMP_NO_CNV_RECOVERY">ICP_QAT_FW_COMP_NO_CNV_RECOVERY</dfn> 0</u></td></tr>
<tr><th id="259">259</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="260">260</th><td><i class="doc"> * Flag indicating that NO cnv recovery is to be performed on the request</i></td></tr>
<tr><th id="261">261</th><td><i class="doc"> */</i></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_CNV_RECOVERY" data-ref="_M/ICP_QAT_FW_COMP_CNV_RECOVERY">ICP_QAT_FW_COMP_CNV_RECOVERY</dfn> 1</u></td></tr>
<tr><th id="264">264</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="265">265</th><td><i class="doc"> * Flag indicating that a cnv recovery is to be performed on the request</i></td></tr>
<tr><th id="266">266</th><td><i class="doc"> */</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_SOP_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_SOP_BITPOS">ICP_QAT_FW_COMP_SOP_BITPOS</dfn> 0</u></td></tr>
<tr><th id="269">269</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="270">270</th><td><i class="doc"> * Starting bit position for SOP</i></td></tr>
<tr><th id="271">271</th><td><i class="doc"> */</i></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_SOP_MASK" data-ref="_M/ICP_QAT_FW_COMP_SOP_MASK">ICP_QAT_FW_COMP_SOP_MASK</dfn> 0x1</u></td></tr>
<tr><th id="274">274</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="275">275</th><td><i class="doc"> *  One bit mask used to determine SOP</i></td></tr>
<tr><th id="276">276</th><td><i class="doc"> */</i></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_EOP_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_EOP_BITPOS">ICP_QAT_FW_COMP_EOP_BITPOS</dfn> 1</u></td></tr>
<tr><th id="279">279</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="280">280</th><td><i class="doc"> *  Starting bit position for EOP</i></td></tr>
<tr><th id="281">281</th><td><i class="doc"> */</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_EOP_MASK" data-ref="_M/ICP_QAT_FW_COMP_EOP_MASK">ICP_QAT_FW_COMP_EOP_MASK</dfn> 0x1</u></td></tr>
<tr><th id="284">284</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="285">285</th><td><i class="doc"> *  One bit mask used to determine EOP</i></td></tr>
<tr><th id="286">286</th><td><i class="doc"> */</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_BFINAL_MASK" data-ref="_M/ICP_QAT_FW_COMP_BFINAL_MASK">ICP_QAT_FW_COMP_BFINAL_MASK</dfn> 0x1</u></td></tr>
<tr><th id="289">289</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="290">290</th><td><i class="doc"> *  One bit mask for the bfinal bit</i></td></tr>
<tr><th id="291">291</th><td><i class="doc"> */</i></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_BFINAL_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_BFINAL_BITPOS">ICP_QAT_FW_COMP_BFINAL_BITPOS</dfn> 6</u></td></tr>
<tr><th id="294">294</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="295">295</th><td><i class="doc"> *  Starting bit position for the bfinal bit</i></td></tr>
<tr><th id="296">296</th><td><i class="doc"> */</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_CNV_MASK" data-ref="_M/ICP_QAT_FW_COMP_CNV_MASK">ICP_QAT_FW_COMP_CNV_MASK</dfn> 0x1</u></td></tr>
<tr><th id="299">299</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="300">300</th><td><i class="doc"> * One bit mask for the CNV bit</i></td></tr>
<tr><th id="301">301</th><td><i class="doc"> */</i></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_CNV_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_CNV_BITPOS">ICP_QAT_FW_COMP_CNV_BITPOS</dfn> 16</u></td></tr>
<tr><th id="304">304</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="305">305</th><td><i class="doc"> * Starting bit position for the CNV bit</i></td></tr>
<tr><th id="306">306</th><td><i class="doc"> */</i></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_CNV_RECOVERY_MASK" data-ref="_M/ICP_QAT_FW_COMP_CNV_RECOVERY_MASK">ICP_QAT_FW_COMP_CNV_RECOVERY_MASK</dfn> 0x1</u></td></tr>
<tr><th id="309">309</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="310">310</th><td><i class="doc"> * One bit mask for the CNV Recovery bit</i></td></tr>
<tr><th id="311">311</th><td><i class="doc"> */</i></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/ICP_QAT_FW_COMP_CNV_RECOVERY_BITPOS" data-ref="_M/ICP_QAT_FW_COMP_CNV_RECOVERY_BITPOS">ICP_QAT_FW_COMP_CNV_RECOVERY_BITPOS</dfn> 17</u></td></tr>
<tr><th id="314">314</th><td><i class="doc">/**&lt; <span class="command">@ingroup</span> <span class="verb">icp_qat_fw_comp</span></i></td></tr>
<tr><th id="315">315</th><td><i class="doc"> * Starting bit position for the CNV Recovery bit</i></td></tr>
<tr><th id="316">316</th><td><i class="doc"> */</i></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_xlt_req_params" title='icp_qat_fw_xlt_req_params' data-ref="icp_qat_fw_xlt_req_params">icp_qat_fw_xlt_req_params</dfn> {</td></tr>
<tr><th id="319">319</th><td>	<i class="doc">/**&lt; LWs 20-21 */</i></td></tr>
<tr><th id="320">320</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_xlt_req_params::inter_buff_ptr" title='icp_qat_fw_xlt_req_params::inter_buff_ptr' data-ref="icp_qat_fw_xlt_req_params::inter_buff_ptr">inter_buff_ptr</dfn>;</td></tr>
<tr><th id="321">321</th><td>	<i class="doc">/**&lt; This field specifies the physical address of an intermediate</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">	 *  buffer SGL array. The array contains a pair of 64-bit</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">	 *  intermediate buffer pointers to SGL buffer descriptors, one pair</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">	 *  per CPM. Please refer to the CPM1.6 Firmware Interface HLD</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">	 *  specification for more details.</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="327">327</th><td>};</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_comp_cd_hdr" title='icp_qat_fw_comp_cd_hdr' data-ref="icp_qat_fw_comp_cd_hdr">icp_qat_fw_comp_cd_hdr</dfn> {</td></tr>
<tr><th id="331">331</th><td>	<i class="doc">/**&lt; LW 24 */</i></td></tr>
<tr><th id="332">332</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="icp_qat_fw_comp_cd_hdr::ram_bank_flags" title='icp_qat_fw_comp_cd_hdr::ram_bank_flags' data-ref="icp_qat_fw_comp_cd_hdr::ram_bank_flags">ram_bank_flags</dfn>;</td></tr>
<tr><th id="333">333</th><td>	<i class="doc">/**&lt; Flags to show which ram banks to access */</i></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_fw_comp_cd_hdr::comp_cfg_offset" title='icp_qat_fw_comp_cd_hdr::comp_cfg_offset' data-ref="icp_qat_fw_comp_cd_hdr::comp_cfg_offset">comp_cfg_offset</dfn>;</td></tr>
<tr><th id="336">336</th><td>	<i class="doc">/**&lt; Quad word offset from the content descriptor parameters address</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">	 * to the parameters for the compression processing</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_fw_comp_cd_hdr::next_curr_id" title='icp_qat_fw_comp_cd_hdr::next_curr_id' data-ref="icp_qat_fw_comp_cd_hdr::next_curr_id">next_curr_id</dfn>;</td></tr>
<tr><th id="341">341</th><td>	<i class="doc">/**&lt; This field combines the next and current id (each four bits) -</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">	 * the next id is the most significant nibble.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">	 * Next Id:  Set to the next slice to pass the compressed data through.</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">	 * Set to ICP_QAT_FW_SLICE_DRAM_WR if the data is not to go through</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">	 * anymore slices after compression</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">	 * Current Id: Initialised with the compression slice type</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>	<i class="doc">/**&lt; LW 25 */</i></td></tr>
<tr><th id="350">350</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_cd_hdr::resrvd" title='icp_qat_fw_comp_cd_hdr::resrvd' data-ref="icp_qat_fw_comp_cd_hdr::resrvd">resrvd</dfn>;</td></tr>
<tr><th id="351">351</th><td>	<i class="doc">/**&lt; LWs 26-27 */</i></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_comp_cd_hdr::comp_state_addr" title='icp_qat_fw_comp_cd_hdr::comp_state_addr' data-ref="icp_qat_fw_comp_cd_hdr::comp_state_addr">comp_state_addr</dfn>;</td></tr>
<tr><th id="354">354</th><td>	<i class="doc">/**&lt; Pointer to compression state */</i></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>	<i class="doc">/**&lt; LWs 28-29 */</i></td></tr>
<tr><th id="357">357</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_comp_cd_hdr::ram_banks_addr" title='icp_qat_fw_comp_cd_hdr::ram_banks_addr' data-ref="icp_qat_fw_comp_cd_hdr::ram_banks_addr">ram_banks_addr</dfn>;</td></tr>
<tr><th id="358">358</th><td>	<i class="doc">/**&lt; Pointer to banks */</i></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>};</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_xlt_cd_hdr" title='icp_qat_fw_xlt_cd_hdr' data-ref="icp_qat_fw_xlt_cd_hdr">icp_qat_fw_xlt_cd_hdr</dfn> {</td></tr>
<tr><th id="364">364</th><td>	<i class="doc">/**&lt; LW 30 */</i></td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="icp_qat_fw_xlt_cd_hdr::resrvd1" title='icp_qat_fw_xlt_cd_hdr::resrvd1' data-ref="icp_qat_fw_xlt_cd_hdr::resrvd1">resrvd1</dfn>;</td></tr>
<tr><th id="366">366</th><td>	<i class="doc">/**&lt; Reserved field and assumed set to 0 */</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_fw_xlt_cd_hdr::resrvd2" title='icp_qat_fw_xlt_cd_hdr::resrvd2' data-ref="icp_qat_fw_xlt_cd_hdr::resrvd2">resrvd2</dfn>;</td></tr>
<tr><th id="369">369</th><td>	<i class="doc">/**&lt; Reserved field and assumed set to 0 */</i></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="icp_qat_fw_xlt_cd_hdr::next_curr_id" title='icp_qat_fw_xlt_cd_hdr::next_curr_id' data-ref="icp_qat_fw_xlt_cd_hdr::next_curr_id">next_curr_id</dfn>;</td></tr>
<tr><th id="372">372</th><td>	<i class="doc">/**&lt; This field combines the next and current id (each four bits) -</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">	 * the next id is the most significant nibble.</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">	 * Next Id:  Set to the next slice to pass the translated data through.</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">	 * Set to ICP_QAT_FW_SLICE_DRAM_WR if the data is not to go through</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">	 * any more slices after compression</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">	 * Current Id: Initialised with the translation slice type</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>	<i class="doc">/**&lt; LW 31 */</i></td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_xlt_cd_hdr::resrvd3" title='icp_qat_fw_xlt_cd_hdr::resrvd3' data-ref="icp_qat_fw_xlt_cd_hdr::resrvd3">resrvd3</dfn>;</td></tr>
<tr><th id="382">382</th><td>	<i class="doc">/**&lt; Reserved and should be set to zero, needed for quadword</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">	 * alignment</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="385">385</th><td>};</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_comp_req" title='icp_qat_fw_comp_req' data-ref="icp_qat_fw_comp_req">icp_qat_fw_comp_req</dfn> {</td></tr>
<tr><th id="388">388</th><td>	<i class="doc">/**&lt; LWs 0-1 */</i></td></tr>
<tr><th id="389">389</th><td>	<b>struct</b> <a class="type" href="icp_qat_fw.h.html#icp_qat_fw_comn_req_hdr" title='icp_qat_fw_comn_req_hdr' data-ref="icp_qat_fw_comn_req_hdr">icp_qat_fw_comn_req_hdr</a> <dfn class="decl field" id="icp_qat_fw_comp_req::comn_hdr" title='icp_qat_fw_comp_req::comn_hdr' data-ref="icp_qat_fw_comp_req::comn_hdr">comn_hdr</dfn>;</td></tr>
<tr><th id="390">390</th><td>	<i class="doc">/**&lt; Common request header - for Service Command Id,</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">	 * use service-specific Compression Command Id.</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">	 * Service Specific Flags - use Compression Command Flags</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>	<i class="doc">/**&lt; LWs 2-5 */</i></td></tr>
<tr><th id="396">396</th><td>	<b>union</b> <a class="type" href="#icp_qat_fw_comp_req_hdr_cd_pars" title='icp_qat_fw_comp_req_hdr_cd_pars' data-ref="icp_qat_fw_comp_req_hdr_cd_pars">icp_qat_fw_comp_req_hdr_cd_pars</a> <dfn class="decl field" id="icp_qat_fw_comp_req::cd_pars" title='icp_qat_fw_comp_req::cd_pars' data-ref="icp_qat_fw_comp_req::cd_pars">cd_pars</dfn>;</td></tr>
<tr><th id="397">397</th><td>	<i class="doc">/**&lt; Compression service-specific content descriptor field which points</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">	 * either to a content descriptor parameter block or contains the</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">	 * compression slice config word.</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>	<i class="doc">/**&lt; LWs 6-13 */</i></td></tr>
<tr><th id="403">403</th><td>	<b>struct</b> <a class="type" href="icp_qat_fw.h.html#icp_qat_fw_comn_req_mid" title='icp_qat_fw_comn_req_mid' data-ref="icp_qat_fw_comn_req_mid">icp_qat_fw_comn_req_mid</a> <dfn class="decl field" id="icp_qat_fw_comp_req::comn_mid" title='icp_qat_fw_comp_req::comn_mid' data-ref="icp_qat_fw_comp_req::comn_mid">comn_mid</dfn>;</td></tr>
<tr><th id="404">404</th><td>	<i class="doc">/**&lt; Common request middle section */</i></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>	<i class="doc">/**&lt; LWs 14-19 */</i></td></tr>
<tr><th id="407">407</th><td>	<b>struct</b> <a class="type" href="#icp_qat_fw_comp_req_params" title='icp_qat_fw_comp_req_params' data-ref="icp_qat_fw_comp_req_params">icp_qat_fw_comp_req_params</a> <dfn class="decl field" id="icp_qat_fw_comp_req::comp_pars" title='icp_qat_fw_comp_req::comp_pars' data-ref="icp_qat_fw_comp_req::comp_pars">comp_pars</dfn>;</td></tr>
<tr><th id="408">408</th><td>	<i class="doc">/**&lt; Compression request Parameters block */</i></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>	<i class="doc">/**&lt; LWs 20-21 */</i></td></tr>
<tr><th id="411">411</th><td>	<b>union</b> {</td></tr>
<tr><th id="412">412</th><td>		<b>struct</b> <a class="type" href="#icp_qat_fw_xlt_req_params" title='icp_qat_fw_xlt_req_params' data-ref="icp_qat_fw_xlt_req_params">icp_qat_fw_xlt_req_params</a> <dfn class="decl field" id="icp_qat_fw_comp_req::(anonymous)::xlt_pars" title='icp_qat_fw_comp_req::(anonymous union)::xlt_pars' data-ref="icp_qat_fw_comp_req::(anonymous)::xlt_pars">xlt_pars</dfn>;</td></tr>
<tr><th id="413">413</th><td>		<i class="doc">/**&lt; Translation request Parameters block */</i></td></tr>
<tr><th id="414">414</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req::(anonymous)::resrvd1" title='icp_qat_fw_comp_req::(anonymous union)::resrvd1' data-ref="icp_qat_fw_comp_req::(anonymous)::resrvd1">resrvd1</dfn>[<a class="macro" href="icp_qat_fw.h.html#21" title="2" data-ref="_M/ICP_QAT_FW_NUM_LONGWORDS_2">ICP_QAT_FW_NUM_LONGWORDS_2</a>];</td></tr>
<tr><th id="415">415</th><td>		<i class="doc">/**&lt; Reserved if not used for translation */</i></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>	} <dfn class="decl field" id="icp_qat_fw_comp_req::u1" title='icp_qat_fw_comp_req::u1' data-ref="icp_qat_fw_comp_req::u1">u1</dfn>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>	<i class="doc">/**&lt; LWs 22-23 */</i></td></tr>
<tr><th id="420">420</th><td>	<b>union</b> {</td></tr>
<tr><th id="421">421</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req::(anonymous)::resrvd2" title='icp_qat_fw_comp_req::(anonymous union)::resrvd2' data-ref="icp_qat_fw_comp_req::(anonymous)::resrvd2">resrvd2</dfn>[<a class="macro" href="icp_qat_fw.h.html#21" title="2" data-ref="_M/ICP_QAT_FW_NUM_LONGWORDS_2">ICP_QAT_FW_NUM_LONGWORDS_2</a>];</td></tr>
<tr><th id="422">422</th><td>		<i class="doc">/**&lt; Reserved - not used if Batch and Pack is disabled.*/</i></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req::(anonymous)::bnp_res_table_addr" title='icp_qat_fw_comp_req::(anonymous union)::bnp_res_table_addr' data-ref="icp_qat_fw_comp_req::(anonymous)::bnp_res_table_addr">bnp_res_table_addr</dfn>;</td></tr>
<tr><th id="425">425</th><td>		<i class="doc">/**&lt; A generic pointer to the unbounded list of</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">		 * icp_qat_fw_resp_comp_pars members. This pointer is only</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">		 * used when the Batch and Pack is enabled.</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="429">429</th><td>	} <dfn class="decl field" id="icp_qat_fw_comp_req::u3" title='icp_qat_fw_comp_req::u3' data-ref="icp_qat_fw_comp_req::u3">u3</dfn>;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>	<i class="doc">/**&lt; LWs 24-29 */</i></td></tr>
<tr><th id="432">432</th><td>	<b>struct</b> <a class="type" href="#icp_qat_fw_comp_cd_hdr" title='icp_qat_fw_comp_cd_hdr' data-ref="icp_qat_fw_comp_cd_hdr">icp_qat_fw_comp_cd_hdr</a> <dfn class="decl field" id="icp_qat_fw_comp_req::comp_cd_ctrl" title='icp_qat_fw_comp_req::comp_cd_ctrl' data-ref="icp_qat_fw_comp_req::comp_cd_ctrl">comp_cd_ctrl</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<i class="doc">/**&lt; Compression request content descriptor control block header */</i></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>	<i class="doc">/**&lt; LWs 30-31 */</i></td></tr>
<tr><th id="436">436</th><td>	<b>union</b> {</td></tr>
<tr><th id="437">437</th><td>		<b>struct</b> <a class="type" href="#icp_qat_fw_xlt_cd_hdr" title='icp_qat_fw_xlt_cd_hdr' data-ref="icp_qat_fw_xlt_cd_hdr">icp_qat_fw_xlt_cd_hdr</a> <dfn class="decl field" id="icp_qat_fw_comp_req::(anonymous)::xlt_cd_ctrl" title='icp_qat_fw_comp_req::(anonymous union)::xlt_cd_ctrl' data-ref="icp_qat_fw_comp_req::(anonymous)::xlt_cd_ctrl">xlt_cd_ctrl</dfn>;</td></tr>
<tr><th id="438">438</th><td>		<i class="doc">/**&lt; Translation request content descriptor</i></td></tr>
<tr><th id="439">439</th><td><i class="doc">		 * control block header</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_comp_req::(anonymous)::resrvd3" title='icp_qat_fw_comp_req::(anonymous union)::resrvd3' data-ref="icp_qat_fw_comp_req::(anonymous)::resrvd3">resrvd3</dfn>[<a class="macro" href="icp_qat_fw.h.html#21" title="2" data-ref="_M/ICP_QAT_FW_NUM_LONGWORDS_2">ICP_QAT_FW_NUM_LONGWORDS_2</a>];</td></tr>
<tr><th id="443">443</th><td>		<i class="doc">/**&lt; Reserved if not used for translation */</i></td></tr>
<tr><th id="444">444</th><td>	} <dfn class="decl field" id="icp_qat_fw_comp_req::u2" title='icp_qat_fw_comp_req::u2' data-ref="icp_qat_fw_comp_req::u2">u2</dfn>;</td></tr>
<tr><th id="445">445</th><td>};</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_resp_comp_pars" title='icp_qat_fw_resp_comp_pars' data-ref="icp_qat_fw_resp_comp_pars">icp_qat_fw_resp_comp_pars</dfn> {</td></tr>
<tr><th id="448">448</th><td>	<i class="doc">/**&lt; LW 4 */</i></td></tr>
<tr><th id="449">449</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_resp_comp_pars::input_byte_counter" title='icp_qat_fw_resp_comp_pars::input_byte_counter' data-ref="icp_qat_fw_resp_comp_pars::input_byte_counter">input_byte_counter</dfn>;</td></tr>
<tr><th id="450">450</th><td>	<i class="doc">/**&lt; Input byte counter */</i></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>	<i class="doc">/**&lt; LW 5 */</i></td></tr>
<tr><th id="453">453</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_resp_comp_pars::output_byte_counter" title='icp_qat_fw_resp_comp_pars::output_byte_counter' data-ref="icp_qat_fw_resp_comp_pars::output_byte_counter">output_byte_counter</dfn>;</td></tr>
<tr><th id="454">454</th><td>	<i class="doc">/**&lt; Output byte counter */</i></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>	<i class="doc">/**&lt; LW 6 &amp; 7*/</i></td></tr>
<tr><th id="457">457</th><td>	<b>union</b> {</td></tr>
<tr><th id="458">458</th><td>		<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_resp_comp_pars::(anonymous)::curr_chksum" title='icp_qat_fw_resp_comp_pars::(anonymous union)::curr_chksum' data-ref="icp_qat_fw_resp_comp_pars::(anonymous)::curr_chksum">curr_chksum</dfn>;</td></tr>
<tr><th id="459">459</th><td>		<b>struct</b> {</td></tr>
<tr><th id="460">460</th><td>			<i class="doc">/**&lt; LW 6 */</i></td></tr>
<tr><th id="461">461</th><td>			<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_resp_comp_pars::(anonymousunion)::(anonymous)::curr_crc32" title='icp_qat_fw_resp_comp_pars::(anonymous union)::(anonymous struct)::curr_crc32' data-ref="icp_qat_fw_resp_comp_pars::(anonymousunion)::(anonymous)::curr_crc32">curr_crc32</dfn>;</td></tr>
<tr><th id="462">462</th><td>			<i class="doc">/**&lt; LW 7 */</i></td></tr>
<tr><th id="463">463</th><td>			<a class="typedef" href="../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="icp_qat_fw_resp_comp_pars::(anonymousunion)::(anonymous)::curr_adler_32" title='icp_qat_fw_resp_comp_pars::(anonymous union)::(anonymous struct)::curr_adler_32' data-ref="icp_qat_fw_resp_comp_pars::(anonymousunion)::(anonymous)::curr_adler_32">curr_adler_32</dfn>;</td></tr>
<tr><th id="464">464</th><td>		};</td></tr>
<tr><th id="465">465</th><td>	};</td></tr>
<tr><th id="466">466</th><td>};</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><b>struct</b> <dfn class="type def" id="icp_qat_fw_comp_resp" title='icp_qat_fw_comp_resp' data-ref="icp_qat_fw_comp_resp">icp_qat_fw_comp_resp</dfn> {</td></tr>
<tr><th id="469">469</th><td>	<i class="doc">/**&lt; LWs 0-1 */</i></td></tr>
<tr><th id="470">470</th><td>	<b>struct</b> <a class="type" href="icp_qat_fw.h.html#icp_qat_fw_comn_resp_hdr" title='icp_qat_fw_comn_resp_hdr' data-ref="icp_qat_fw_comn_resp_hdr">icp_qat_fw_comn_resp_hdr</a> <dfn class="decl field" id="icp_qat_fw_comp_resp::comn_resp" title='icp_qat_fw_comp_resp::comn_resp' data-ref="icp_qat_fw_comp_resp::comn_resp">comn_resp</dfn>;</td></tr>
<tr><th id="471">471</th><td>	<i class="doc">/**&lt; Common interface response format see icp_qat_fw.h */</i></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>	<i class="doc">/**&lt; LWs 2-3 */</i></td></tr>
<tr><th id="474">474</th><td>	<a class="typedef" href="../../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl field" id="icp_qat_fw_comp_resp::opaque_data" title='icp_qat_fw_comp_resp::opaque_data' data-ref="icp_qat_fw_comp_resp::opaque_data">opaque_data</dfn>;</td></tr>
<tr><th id="475">475</th><td>	<i class="doc">/**&lt; Opaque data passed from the request to the response message */</i></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>	<i class="doc">/**&lt; LWs 4-7 */</i></td></tr>
<tr><th id="478">478</th><td>	<b>struct</b> <a class="type" href="#icp_qat_fw_resp_comp_pars" title='icp_qat_fw_resp_comp_pars' data-ref="icp_qat_fw_resp_comp_pars">icp_qat_fw_resp_comp_pars</a> <dfn class="decl field" id="icp_qat_fw_comp_resp::comp_resp_pars" title='icp_qat_fw_comp_resp::comp_resp_pars' data-ref="icp_qat_fw_comp_resp::comp_resp_pars">comp_resp_pars</dfn>;</td></tr>
<tr><th id="479">479</th><td>	<i class="doc">/**&lt; Common response params (checksums and byte counts) */</i></td></tr>
<tr><th id="480">480</th><td>};</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#<span data-ppcond="4">endif</span></u></td></tr>
<tr><th id="483">483</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../qat_qp.c.html'>linux-4.18.y/drivers/common/qat/qat_qp.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
