<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='37' type='llvm::FunctionPass * llvm::createAtomicExpandPass()'/>
<def f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='132' type='llvm::FunctionPass * llvm::createAtomicExpandPass()'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='453' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='859' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='405' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='341' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='260' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='422' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='151' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='161' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='360' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='412' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='86' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig11addIRPassesEv'/>
