#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec  3 14:28:08 2024
# Process ID: 2426
# Current directory: /home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/vivado.jou
# Running On        :eecs-digital-01
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :1228.381 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40918 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2446
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.270 ; gain = 411.660 ; free physical = 27538 ; free virtual = 37556
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.746 ; gain = 719.137 ; free physical = 27208 ; free virtual = 37229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.746 ; gain = 719.137 ; free physical = 27208 ; free virtual = 37229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.746 ; gain = 719.137 ; free physical = 27208 ; free virtual = 37229
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.746 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37229
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.793 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2647.793 ; gain = 0.000 ; free physical = 27200 ; free virtual = 37235
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27192 ; free virtual = 37228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27192 ; free virtual = 37228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27192 ; free virtual = 37228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27184 ; free virtual = 37222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27184 ; free virtual = 37223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27200 ; free virtual = 37245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27200 ; free virtual = 37245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27200 ; free virtual = 37245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2647.793 ; gain = 719.137 ; free physical = 27201 ; free virtual = 37246
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2647.793 ; gain = 815.184 ; free physical = 27201 ; free virtual = 37246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2647.793 ; gain = 0.000 ; free physical = 27468 ; free virtual = 37518
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.793 ; gain = 0.000 ; free physical = 27468 ; free virtual = 37518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.793 ; gain = 1144.184 ; free physical = 27468 ; free virtual = 37518
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2350.211; main = 2060.881; forked = 446.341
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3647.711; main = 2615.781; forked = 1031.930
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.793 ; gain = 0.000 ; free physical = 27468 ; free virtual = 37518
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2647.793 ; gain = 1144.184 ; free physical = 27473 ; free virtual = 37525
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2350.211; main = 2063.264; forked = 446.341
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3647.711; main = 2647.797; forked = 1031.930
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2647.812 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37242
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/debouncer.sv:14]
CRITICAL WARNING: [Synth 8-9339] data object 'red' is already declared [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:59]
INFO: [Synth 8-6826] previous declaration of 'red' is from here [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:37]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'red' is ignored [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:59]
CRITICAL WARNING: [Synth 8-9339] data object 'green' is already declared [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:59]
INFO: [Synth 8-6826] previous declaration of 'green' is from here [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:37]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'green' is ignored [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:59]
CRITICAL WARNING: [Synth 8-9339] data object 'blue' is already declared [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:59]
INFO: [Synth 8-6826] previous declaration of 'blue' is from here [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:37]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'blue' is ignored [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:59]
WARNING: [Synth 8-6901] identifier 'enigma_data_valid' is used before its declaration [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:116]
WARNING: [Synth 8-6901] identifier 'enigma_data_out' is used before its declaration [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:116]
WARNING: [Synth 8-6901] identifier 'enigma_data_valid_decoded' is used before its declaration [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:117]
WARNING: [Synth 8-6901] identifier 'enigma_data_out_decoded' is used before its declaration [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:117]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:45]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:45]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:51]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:51]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:51]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'text_display' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:175]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 228 - type: integer 
	Parameter HEIGHT bound to: 225 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 51300 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/image_sprite.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'text_display' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'scroll_dir_in' does not match port width (2) of module 'text_display' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:104]
INFO: [Synth 8-6157] synthesizing module 'enigma_display' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'enigma_display' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'data_module' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/data_module.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_module' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/data_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'enigma' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma.sv:3]
WARNING: [Synth 8-324] index 6 out of range [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma.sv:71]
WARNING: [Synth 8-324] index 6 out of range [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'enigma' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ir_transmitter' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/ir_transmitter.sv:3]
	Parameter MESSAGE_LENGTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 2559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (32) of port connection 'count_out' does not match port width (27) of module 'evt_counter' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/pwm.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/pwm.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/ir_transmitter.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'ir_transmitter' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/ir_transmitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 1000 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (30) of port connection 'addra' does not match port width (10) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:286]
WARNING: [Synth 8-689] width (30) of port connection 'addrb' does not match port width (10) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:290]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/seven_segment_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/seven_segment_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/synchronizer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/synchronizer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ir_decoder' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/ir_decoder.sv:3]
	Parameter MESSAGE_LENGTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'current_counter' [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/current_counter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'current_counter' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/current_counter.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/ir_decoder.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'ir_decoder' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/ir_decoder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element hsync_hdmi_pipe_reg[11] was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:86]
WARNING: [Synth 8-6014] Unused sequential element vsync_hdmi_pipe_reg[11] was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:87]
WARNING: [Synth 8-6014] Unused sequential element active_draw_hdmi_pipe_reg[11] was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:88]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[4] was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:91]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/text_display.sv:98]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/enigma_display.sv:69]
WARNING: [Synth 8-6014] Unused sequential element prev_output_reg was removed.  [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/hdl/top_level.sv:80]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2647.812 ; gain = 0.000 ; free physical = 27162 ; free virtual = 37224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2647.812 ; gain = 0.000 ; free physical = 27162 ; free virtual = 37224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2647.812 ; gain = 0.000 ; free physical = 27162 ; free virtual = 37224
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2647.812 ; gain = 0.000 ; free physical = 27162 ; free virtual = 37224
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_clk'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_sda'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_scl'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.605 ; gain = 0.000 ; free physical = 27169 ; free virtual = 37232
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.605 ; gain = 0.000 ; free physical = 27169 ; free virtual = 37232
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2675.605 ; gain = 27.793 ; free physical = 27177 ; free virtual = 37240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2675.605 ; gain = 27.793 ; free physical = 27177 ; free virtual = 37240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2675.605 ; gain = 27.793 ; free physical = 27177 ; free virtual = 37240
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ir_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ir_decoder'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
                      SB |                              001 | 00000000000000000000000000000001
                      BS |                              010 | 00000000000000000000000000000011
                     BB0 |                              011 | 00000000000000000000000000000100
                     BB1 |                              100 | 00000000000000000000000000000101
                     EOM |                              101 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ir_transmitter'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 | 00000000000000000000000000000000
                      SL |                         00000010 | 00000000000000000000000000000001
                      DH |                         00000100 | 00000000000000000000000000000100
                      DL |                         00001000 | 00000000000000000000000000000011
                      F0 |                         00010000 | 00000000000000000000000000000101
                      F1 |                         00100000 | 00000000000000000000000000000110
                   CHECK |                         01000000 | 00000000000000000000000000000111
                    DATA |                         10000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ir_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2675.605 ; gain = 27.793 ; free physical = 27162 ; free virtual = 37228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 19    
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 308   
	   3 Input    5 Bit       Adders := 162   
	   2 Input    5 Bit       Adders := 311   
	   4 Input    5 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 3     
	               11 Bit    Registers := 28    
	               10 Bit    Registers := 33    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 620   
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 144   
+---RAMs : 
	             400K Bit	(51300 X 8 bit)          RAMs := 2     
	               6K Bit	(256 X 24 bit)          RAMs := 2     
	               5K Bit	(1024 X 5 bit)          RAMs := 1     
	               4K Bit	(1000 X 5 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 9     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 10    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 36    
	   3 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 156   
	   6 Input    5 Bit        Muxes := 271   
	   2 Input    5 Bit        Muxes := 482   
	   8 Input    5 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 43    
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 159   
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP letter_y_reg, operation Mode is: (A''*(B:0x2d))'.
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP letter_y_reg.
DSP Report: register vcount_up_pipe_reg[4] is absorbed into DSP letter_y_reg.
DSP Report: register letter_y_reg is absorbed into DSP letter_y_reg.
DSP Report: operator letter_y0 is absorbed into DSP letter_y_reg.
DSP Report: Generating DSP letter_x_reg, operation Mode is: ((D'+A)*(B:0x28))'.
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP letter_x_reg.
DSP Report: register letter_x_reg is absorbed into DSP letter_x_reg.
DSP Report: register hcount_left_pipe_reg[4] is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x0 is absorbed into DSP letter_x_reg.
DSP Report: operator hcount_left_pipe_reg[4]0 is absorbed into DSP letter_x_reg.
DSP Report: Generating DSP letter_sprite/image_addr_reg, operation Mode is: C'+A*(B:0xe4).
DSP Report: register letter_sprite/image_addr_stage1_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: register letter_sprite/image_addr_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr0 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr1 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: Generating DSP letter_y1, operation Mode is: (A:0x168)*B''.
DSP Report: register shift_pipe_reg[2] is absorbed into DSP letter_y1.
DSP Report: register shift_pipe_reg[3] is absorbed into DSP letter_y1.
DSP Report: operator letter_y1 is absorbed into DSP letter_y1.
DSP Report: Generating DSP letter_y0, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register vcount_up_pipe_reg[2] is absorbed into DSP letter_y0.
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP letter_y0.
DSP Report: operator letter_y0 is absorbed into DSP letter_y0.
DSP Report: operator letter_y2 is absorbed into DSP letter_y0.
DSP Report: Generating DSP letter_x_reg, operation Mode is: C+(D'+A)*(B:0x8c).
DSP Report: register hcount_left_pipe_reg[2] is absorbed into DSP letter_x_reg.
DSP Report: register letter_x_reg is absorbed into DSP letter_x_reg.
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x0 is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x1 is absorbed into DSP letter_x_reg.
DSP Report: operator hcount_left_pipe_reg[3]0 is absorbed into DSP letter_x_reg.
DSP Report: Generating DSP letter_sprite/image_addr_reg, operation Mode is: C'+A*(B:0xe4).
DSP Report: register letter_sprite/image_addr_stage1_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: register letter_sprite/image_addr_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr0 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr1 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: Generating DSP dist_sq1, operation Mode is: A2*B2.
DSP Report: register x_dist_reg is absorbed into DSP dist_sq1.
DSP Report: register x_dist_reg is absorbed into DSP dist_sq1.
DSP Report: operator dist_sq1 is absorbed into DSP dist_sq1.
DSP Report: Generating DSP dist_sq_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register y_dist_reg is absorbed into DSP dist_sq_reg.
DSP Report: register y_dist_reg is absorbed into DSP dist_sq_reg.
DSP Report: register dist_sq_reg is absorbed into DSP dist_sq_reg.
DSP Report: operator dist_sq0 is absorbed into DSP dist_sq_reg.
DSP Report: operator dist_sq1 is absorbed into DSP dist_sq_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port pmodb_o[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element text_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element letter_buffer_ram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27111 ; free virtual = 37197
---------------------------------------------------------------------------------
 Sort Area is top_level__GC0 dist_sq_reg_e : 0 0 : 1756 1756 : Used 1 time 0
 Sort Area is top_level__GC0 dist_sq1_c : 0 0 : 1697 1697 : Used 1 time 0
 Sort Area is top_level__GC0 letter_sprite/image_addr_reg_4 : 0 0 : 525 525 : Used 1 time 0
 Sort Area is top_level__GC0 letter_sprite/image_addr_reg_b : 0 0 : 525 525 : Used 1 time 0
 Sort Area is top_level__GC0 letter_x_reg_9 : 0 0 : 220 220 : Used 1 time 0
 Sort Area is top_level__GC0 letter_y1_6 : 0 0 : 2 172 : Used 1 time 0
 Sort Area is top_level__GC0 letter_y1_6 : 0 1 : 170 172 : Used 1 time 0
 Sort Area is top_level__GC0 letter_y_reg_0 : 0 0 : 165 165 : Used 1 time 0
 Sort Area is top_level__GC0 letter_x_reg_2 : 0 0 : 115 115 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|enigma_display | letter_map | 32x5          | LUT            | 
|enigma         | reflector  | 32x5          | LUT            | 
|enigma         | reflector  | 32x5          | LUT            | 
|enigma_display | letter_map | 32x5          | LUT            | 
+---------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/display_text                                   | text_bram/BRAM_reg         | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                          | letter_buffer_ram/BRAM_reg | 1000 x 5(READ_FIRST)   | W |   | 1000 x 5(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|text_display   | (A''*(B:0x2d))'    | 10     | 6      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|text_display   | ((D'+A)*(B:0x28))' | 1      | 6      | -      | 11     | 11     | 0    | 0    | -    | 1    | 1     | 1    | 0    | 
|image_sprite   | C'+A*(B:0xe4)      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|enigma_display | (A:0x168)*B''      | 1      | 9      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | PCIN+A''*(B:0x64)  | 10     | 7      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | C+(D'+A)*(B:0x8c)  | 1      | 8      | 8      | 11     | 11     | 0    | 0    | 0    | 1    | 1     | 0    | 1    | 
|image_sprite   | C'+A*(B:0xe4)      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|enigma_display | A2*B2              | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|enigma_display | (C+A2*B2)'         | 15     | 15     | 15     | -      | 15     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27114 ; free virtual = 37200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27114 ; free virtual = 37200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/display_text                                   | text_bram/BRAM_reg         | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg                   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg                   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                          | letter_buffer_ram/BRAM_reg | 1000 x 5(READ_FIRST)   | W |   | 1000 x 5(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27116 ; free virtual = 37202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | enigma_encoder/data_valid_out_pipeline_reg[5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | enigma_decoder/data_valid_out_pipeline_reg[5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vcount_up_pipe_reg[2][3]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[9]             | 6      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | display_text/letter_vcount_reg[2]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[1]             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/hcount_left_pipe_reg[2][4]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_hcount_reg[10]            | 6      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | display_text/letter_hcount_reg[6]             | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | display_text/letter_sprite/in_sprite6_reg     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/hsync_hdmi_out_reg               | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vsync_hdmi_out_reg               | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/active_draw_hdmi_out_reg         | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/addra2_reg[4]                    | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | display_text/addra2_reg[0]                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vcount_pipe_reg[2][0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/letter_vcount_reg[9]           | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | display_enigma/letter_hcount_reg[10]          | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | display_enigma/letter_sprite/in_sprite6_reg   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/shift_pipe_reg[6]              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/hsync_hdmi_out_reg             | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/vsync_hdmi_out_reg             | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/active_draw_hdmi_out_reg       | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|enigma_display | A''*B          | 1      | 9      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | PCIN+A''*B     | 2      | 7      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | (C+(D'+A)'*B)' | 1      | 8      | 8      | 4      | 11     | 0    | 0    | 0    | 0    | 1     | 0    | 1    | 
|enigma_display | A'*B'          | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|enigma_display | (C+A'*B')'     | 15     | 15     | 15     | -      | 15     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|image_sprite   | (C'+A*B)'      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|text_display   | (A''*B)'       | 4      | 6      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|text_display   | ((D'+A)'*B)'   | 1      | 6      | -      | 5      | 11     | 0    | 0    | -    | 0    | 1     | 0    | 1    | 
|image_sprite   | (C'+A*B)'      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |   163|
|3     |DSP48E1    |     9|
|9     |LUT1       |    30|
|10    |LUT2       |   802|
|11    |LUT3       |  1729|
|12    |LUT4       |   674|
|13    |LUT5       |  2168|
|14    |LUT6       |  4216|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |   347|
|17    |MUXF8      |    60|
|18    |OSERDESE2  |     6|
|20    |PLLE2_ADV  |     1|
|21    |RAMB18E1   |     4|
|24    |RAMB36E1   |    32|
|40    |SRL16E     |    61|
|41    |FDRE       |  2067|
|42    |FDSE       |   483|
|43    |IBUF       |    23|
|44    |OBUF       |    45|
|45    |OBUFDS     |     4|
|46    |OBUFT      |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2698.605 ; gain = 50.793 ; free physical = 27124 ; free virtual = 37210
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2698.605 ; gain = 23.000 ; free physical = 27127 ; free virtual = 37212
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2698.613 ; gain = 50.793 ; free physical = 27127 ; free virtual = 37213
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.613 ; gain = 0.000 ; free physical = 27414 ; free virtual = 37500
INFO: [Netlist 29-17] Analyzing 621 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_clk'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_sda'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_scl'. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.613 ; gain = 0.000 ; free physical = 27418 ; free virtual = 37503
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: c6a7d73
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 110 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2698.613 ; gain = 50.820 ; free physical = 27420 ; free virtual = 37506
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2419.983; main = 2120.795; forked = 445.963
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3730.543; main = 2698.609; forked = 1031.934
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27420 ; free virtual = 37506
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27420 ; free virtual = 37506
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27419 ; free virtual = 37506
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27419 ; free virtual = 37506
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27419 ; free virtual = 37506
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27419 ; free virtual = 37506
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2706.609 ; gain = 0.000 ; free physical = 27419 ; free virtual = 37506
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2709.578 ; gain = 2.969 ; free physical = 27401 ; free virtual = 37505

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17ea91568

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.578 ; gain = 0.000 ; free physical = 27401 ; free virtual = 37505

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 17ea91568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17ea91568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357
Phase 1 Initialization | Checksum: 17ea91568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17ea91568

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17ea91568

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357
Phase 2 Timer Update And Timing Data Collection | Checksum: 17ea91568

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24e0a38ea

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357
Retarget | Checksum: 24e0a38ea
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15f0a9482

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357
Constant propagation | Checksum: 15f0a9482
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 223495631

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37357
Sweep | Checksum: 223495631
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 223495631

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357
BUFG optimization | Checksum: 223495631
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 223495631

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357
Shift Register Optimization | Checksum: 223495631
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 223495631

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357
Post Processing Netlist | Checksum: 223495631
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2625633ca

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2625633ca

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357
Phase 9 Finalization | Checksum: 2625633ca

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2625633ca

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2875.562 ; gain = 0.000 ; free physical = 27253 ; free virtual = 37357

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 18 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 1b0e5aa4a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37304
Ending Power Optimization Task | Checksum: 1b0e5aa4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2994.668 ; gain = 119.105 ; free physical = 27195 ; free virtual = 37304

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b0e5aa4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37304

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37304
Ending Netlist Obfuscation Task | Checksum: 134e9af27

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37304
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37305
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fca70323

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37305

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2579d4ed4

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27195 ; free virtual = 37309

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2db0f5213

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37308

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2db0f5213

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37308
Phase 1 Placer Initialization | Checksum: 2db0f5213

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37308

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 271a20ff3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37308

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 34983cb2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37308

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27695961a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37308

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22b16ca65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37303

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 140 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 4, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 62 nets or LUTs. Breaked 4 LUTs, combined 58 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |             58  |                    62  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |             58  |                    62  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2d8332c46

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305
Phase 2.4 Global Placement Core | Checksum: 1f03f7287

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305
Phase 2 Global Placement | Checksum: 1f03f7287

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d3434ce1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2577ee7dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23467b62a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 251a12d28

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37305

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 242319b63

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37309

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2aa0311a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37310

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 32c9d38cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37310

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2f491d6f0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37310

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 202347e2a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37310
Phase 3 Detail Placement | Checksum: 202347e2a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37310

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 248ec58f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.846 | TNS=-356.177 |
Phase 1 Physical Synthesis Initialization | Checksum: 14804946a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37310
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e231c6f0

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37310
Phase 4.1.1.1 BUFG Insertion | Checksum: 248ec58f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37310

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.496. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29ea9b1bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308
Phase 4.1 Post Commit Optimization | Checksum: 29ea9b1bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29ea9b1bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29ea9b1bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308
Phase 4.3 Placer Reporting | Checksum: 29ea9b1bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a6937bb2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308
Ending Placer Task | Checksum: 1d8dbad65

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27189 ; free virtual = 37308
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.02s |  WALL: 0.03s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37310

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.496 | TNS=-350.273 |
Phase 1 Physical Synthesis Initialization | Checksum: 18e3cd94c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37310
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.496 | TNS=-350.273 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18e3cd94c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27191 ; free virtual = 37310

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.496 | TNS=-350.273 |
INFO: [Physopt 32-702] Processed net tmds_green/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/green_out_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[4]_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.495 | TNS=-350.267 |
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.491 | TNS=-350.242 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_9__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]_repN.  Re-placed instance display_text/letter_sprite/brrom2/tally[4]_i_6__0_replica
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.482 | TNS=-350.233 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tmds_green/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.451 | TNS=-349.677 |
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.448 | TNS=-349.645 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.377 | TNS=-348.741 |
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/tally[1]_i_7__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.298 | TNS=-347.549 |
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[1]_i_3__0_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.285 | TNS=-347.302 |
INFO: [Physopt 32-702] Processed net tmds_red/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.279 | TNS=-347.190 |
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tally[1]_i_8__0_n_0.  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_8__0
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.277 | TNS=-347.628 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tally[4]_i_10__0_n_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[4]_i_10__0_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.260 | TNS=-347.646 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/tally_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[4]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue_out_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[4]_i_14__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.260 | TNS=-347.133 |
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/tally[1]_i_8__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.253 | TNS=-346.329 |
INFO: [Physopt 32-702] Processed net tmds_red/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tmds_red/tally13_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/red_out_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.251 | TNS=-346.262 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tally_reg[4].  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_2
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.250 | TNS=-346.525 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tmds_red/tally2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net display_text/letter_sprite/brrom2/tmds_red/p_1_in. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_red/p_1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.249 | TNS=-346.413 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[4]_i_4__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.245 | TNS=-346.393 |
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tally[4]_i_19_n_0.  Re-placed instance display_text/letter_sprite/brrom2/tally[4]_i_19
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[4]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.244 | TNS=-346.359 |
INFO: [Physopt 32-702] Processed net tmds_red/tmds_out_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/D[4]. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tmds_out[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_out[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.243 | TNS=-346.327 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tally[1]_i_7__0_n_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[1]_i_7__0_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.234 | TNS=-346.247 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[3]_i_2__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[3]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tally[3]_i_5__1_n_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[3]_i_5__1_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/display_choice_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.232 | TNS=-346.275 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[4]_i_4__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.223 | TNS=-346.263 |
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/green[2].  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_13
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.222 | TNS=-345.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_blue/tally2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.218 | TNS=-345.297 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_red/p_1_in_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.205 | TNS=-345.155 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tmds_green/mtm/p_6_out__5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tmds_green/mtm/p_6_out__5[2]. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tmds_out[7]_i_5__0_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_green/mtm/p_6_out__5[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.205 | TNS=-344.853 |
INFO: [Physopt 32-702] Processed net tmds_red/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_red/tally_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.202 | TNS=-344.598 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/display_choice_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tally[1]_i_9__1_n_0.  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_9__1
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_9__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.191 | TNS=-343.828 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/red_out_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6_n_0. Rewired (signal push) display_text/letter_sprite/brrom2/red[3] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.179 | TNS=-343.016 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[3]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net display_choice. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_choice. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.165 | TNS=-346.277 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/red[6].  Re-placed instance display_text/letter_sprite/brrom2/tmds_out[7]_i_3__1
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/red[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.164 | TNS=-345.787 |
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/green[7].  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_5__0
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.144 | TNS=-345.524 |
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/green[1].  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_11
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.144 | TNS=-345.514 |
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tally[1]_i_9__1_n_0.  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_9__1
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_9__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.143 | TNS=-345.486 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[1]_i_6__0_comp_1.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.142 | TNS=-345.064 |
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/display_choice_reg_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[1]_i_3__1_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_9__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.130 | TNS=-344.042 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/red[3].  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_10__1
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/red[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.105 | TNS=-342.363 |
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tally[1]_i_12_n_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[1]_i_12_comp.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_red/mtm/p_6_out__5[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.096 | TNS=-342.066 |
INFO: [Physopt 32-710] Processed net display_text/letter_sprite/brrom2/tally[1]_i_7__0_n_0. Critical path length was reduced through logic transformation on cell display_text/letter_sprite/brrom2/tally[1]_i_7__0_comp_1.
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/green[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.083 | TNS=-341.974 |
INFO: [Physopt 32-702] Processed net display_choice_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_choice.  Re-placed instance display_choice_reg
INFO: [Physopt 32-735] Processed net display_choice. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.083 | TNS=-341.966 |
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net btn3_db/prev_output3_reg. Net driver btn3_db/display_choice_i_1 was replaced.
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.083 | TNS=-341.549 |
INFO: [Physopt 32-601] Processed net btn3_db/prev_output3_reg. Net driver btn3_db/display_choice_i_1 was replaced.
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.083 | TNS=-341.412 |
INFO: [Physopt 32-702] Processed net btn3_db/prev_output3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net btn3_db/debounced_output3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_9__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]_repN.  Re-placed instance display_text/letter_sprite/brrom2/tally[4]_i_6__0_replica
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tmds_green/tally2[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.070 | TNS=-341.399 |
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/green_out_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/green_out_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0.  Re-placed instance display_text/letter_sprite/brrom2/tally[1]_i_6__0_comp_1
INFO: [Physopt 32-735] Processed net display_text/letter_sprite/brrom2/tally[1]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-341.291 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/tally_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[4]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue_out_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/display_choice_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[3]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_choice_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net btn3_db/prev_output3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net btn3_db/debounced_output3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-341.291 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37311
Phase 3 Critical Path Optimization | Checksum: 1fb227f87

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37311

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-341.291 |
INFO: [Physopt 32-702] Processed net tmds_blue/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/tally_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[4]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue_out_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/display_choice_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[3]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net display_choice_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net display_choice_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-344.160 |
INFO: [Physopt 32-702] Processed net display_choice_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_choice_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net btn3_db/prev_output3_reg.  Re-placed instance btn3_db/display_choice_i_1
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-344.023 |
INFO: [Physopt 32-81] Processed net btn3_db/prev_output3_reg. Replicated 1 times.
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-343.848 |
INFO: [Physopt 32-663] Processed net btn3_db/prev_output3_reg_repN.  Re-placed instance btn3_db/display_choice_i_1_replica
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-343.450 |
INFO: [Physopt 32-702] Processed net display_choice. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net btn3_db/prev_output3_reg.  Re-placed instance btn3_db/display_choice_i_1
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-343.557 |
INFO: [Physopt 32-601] Processed net btn3_db/prev_output3_reg. Net driver btn3_db/display_choice_i_1 was replaced.
INFO: [Physopt 32-735] Processed net btn3_db/prev_output3_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-343.390 |
INFO: [Physopt 32-702] Processed net btn3_db/prev_output3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net btn3_db/debounced_output3.  Re-placed instance btn3_db/current_reg
INFO: [Physopt 32-735] Processed net btn3_db/debounced_output3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-343.283 |
INFO: [Physopt 32-81] Processed net btn3_db/debounced_output3. Replicated 2 times.
INFO: [Physopt 32-735] Processed net btn3_db/debounced_output3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-342.536 |
INFO: [Physopt 32-702] Processed net btn3_db/debounced_output3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_100_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_blue/tally_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[4]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue_out_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[4]_i_15__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/display_choice_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/blue[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_text/letter_sprite/brrom2/tally_reg[3]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display_choice_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net btn3_db/prev_output3_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net btn3_db/debounced_output3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.069 | TNS=-342.536 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37312
Phase 4 Critical Path Optimization | Checksum: 1fb227f87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37312
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37312
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.069 | TNS=-342.536 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.427  |          7.737  |           13  |              0  |                    52  |           0  |           2  |  00:00:08  |
|  Total          |          0.427  |          7.737  |           13  |              0  |                    52  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37312
Ending Physical Synthesis Task | Checksum: 35583aa62

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37312
INFO: [Common 17-83] Releasing license: Implementation
264 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27193 ; free virtual = 37312
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27192 ; free virtual = 37311
Wrote PlaceDB: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27181 ; free virtual = 37311
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27181 ; free virtual = 37311
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27181 ; free virtual = 37312
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27177 ; free virtual = 37308
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27177 ; free virtual = 37309
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27177 ; free virtual = 37309
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f8749cde ConstDB: 0 ShapeSum: d06e3f05 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 34ac801d | NumContArr: d44e8a75 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28e4cffcc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37304

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28e4cffcc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37304

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28e4cffcc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27180 ; free virtual = 37304
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29ac4cda0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27181 ; free virtual = 37306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.825 | TNS=-329.453| WHS=-0.608 | THS=-79.155|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10200
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10200
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b05e2ea0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27181 ; free virtual = 37306

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b05e2ea0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27181 ; free virtual = 37306

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28a158efd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27179 ; free virtual = 37304
Phase 4 Initial Routing | Checksum: 28a158efd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.668 ; gain = 0.000 ; free physical = 27179 ; free virtual = 37304
INFO: [Route 35-580] Design has 73 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================+
| Launch Setup Clock | Launch Hold Clock | Pin                          |
+====================+===================+==============================+
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[1]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[5]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[7]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[3]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[2]/D |
+--------------------+-------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1892
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.533 | TNS=-432.040| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2fb4d2476

Time (s): cpu = 00:02:06 ; elapsed = 00:01:00 . Memory (MB): peak = 3838.652 ; gain = 843.984 ; free physical = 26253 ; free virtual = 36378

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.865 | TNS=-474.250| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e5dd4bd0

Time (s): cpu = 00:03:59 ; elapsed = 00:01:48 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112
Phase 5 Rip-up And Reroute | Checksum: 1e5dd4bd0

Time (s): cpu = 00:03:59 ; elapsed = 00:01:48 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c2f56365

Time (s): cpu = 00:04:00 ; elapsed = 00:01:48 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.533 | TNS=-432.040| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 20820455f

Time (s): cpu = 00:04:00 ; elapsed = 00:01:48 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20820455f

Time (s): cpu = 00:04:00 ; elapsed = 00:01:48 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112
Phase 6 Delay and Skew Optimization | Checksum: 20820455f

Time (s): cpu = 00:04:00 ; elapsed = 00:01:48 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.496 | TNS=-431.913| WHS=0.036  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 17a8ae33d

Time (s): cpu = 00:04:00 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112
Phase 7 Post Hold Fix | Checksum: 17a8ae33d

Time (s): cpu = 00:04:00 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 17a8ae33d

Time (s): cpu = 00:04:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.496 | TNS=-431.913| WHS=0.036  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 17a8ae33d

Time (s): cpu = 00:04:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.79032 %
  Global Horizontal Routing Utilization  = 4.98126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 17a8ae33d

Time (s): cpu = 00:04:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25970 ; free virtual = 36112

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 17a8ae33d

Time (s): cpu = 00:04:01 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25969 ; free virtual = 36112

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1b58c0aa6

Time (s): cpu = 00:04:02 ; elapsed = 00:01:49 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25969 ; free virtual = 36112

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25969 ; free virtual = 36112
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.857. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1d8a1a45b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25972 ; free virtual = 36115
Phase 12 Incr Placement Change | Checksum: 1d8a1a45b

Time (s): cpu = 00:04:09 ; elapsed = 00:01:55 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25972 ; free virtual = 36115

Phase 13 Build RT Design
Checksum: PlaceDB: a0136ab ConstDB: 0 ShapeSum: d611f565 RouteDB: f88e784b
Post Restoration Checksum: NetGraph: 46e4ac3d | NumContArr: 3668d349 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2029f74c0

Time (s): cpu = 00:04:11 ; elapsed = 00:01:56 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25972 ; free virtual = 36115

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2029f74c0

Time (s): cpu = 00:04:11 ; elapsed = 00:01:56 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25972 ; free virtual = 36115

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 37c518f4a

Time (s): cpu = 00:04:11 ; elapsed = 00:01:56 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25972 ; free virtual = 36115
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 34d36cfb5

Time (s): cpu = 00:04:13 ; elapsed = 00:01:57 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25973 ; free virtual = 36116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.615 | TNS=-382.334| WHS=-0.554 | THS=-79.151|


Router Utilization Summary
  Global Vertical Routing Utilization    = 3.76943 %
  Global Horizontal Routing Utilization  = 4.95185 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 148
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 54
  Number of Partially Routed Nets     = 94
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 2b144487d

Time (s): cpu = 00:04:14 ; elapsed = 00:01:57 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25973 ; free virtual = 36116

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 2b144487d

Time (s): cpu = 00:04:14 ; elapsed = 00:01:57 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25973 ; free virtual = 36116

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 1f16c106f

Time (s): cpu = 00:04:15 ; elapsed = 00:01:57 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25974 ; free virtual = 36117
Phase 16 Initial Routing | Checksum: 1f16c106f

Time (s): cpu = 00:04:15 ; elapsed = 00:01:57 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25974 ; free virtual = 36117
INFO: [Route 35-580] Design has 76 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================+
| Launch Setup Clock | Launch Hold Clock | Pin                          |
+====================+===================+==============================+
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[5]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[0]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_red/tmds_out_reg[4]/D   |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[2]/D |
| clk_100_cw_fast    | clk_100_cw_fast   | tmds_green/tmds_out_reg[7]/D |
+--------------------+-------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.848 | TNS=-441.357| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 16ea2f1e5

Time (s): cpu = 00:05:50 ; elapsed = 00:02:52 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25989 ; free virtual = 36132

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.325 | TNS=-451.304| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2b42223d9

Time (s): cpu = 00:07:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25980 ; free virtual = 36124
Phase 17 Rip-up And Reroute | Checksum: 2b42223d9

Time (s): cpu = 00:07:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25980 ; free virtual = 36124

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 2a472ed03

Time (s): cpu = 00:07:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25980 ; free virtual = 36124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.848 | TNS=-441.357| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 18f1380dd

Time (s): cpu = 00:07:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25980 ; free virtual = 36124

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 18f1380dd

Time (s): cpu = 00:07:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25980 ; free virtual = 36124
Phase 18 Delay and Skew Optimization | Checksum: 18f1380dd

Time (s): cpu = 00:07:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25980 ; free virtual = 36124

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.848 | TNS=-441.456| WHS=0.036  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 1cfb17bd4

Time (s): cpu = 00:07:17 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124
Phase 19 Post Hold Fix | Checksum: 1cfb17bd4

Time (s): cpu = 00:07:17 ; elapsed = 00:03:24 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1cfb17bd4

Time (s): cpu = 00:07:18 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.848 | TNS=-441.456| WHS=0.036  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 1cfb17bd4

Time (s): cpu = 00:07:18 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124

Phase 21 Reset Design
INFO: [Route 35-307] 10213 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 9247fbaf | NumContArr: cca09117 | Constraints: c2a8fa9d | Timing: 2d5908b3

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 24eea9016

Time (s): cpu = 00:07:18 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124
Phase 21 Reset Design | Checksum: 24eea9016

Time (s): cpu = 00:07:18 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124

Phase 22 Post Process Routing
Phase 22 Post Process Routing | Checksum: 24eea9016

Time (s): cpu = 00:07:18 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36124

Phase 23 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-7.492 | TNS=-431.611| WHS=0.037  | THS=0.000  |

Phase 23 Post Router Timing | Checksum: 2c8841268

Time (s): cpu = 00:07:20 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36125
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 205.38 secs

Phase 24 Post-Route Event Processing
Phase 24 Post-Route Event Processing | Checksum: 1fcb8ec41

Time (s): cpu = 00:07:20 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36125
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fcb8ec41

Time (s): cpu = 00:07:20 ; elapsed = 00:03:25 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25981 ; free virtual = 36125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:22 ; elapsed = 00:03:26 . Memory (MB): peak = 4094.652 ; gain = 1099.984 ; free physical = 25974 ; free virtual = 36117
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25958 ; free virtual = 36102
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25932 ; free virtual = 36088
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25932 ; free virtual = 36088
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25922 ; free virtual = 36080
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25922 ; free virtual = 36081
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25922 ; free virtual = 36081
Write Physdb Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4094.652 ; gain = 0.000 ; free physical = 25922 ; free virtual = 36081
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/8f279444eb924a43955b9f7d6d2ae53b/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/dist_sq_reg input display_enigma/dist_sq_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_sprite/image_addr_reg input display_enigma/letter_sprite/image_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_x_reg input display_enigma/letter_x_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_x_reg input display_enigma/letter_x_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_text/letter_sprite/image_addr_reg input display_text/letter_sprite/image_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_text/letter_x_reg input display_text/letter_x_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7774976 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4120.738 ; gain = 0.000 ; free physical = 25968 ; free virtual = 36121
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 14:33:26 2024...
