{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735005753154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735005753154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 10:02:32 2024 " "Processing started: Tue Dec 24 10:02:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735005753154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735005753154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMAMethod -c DMAMethod " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMAMethod -c DMAMethod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735005753155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735005753393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmamethod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmamethod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAMethod " "Found entity 1: DMAMethod" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735005753439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMAMethod " "Elaborating entity \"DMAMethod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735005753531 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst5 " "Block or symbol \"DFF\" of instance \"inst5\" overlaps another block or symbol" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 752 688 752 832 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735005753532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.bdf 1 1 " "Using design file controller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005753541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst333212 " "Elaborating entity \"controller\" for hierarchy \"controller:inst333212\"" {  } { { "DMAMethod.bdf" "inst333212" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 832 864 1136 1024 "inst333212" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753542 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 424 -80 -16 472 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735005753542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_2a16x2a6.vhd 2 1 " "Using design file ram_2a16x2a6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2a16x2a6-SYN " "Found design unit 1: ram_2a16x2a6-SYN" {  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_2a16x2a6 " "Found entity 1: ram_2a16x2a6" {  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005753761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2a16x2a6 controller:inst333212\|ram_2a16x2a6:inst " "Elaborating entity \"ram_2a16x2a6\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\"" {  } { { "controller.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 232 616 832 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2a16x2a6.vhd" "altsyncram_component" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file controller.hex " "Parameter \"init_file\" = \"controller.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753788 ""}  } { { "ram_2a16x2a6.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_2a16x2a6.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735005753788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvj1 " "Found entity 1: altsyncram_hvj1" {  } { { "db/altsyncram_hvj1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735005753819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvj1 controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated " "Elaborating entity \"altsyncram_hvj1\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4a2 " "Found entity 1: altsyncram_p4a2" {  } { { "db/altsyncram_p4a2.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_p4a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735005753857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4a2 controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1 " "Elaborating entity \"altsyncram_p4a2\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\"" {  } { { "db/altsyncram_hvj1.tdf" "altsyncram1" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hvj1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hvj1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753900 ""}  } { { "db/altsyncram_hvj1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_hvj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735005753900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 controller:inst333212\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"controller:inst333212\|74161:inst1\"" {  } { { "controller.bdf" "inst1" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 240 328 448 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|74161:inst1 " "Elaborated megafunction instantiation \"controller:inst333212\|74161:inst1\"" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 240 328 448 424 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 controller:inst333212\|74161:inst1\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"controller:inst333212\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:inst333212\|74161:inst1\|f74161:sub controller:inst333212\|74161:inst1 " "Elaborated megafunction instantiation \"controller:inst333212\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"controller:inst333212\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 240 328 448 424 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 controller:inst333212\|74161:inst2 " "Elaborating entity \"74161\" for hierarchy \"controller:inst333212\|74161:inst2\"" {  } { { "controller.bdf" "inst2" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 440 328 448 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:inst333212\|74161:inst2 " "Elaborated megafunction instantiation \"controller:inst333212\|74161:inst2\"" {  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 440 328 448 624 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "peripheral.bdf 1 1 " "Using design file peripheral.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral " "Found entity 1: peripheral" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005753963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral peripheral:inst1 " "Elaborating entity \"peripheral\" for hierarchy \"peripheral:inst1\"" {  } { { "DMAMethod.bdf" "inst1" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 368 752 920 688 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753964 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst18 " "Port \"CLK\" of type DFF and instance \"inst18\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735005753964 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst13 " "Port \"CLK\" of type DFF and instance \"inst13\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735005753965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "655536_counter.bdf 1 1 " "Using design file 655536_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 655536_Counter " "Found entity 1: 655536_Counter" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005753971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005753971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "655536_Counter peripheral:inst1\|655536_Counter:inst2 " "Elaborating entity \"655536_Counter\" for hierarchy \"peripheral:inst1\|655536_Counter:inst2\"" {  } { { "peripheral.bdf" "inst2" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 392 512 664 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 peripheral:inst1\|655536_Counter:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"peripheral:inst1\|655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral:inst1\|655536_Counter:inst2\|74161:inst " "Elaborated megafunction instantiation \"peripheral:inst1\|655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 peripheral:inst1\|655536_Counter:inst2\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"peripheral:inst1\|655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "inst1" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"peripheral:inst1\|655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 peripheral:inst1\|74273:inst " "Elaborating entity \"74273\" for hierarchy \"peripheral:inst1\|74273:inst\"" {  } { { "peripheral.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005753991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral:inst1\|74273:inst " "Elaborated megafunction instantiation \"peripheral:inst1\|74273:inst\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005753992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stack_2-12x2-16.bdf 1 1 " "Using design file stack_2-12x2-16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stack_2-12x2-16 " "Found entity 1: stack_2-12x2-16" {  } { { "stack_2-12x2-16.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/stack_2-12x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005754001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005754001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_2-12x2-16 stack_2-12x2-16:inst21 " "Elaborating entity \"stack_2-12x2-16\" for hierarchy \"stack_2-12x2-16:inst21\"" {  } { { "DMAMethod.bdf" "inst21" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 376 1480 1624 472 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754002 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst1 " "Block or symbol \"VCC\" of instance \"inst1\" overlaps another block or symbol" {  } { { "stack_2-12x2-16.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/stack_2-12x2-16.bdf" { { 280 816 832 312 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735005754002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_2-16x2-16.bdf 1 1 " "Using design file ram_2-16x2-16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2-16x2-16 " "Found entity 1: ram_2-16x2-16" {  } { { "ram_2-16x2-16.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/ram_2-16x2-16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005754017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005754017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2-16x2-16 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst " "Elaborating entity \"ram_2-16x2-16\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\"" {  } { { "stack_2-12x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/stack_2-12x2-16.bdf" { { 248 832 1072 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_65536x65535.vhd 2 1 " "Using design file ram_65536x65535.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_65536x65535-SYN " "Found design unit 1: ram_65536x65535-SYN" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005754027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_65536x65535 " "Found entity 1: ram_65536x65535" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005754027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735005754027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_65536x65535 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst " "Elaborating entity \"ram_65536x65535\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\"" {  } { { "ram_2-16x2-16.bdf" "inst" { Schematic "F:/FPGA Tools/DMAMethod/ram_2-16x2-16.bdf" { { 312 504 720 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "altsyncram_component" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\"" {  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754035 ""}  } { { "ram_65536x65535.vhd" "" { Text "F:/FPGA Tools/DMAMethod/ram_65536x65535.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735005754035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjh1 " "Found entity 1: altsyncram_sjh1" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005754063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735005754063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjh1 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated " "Elaborating entity \"altsyncram_sjh1\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qt72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qt72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qt72 " "Found entity 1: altsyncram_qt72" {  } { { "db/altsyncram_qt72.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_qt72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735005754095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735005754095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qt72 stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|altsyncram_qt72:altsyncram1 " "Elaborating entity \"altsyncram_qt72\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|altsyncram_qt72:altsyncram1\"" {  } { { "db/altsyncram_sjh1.tdf" "altsyncram1" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sjh1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"stack_2-12x2-16:inst21\|ram_2-16x2-16:inst\|ram_65536x65535:inst\|altsyncram:altsyncram_component\|altsyncram_sjh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754098 ""}  } { { "db/altsyncram_sjh1.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_sjh1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735005754098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst8 " "Elaborating entity \"74139\" for hierarchy \"74139:inst8\"" {  } { { "DMAMethod.bdf" "inst8" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 784 1216 1336 944 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735005754115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst8 " "Elaborated megafunction instantiation \"74139:inst8\"" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 784 1216 1336 944 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005754115 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "31 " "Ignored 31 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1735005754435 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1735005754435 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst5~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst5~1\"" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 752 688 752 832 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735005754845 "|DMAMethod|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "peripheral:inst1\|inst18 peripheral:inst1\|inst18~_emulated peripheral:inst1\|inst18~1 " "Register \"peripheral:inst1\|inst18\" is converted into an equivalent circuit using register \"peripheral:inst1\|inst18~_emulated\" and latch \"peripheral:inst1\|inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735005754845 "|DMAMethod|peripheral:inst1|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "peripheral:inst1\|inst13 peripheral:inst1\|inst13~_emulated peripheral:inst1\|inst13~1 " "Register \"peripheral:inst1\|inst13\" is converted into an equivalent circuit using register \"peripheral:inst1\|inst13~_emulated\" and latch \"peripheral:inst1\|inst13~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735005754845 "|DMAMethod|peripheral:inst1|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "peripheral:inst1\|inst3 peripheral:inst1\|inst3~_emulated peripheral:inst1\|inst18~1 " "Register \"peripheral:inst1\|inst3\" is converted into an equivalent circuit using register \"peripheral:inst1\|inst3~_emulated\" and latch \"peripheral:inst1\|inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 848 1000 1064 928 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735005754845 "|DMAMethod|peripheral:inst1|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1735005754845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005754947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735005755288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735005755288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735005755352 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735005755352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735005755352 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1735005755352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735005755352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735005755369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 10:02:35 2024 " "Processing ended: Tue Dec 24 10:02:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735005755369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735005755369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735005755369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735005755369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735005756479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735005756479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 10:02:36 2024 " "Processing started: Tue Dec 24 10:02:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735005756479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735005756479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DMAMethod -c DMAMethod " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DMAMethod -c DMAMethod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735005756479 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1735005756531 ""}
{ "Info" "0" "" "Project  = DMAMethod" {  } {  } 0 0 "Project  = DMAMethod" 0 0 "Fitter" 0 0 1735005756531 ""}
{ "Info" "0" "" "Revision = DMAMethod" {  } {  } 0 0 "Revision = DMAMethod" 0 0 "Fitter" 0 0 1735005756531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1735005756577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DMAMethod EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"DMAMethod\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735005756593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735005756622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735005756623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735005756623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735005756679 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735005756802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735005756802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735005756802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735005756802 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1873 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735005756804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1875 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735005756804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1877 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735005756804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1879 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735005756804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1881 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735005756804 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735005756804 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735005756805 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1735005756805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1735005757116 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1735005757117 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1735005757117 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1735005757117 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1735005757117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DMAMethod.sdc " "Synopsys Design Constraints File file not found: 'DMAMethod.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735005757119 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_controller " "Node: clock_controller was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|clock_controller"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|74161:inst2\|f74161:sub\|110 " "Node: controller:inst333212\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|controller:inst333212|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_peripheral " "Node: clock_peripheral was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|clock_peripheral"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enable " "Node: enable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|enable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] " "Node: controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|controller:inst333212|ram_2a16x2a6:inst|altsyncram:altsyncram_component|altsyncram_hvj1:auto_generated|altsyncram_p4a2:altsyncram1|q_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst3|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst3|f74161:sub|87"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst1|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1735005757120 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst2|f74161:sub|110"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005757122 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005757122 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1735005757122 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1735005757123 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1735005757123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1735005757123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1735005757123 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1735005757123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_peripheral~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clock_peripheral~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "peripheral:inst1\|inst15 " "Destination node peripheral:inst1\|inst15" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 416 424 488 464 "inst15" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735005757142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735005757142 ""}  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 392 536 752 408 "clock_peripheral" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_peripheral~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1863 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757142 ""}  } { { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\]  " "Automatically promoted node controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q\[0\]~output " "Destination node q\[0\]~output" {  } { { "DMAMethod.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/DMAMethod.bdf" { { 976 1256 1432 992 "q" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 1860 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735005757142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735005757142 ""}  } { { "db/altsyncram_p4a2.tdf" "" { Text "F:/FPGA Tools/DMAMethod/db/altsyncram_p4a2.tdf" 41 2 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst333212|ram_2a16x2a6:inst|altsyncram:altsyncram_component|altsyncram_hvj1:auto_generated|altsyncram_p4a2:altsyncram1|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst333212\|inst4  " "Automatically promoted node controller:inst333212\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""}  } { { "controller.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/controller.bdf" { { 592 208 272 640 "inst4" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst333212|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "peripheral:inst1\|inst8  " "Automatically promoted node peripheral:inst1\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "peripheral:inst1\|inst18~2 " "Destination node peripheral:inst1\|inst18~2" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "peripheral:inst1\|inst3~0 " "Destination node peripheral:inst1\|inst3~0" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 848 1000 1064 928 "inst3" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "peripheral:inst1\|inst18~0 " "Destination node peripheral:inst1\|inst18~0" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst18~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "peripheral:inst1\|inst18~1 " "Destination node peripheral:inst1\|inst18~1" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst18~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735005757143 ""}  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 792 872 936 840 "inst8" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|104  " "Automatically promoted node peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757143 ""}  } { { "f74161.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|655536_Counter:inst2|74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|104  " "Automatically promoted node peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757145 ""}  } { { "f74161.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|655536_Counter:inst2|74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|104  " "Automatically promoted node peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757145 ""}  } { { "f74161.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|655536_Counter:inst2|74161:inst3|f74161:sub|104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "peripheral:inst1\|inst15  " "Automatically promoted node peripheral:inst1\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757145 ""}  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/DMAMethod/peripheral.bdf" { { 416 424 488 464 "inst15" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { peripheral:inst1|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|104  " "Automatically promoted node stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735005757145 ""}  } { { "f74161.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst2|f74161:sub|104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735005757145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735005757365 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735005757366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735005757366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735005757368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735005757369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1735005757370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1735005757370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735005757371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735005757372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1735005757373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735005757373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735005757391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735005757776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735005757875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735005757882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735005758069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735005758069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735005758297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/FPGA Tools/DMAMethod/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1735005758601 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735005758601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735005758670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1735005758671 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1735005758671 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735005758671 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1735005758684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735005758723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735005758834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735005758876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735005759019 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735005759346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Tools/DMAMethod/output_files/DMAMethod.fit.smsg " "Generated suppressed messages file F:/FPGA Tools/DMAMethod/output_files/DMAMethod.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735005759574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5971 " "Peak virtual memory: 5971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735005759830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 10:02:39 2024 " "Processing ended: Tue Dec 24 10:02:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735005759830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735005759830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735005759830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735005759830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735005760961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735005760961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 10:02:40 2024 " "Processing started: Tue Dec 24 10:02:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735005760961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735005760961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DMAMethod -c DMAMethod " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DMAMethod -c DMAMethod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735005760961 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735005761496 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735005761527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735005761815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 10:02:41 2024 " "Processing ended: Tue Dec 24 10:02:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735005761815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735005761815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735005761815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735005761815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735005762418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735005762910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735005762910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 10:02:42 2024 " "Processing started: Tue Dec 24 10:02:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735005762910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735005762910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DMAMethod -c DMAMethod " "Command: quartus_sta DMAMethod -c DMAMethod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735005762910 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1735005762960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735005763056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735005763056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735005763090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735005763090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1735005763261 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1735005763296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1735005763296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DMAMethod.sdc " "Synopsys Design Constraints File file not found: 'DMAMethod.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1735005763297 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_controller " "Node: clock_controller was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|clock_controller"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] " "Node: controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|controller:inst333212|ram_2a16x2a6:inst|altsyncram:altsyncram_component|altsyncram_hvj1:auto_generated|altsyncram_p4a2:altsyncram1|q_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst3|f74161:sub|87"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_peripheral " "Node: clock_peripheral was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|clock_peripheral"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst3|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst1|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|74161:inst2\|f74161:sub\|110 " "Node: controller:inst333212\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763298 "|DMAMethod|controller:inst333212|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enable " "Node: enable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763299 "|DMAMethod|enable"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005763347 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005763347 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1735005763347 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1735005763348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1735005763352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.893 " "Worst-case setup slack is 45.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.893         0.000 altera_reserved_tck  " "   45.893         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.422 " "Worst-case hold slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 altera_reserved_tck  " "    0.422         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.771 " "Worst-case recovery slack is 47.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.771         0.000 altera_reserved_tck  " "   47.771         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.323 " "Worst-case removal slack is 1.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323         0.000 altera_reserved_tck  " "    1.323         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454         0.000 altera_reserved_tck  " "   49.454         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1735005763397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1735005763408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1735005763550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_controller " "Node: clock_controller was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|clock_controller"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] " "Node: controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|controller:inst333212|ram_2a16x2a6:inst|altsyncram:altsyncram_component|altsyncram_hvj1:auto_generated|altsyncram_p4a2:altsyncram1|q_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst3|f74161:sub|87"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_peripheral " "Node: clock_peripheral was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|clock_peripheral"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst3|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst1|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|74161:inst2\|f74161:sub\|110 " "Node: controller:inst333212\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763607 "|DMAMethod|controller:inst333212|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enable " "Node: enable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763608 "|DMAMethod|enable"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005763609 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005763609 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1735005763609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.197 " "Worst-case setup slack is 46.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.197         0.000 altera_reserved_tck  " "   46.197         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.037 " "Worst-case recovery slack is 48.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.037         0.000 altera_reserved_tck  " "   48.037         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.223 " "Worst-case removal slack is 1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223         0.000 altera_reserved_tck  " "    1.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.319 " "Worst-case minimum pulse width slack is 49.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319         0.000 altera_reserved_tck  " "   49.319         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763630 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1735005763672 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_controller " "Node: clock_controller was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|clock_controller"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] " "Node: controller:inst333212\|ram_2a16x2a6:inst\|altsyncram:altsyncram_component\|altsyncram_hvj1:auto_generated\|altsyncram_p4a2:altsyncram1\|q_a\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|controller:inst333212|ram_2a16x2a6:inst|altsyncram:altsyncram_component|altsyncram_hvj1:auto_generated|altsyncram_p4a2:altsyncram1|q_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst3|f74161:sub|87"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_peripheral " "Node: clock_peripheral was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|clock_peripheral"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 " "Node: stack_2-12x2-16:inst21\|655536_Counter:inst3\|74161:inst3\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|stack_2-12x2-16:inst21|655536_Counter:inst3|74161:inst3|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst1|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " "Node: peripheral:inst1\|655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|peripheral:inst1|655536_Counter:inst2|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:inst333212\|74161:inst2\|f74161:sub\|110 " "Node: controller:inst333212\|74161:inst2\|f74161:sub\|110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|controller:inst333212|74161:inst2|f74161:sub|110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enable " "Node: enable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1735005763770 "|DMAMethod|enable"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005763771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1735005763771 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1735005763771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.414 " "Worst-case setup slack is 48.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.414         0.000 altera_reserved_tck  " "   48.414         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 altera_reserved_tck  " "    0.146         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.175 " "Worst-case recovery slack is 49.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.175         0.000 altera_reserved_tck  " "   49.175         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560         0.000 altera_reserved_tck  " "    0.560         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.437 " "Worst-case minimum pulse width slack is 49.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.437         0.000 altera_reserved_tck  " "   49.437         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735005763796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735005763796 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1735005764036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1735005764037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735005764077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 10:02:44 2024 " "Processing ended: Tue Dec 24 10:02:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735005764077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735005764077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735005764077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735005764077 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735005764733 ""}
