
P1_FFT_SA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cd8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011f6c  08005e68  08005e68  00015e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017dd4  08017dd4  00030074  2**0
                  CONTENTS
  4 .ARM          00000000  08017dd4  08017dd4  00030074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08017dd4  08017dd4  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017dd4  08017dd4  00027dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017dd8  08017dd8  00027dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08017ddc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004618  20000074  08017e50  00030074  2**2
                  ALLOC
 10 ._user_heap_stack 000011a4  2000468c  08017e50  0003468c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e3d7  00000000  00000000  000300a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e94  00000000  00000000  0005e47b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00063310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019c0  00000000  00000000  00064820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cf8  00000000  00000000  000661e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7a3  00000000  00000000  0008fed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb4a7  00000000  00000000  000ab67b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  001a6b22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005780  00000000  00000000  001a6bec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000069ab  00000000  00000000  001ac36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e50 	.word	0x08005e50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005e50 	.word	0x08005e50

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <ADC_init>:
 *      Author: eduardomunoz
 */
#include "ADC.h"

void ADC_init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
    //enable ADC on RCC
    RCC->AHB2ENR |= (RCC_AHB2ENR_ADCEN);
 80001e4:	4b51      	ldr	r3, [pc, #324]	; (800032c <ADC_init+0x14c>)
 80001e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001e8:	4a50      	ldr	r2, [pc, #320]	; (800032c <ADC_init+0x14c>)
 80001ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001ee:	64d3      	str	r3, [r2, #76]	; 0x4c
    //set ADC to use HCLK
    ADC123_COMMON-> CCR = (ADC123_COMMON->CCR & ~(ADC_CCR_CKMODE))|
 80001f0:	4b4f      	ldr	r3, [pc, #316]	; (8000330 <ADC_init+0x150>)
 80001f2:	689b      	ldr	r3, [r3, #8]
 80001f4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80001f8:	4a4d      	ldr	r2, [pc, #308]	; (8000330 <ADC_init+0x150>)
 80001fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001fe:	6093      	str	r3, [r2, #8]
            (1<<ADC_CCR_CKMODE_Pos);

    //take ADC out of deep power down mode
    ADC1->CR &= ~(ADC_CR_DEEPPWD);
 8000200:	4b4c      	ldr	r3, [pc, #304]	; (8000334 <ADC_init+0x154>)
 8000202:	689b      	ldr	r3, [r3, #8]
 8000204:	4a4b      	ldr	r2, [pc, #300]	; (8000334 <ADC_init+0x154>)
 8000206:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800020a:	6093      	str	r3, [r2, #8]
    //and turn on the voltage regulator
    ADC1->CR |= (ADC_CR_ADVREGEN);
 800020c:	4b49      	ldr	r3, [pc, #292]	; (8000334 <ADC_init+0x154>)
 800020e:	689b      	ldr	r3, [r3, #8]
 8000210:	4a48      	ldr	r2, [pc, #288]	; (8000334 <ADC_init+0x154>)
 8000212:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000216:	6093      	str	r3, [r2, #8]

    //    delay_us(20);  //wait 20us for ADC to power up
    HAL_Delay(1);
 8000218:	2001      	movs	r0, #1
 800021a:	f000 fd83 	bl	8000d24 <HAL_Delay>


    //single ended calibration, ensure ADC is disabled
    ADC1->CR &= ~(ADC_CR_ADEN |ADC_CR_ADCALDIF);
 800021e:	4b45      	ldr	r3, [pc, #276]	; (8000334 <ADC_init+0x154>)
 8000220:	689b      	ldr	r3, [r3, #8]
 8000222:	4a44      	ldr	r2, [pc, #272]	; (8000334 <ADC_init+0x154>)
 8000224:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000228:	f023 0301 	bic.w	r3, r3, #1
 800022c:	6093      	str	r3, [r2, #8]
    ADC1->CR |= (ADC_CR_ADCAL);
 800022e:	4b41      	ldr	r3, [pc, #260]	; (8000334 <ADC_init+0x154>)
 8000230:	689b      	ldr	r3, [r3, #8]
 8000232:	4a40      	ldr	r2, [pc, #256]	; (8000334 <ADC_init+0x154>)
 8000234:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000238:	6093      	str	r3, [r2, #8]
    while(ADC1->CR & ADC_CR_ADCAL); //wait for ADCAL to become
 800023a:	bf00      	nop
 800023c:	4b3d      	ldr	r3, [pc, #244]	; (8000334 <ADC_init+0x154>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	2b00      	cmp	r3, #0
 8000242:	dbfb      	blt.n	800023c <ADC_init+0x5c>

    //configure single ended for channel 5
    ADC1->DIFSEL &= ~(ADC_DIFSEL_DIFSEL_5);
 8000244:	4b3b      	ldr	r3, [pc, #236]	; (8000334 <ADC_init+0x154>)
 8000246:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800024a:	4a3a      	ldr	r2, [pc, #232]	; (8000334 <ADC_init+0x154>)
 800024c:	f023 0320 	bic.w	r3, r3, #32
 8000250:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    //enable ADC FINALLY!!!!! (software procedure to enable the ADC)
    ADC1-> ISR |= (ADC_ISR_ADRDY);
 8000254:	4b37      	ldr	r3, [pc, #220]	; (8000334 <ADC_init+0x154>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a36      	ldr	r2, [pc, #216]	; (8000334 <ADC_init+0x154>)
 800025a:	f043 0301 	orr.w	r3, r3, #1
 800025e:	6013      	str	r3, [r2, #0]
    ADC1->CR   |= (ADC_CR_ADEN);
 8000260:	4b34      	ldr	r3, [pc, #208]	; (8000334 <ADC_init+0x154>)
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	4a33      	ldr	r2, [pc, #204]	; (8000334 <ADC_init+0x154>)
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6093      	str	r3, [r2, #8]
    while(!(ADC1->ISR & ADC_ISR_ADRDY)); //wait for ADRDY to become
 800026c:	bf00      	nop
 800026e:	4b31      	ldr	r3, [pc, #196]	; (8000334 <ADC_init+0x154>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	f003 0301 	and.w	r3, r3, #1
 8000276:	2b00      	cmp	r3, #0
 8000278:	d0f9      	beq.n	800026e <ADC_init+0x8e>
    ADC1-> ISR |= ADC_ISR_ADRDY; //clear ADRDY bit
 800027a:	4b2e      	ldr	r3, [pc, #184]	; (8000334 <ADC_init+0x154>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	4a2d      	ldr	r2, [pc, #180]	; (8000334 <ADC_init+0x154>)
 8000280:	f043 0301 	orr.w	r3, r3, #1
 8000284:	6013      	str	r3, [r2, #0]

    //configure ADC
    //12-bit resolution so set to 00
    ADC1 -> CFGR &= ~(ADC_CFGR_RES);
 8000286:	4b2b      	ldr	r3, [pc, #172]	; (8000334 <ADC_init+0x154>)
 8000288:	68db      	ldr	r3, [r3, #12]
 800028a:	4a2a      	ldr	r2, [pc, #168]	; (8000334 <ADC_init+0x154>)
 800028c:	f023 0318 	bic.w	r3, r3, #24
 8000290:	60d3      	str	r3, [r2, #12]
    ADC1 -> CFGR |= (ADC_CFGR_DMACFG); //enable dma circ mode
 8000292:	4b28      	ldr	r3, [pc, #160]	; (8000334 <ADC_init+0x154>)
 8000294:	68db      	ldr	r3, [r3, #12]
 8000296:	4a27      	ldr	r2, [pc, #156]	; (8000334 <ADC_init+0x154>)
 8000298:	f043 0302 	orr.w	r3, r3, #2
 800029c:	60d3      	str	r3, [r2, #12]
    ADC1 -> CFGR |= (ADC_CFGR_DMAEN); //enable dma
 800029e:	4b25      	ldr	r3, [pc, #148]	; (8000334 <ADC_init+0x154>)
 80002a0:	68db      	ldr	r3, [r3, #12]
 80002a2:	4a24      	ldr	r2, [pc, #144]	; (8000334 <ADC_init+0x154>)
 80002a4:	f043 0301 	orr.w	r3, r3, #1
 80002a8:	60d3      	str	r3, [r2, #12]


    //trigger off of extsel
    ADC1 -> CFGR |= ADC_CFGR_EXTEN_0|ADC_CFGR_EXTEN_1;//enables triggers of external rising edge
 80002aa:	4b22      	ldr	r3, [pc, #136]	; (8000334 <ADC_init+0x154>)
 80002ac:	68db      	ldr	r3, [r3, #12]
 80002ae:	4a21      	ldr	r2, [pc, #132]	; (8000334 <ADC_init+0x154>)
 80002b0:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80002b4:	60d3      	str	r3, [r2, #12]
    ADC1 -> CFGR &= ~(ADC_CFGR_EXTSEL); //clear bits
 80002b6:	4b1f      	ldr	r3, [pc, #124]	; (8000334 <ADC_init+0x154>)
 80002b8:	68db      	ldr	r3, [r3, #12]
 80002ba:	4a1e      	ldr	r2, [pc, #120]	; (8000334 <ADC_init+0x154>)
 80002bc:	f423 7370 	bic.w	r3, r3, #960	; 0x3c0
 80002c0:	60d3      	str	r3, [r2, #12]
    ADC1 -> CFGR |= (ADC_CFGR_EXTSEL_0|ADC_CFGR_EXTSEL_1); //EXT3 TIM2CH2 011
 80002c2:	4b1c      	ldr	r3, [pc, #112]	; (8000334 <ADC_init+0x154>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	4a1b      	ldr	r2, [pc, #108]	; (8000334 <ADC_init+0x154>)
 80002c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80002cc:	60d3      	str	r3, [r2, #12]

    //sampling time on channel 5 is 2.5 clocks
    ADC1->SMPR1 &= ~(ADC_SMPR1_SMP5);
 80002ce:	4b19      	ldr	r3, [pc, #100]	; (8000334 <ADC_init+0x154>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	4a18      	ldr	r2, [pc, #96]	; (8000334 <ADC_init+0x154>)
 80002d4:	f423 3360 	bic.w	r3, r3, #229376	; 0x38000
 80002d8:	6153      	str	r3, [r2, #20]
    ADC1->SMPR1 |= (ADC_SMPR1_SMP5_0 | ADC_SMPR1_SMP5_1 |ADC_SMPR1_SMP5_2);
 80002da:	4b16      	ldr	r3, [pc, #88]	; (8000334 <ADC_init+0x154>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	4a15      	ldr	r2, [pc, #84]	; (8000334 <ADC_init+0x154>)
 80002e0:	f443 3360 	orr.w	r3, r3, #229376	; 0x38000
 80002e4:	6153      	str	r3, [r2, #20]

    //put channel 5 in the regular sequence, length of 1
    ADC1->SQR1 = (ADC1->SQR1 & ~(ADC_SQR1_SQ1 | ADC_SQR1_L))|
 80002e6:	4b13      	ldr	r3, [pc, #76]	; (8000334 <ADC_init+0x154>)
 80002e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ea:	f423 63f9 	bic.w	r3, r3, #1992	; 0x7c8
 80002ee:	f023 0307 	bic.w	r3, r3, #7
 80002f2:	4a10      	ldr	r2, [pc, #64]	; (8000334 <ADC_init+0x154>)
 80002f4:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 80002f8:	6313      	str	r3, [r2, #48]	; 0x30
            (5 << ADC_SQR1_SQ1_Pos);

    //configure GPIO PA0 for analog input
    RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);
 80002fa:	4b0c      	ldr	r3, [pc, #48]	; (800032c <ADC_init+0x14c>)
 80002fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002fe:	4a0b      	ldr	r2, [pc, #44]	; (800032c <ADC_init+0x14c>)
 8000300:	f043 0301 	orr.w	r3, r3, #1
 8000304:	64d3      	str	r3, [r2, #76]	; 0x4c
    GPIOA ->MODER |= (GPIO_MODER_MODE0); //analog mode
 8000306:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000310:	f043 0303 	orr.w	r3, r3, #3
 8000314:	6013      	str	r3, [r2, #0]
    GPIOA ->ASCR |= GPIO_ASCR_ASC0;      //connect analog PA0
 8000316:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800031a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800031c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000320:	f043 0301 	orr.w	r3, r3, #1
 8000324:	62d3      	str	r3, [r2, #44]	; 0x2c

//    //start regular sequence
//    ADC1->CR |= ADC_CR_ADSTART;
}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	40021000 	.word	0x40021000
 8000330:	50040300 	.word	0x50040300
 8000334:	50040000 	.word	0x50040000

08000338 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	4603      	mov	r3, r0
 8000340:	6039      	str	r1, [r7, #0]
 8000342:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000344:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000348:	2b00      	cmp	r3, #0
 800034a:	db0a      	blt.n	8000362 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	b2da      	uxtb	r2, r3
 8000350:	490c      	ldr	r1, [pc, #48]	; (8000384 <__NVIC_SetPriority+0x4c>)
 8000352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000356:	0112      	lsls	r2, r2, #4
 8000358:	b2d2      	uxtb	r2, r2
 800035a:	440b      	add	r3, r1
 800035c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000360:	e00a      	b.n	8000378 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4908      	ldr	r1, [pc, #32]	; (8000388 <__NVIC_SetPriority+0x50>)
 8000368:	79fb      	ldrb	r3, [r7, #7]
 800036a:	f003 030f 	and.w	r3, r3, #15
 800036e:	3b04      	subs	r3, #4
 8000370:	0112      	lsls	r2, r2, #4
 8000372:	b2d2      	uxtb	r2, r2
 8000374:	440b      	add	r3, r1
 8000376:	761a      	strb	r2, [r3, #24]
}
 8000378:	bf00      	nop
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000382:	4770      	bx	lr
 8000384:	e000e100 	.word	0xe000e100
 8000388:	e000ed00 	.word	0xe000ed00

0800038c <DMA1channel1_ADC_init>:
 * for  DMA1channel1_ADC_init(uint32_t * dest)
 * interrupts are enabled in order to allow for synchronizing calculations with semaphores
 */

void DMA1channel1_ADC_init(uint32_t * dest)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
	//enabling clock
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8000394:	4b2e      	ldr	r3, [pc, #184]	; (8000450 <DMA1channel1_ADC_init+0xc4>)
 8000396:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000398:	4a2d      	ldr	r2, [pc, #180]	; (8000450 <DMA1channel1_ADC_init+0xc4>)
 800039a:	f043 0301 	orr.w	r3, r3, #1
 800039e:	6493      	str	r3, [r2, #72]	; 0x48

    //memory to memory initialization
	DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S); //select dma channel
 80003a0:	4b2c      	ldr	r3, [pc, #176]	; (8000454 <DMA1channel1_ADC_init+0xc8>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a2b      	ldr	r2, [pc, #172]	; (8000454 <DMA1channel1_ADC_init+0xc8>)
 80003a6:	f023 030f 	bic.w	r3, r3, #15
 80003aa:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CPAR = (uint32_t)&(ADC1->DR); //with DIR set to 0 this is the source address
 80003ac:	4b2a      	ldr	r3, [pc, #168]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003ae:	4a2b      	ldr	r2, [pc, #172]	; (800045c <DMA1channel1_ADC_init+0xd0>)
 80003b0:	609a      	str	r2, [r3, #8]
	DMA1_Channel1->CMAR = (uint32_t)(dest); // with DIR set to 0 this is the destination address
 80003b2:	4a29      	ldr	r2, [pc, #164]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	60d3      	str	r3, [r2, #12]
	DMA1_Channel1->CNDTR = NUM_TO_COPY;  // number to copy
 80003b8:	4b27      	ldr	r3, [pc, #156]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003be:	605a      	str	r2, [r3, #4]
	DMA1_Channel1->CCR &= ~(DMA_CCR_DIR); //setting DIR to 0
 80003c0:	4b25      	ldr	r3, [pc, #148]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a24      	ldr	r2, [pc, #144]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003c6:	f023 0310 	bic.w	r3, r3, #16
 80003ca:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (DMA_CCR_CIRC); //enable circular mode
 80003cc:	4b22      	ldr	r3, [pc, #136]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a21      	ldr	r2, [pc, #132]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003d2:	f043 0320 	orr.w	r3, r3, #32
 80003d6:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (DMA_CCR_MINC); //increments address
 80003d8:	4b1f      	ldr	r3, [pc, #124]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a1e      	ldr	r2, [pc, #120]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003e2:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR &= ~(DMA_CCR_PINC);//keeps address the same
 80003e4:	4b1c      	ldr	r3, [pc, #112]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a1b      	ldr	r2, [pc, #108]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003ee:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR = ((DMA1_Channel1->CCR)&~(DMA_CCR_MSIZE))|(DMA_CCR_MSIZE_0);//clearing size and setting length to 16bits
 80003f0:	4b19      	ldr	r3, [pc, #100]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80003f8:	4a17      	ldr	r2, [pc, #92]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 80003fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003fe:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR = ((DMA1_Channel1->CCR)&~(DMA_CCR_PSIZE))|(DMA_CCR_PSIZE_0);//clearing size and setting length to 16bits
 8000400:	4b15      	ldr	r3, [pc, #84]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000408:	4a13      	ldr	r2, [pc, #76]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 800040a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800040e:	6013      	str	r3, [r2, #0]

	DMA1_Channel1->CCR |= (DMA_CCR_TCIE); //enable interrupts at transfer complete
 8000410:	4b11      	ldr	r3, [pc, #68]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a10      	ldr	r2, [pc, #64]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 8000416:	f043 0302 	orr.w	r3, r3, #2
 800041a:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (DMA_CCR_HTIE); //enable interrupts at half transfer
 800041c:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a0d      	ldr	r2, [pc, #52]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 8000422:	f043 0304 	orr.w	r3, r3, #4
 8000426:	6013      	str	r3, [r2, #0]


	NVIC->ISER[0] = (1<<(DMA1_Channel1_IRQn & 0x1F)); //enable interrupts for channel 1
 8000428:	4b0d      	ldr	r3, [pc, #52]	; (8000460 <DMA1channel1_ADC_init+0xd4>)
 800042a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800042e:	601a      	str	r2, [r3, #0]

	//this mcu uses 4 bits for priority level, uses msb
//	NVIC->IP[DMA1_Channel1_IRQn] = (0x70 << ((DMA1_Channel1_IRQn%4)*8)); //modulus since the remainder determines position in register for priority
	NVIC_SetPriority(DMA1_Channel1_IRQn, 0x19);
 8000430:	2119      	movs	r1, #25
 8000432:	200b      	movs	r0, #11
 8000434:	f7ff ff80 	bl	8000338 <__NVIC_SetPriority>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000438:	b662      	cpsie	i
}
 800043a:	bf00      	nop
	__enable_irq();

	DMA1_Channel1->CCR |= (DMA_CCR_EN); //activating channel
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a05      	ldr	r2, [pc, #20]	; (8000458 <DMA1channel1_ADC_init+0xcc>)
 8000442:	f043 0301 	orr.w	r3, r3, #1
 8000446:	6013      	str	r3, [r2, #0]

}
 8000448:	bf00      	nop
 800044a:	3708      	adds	r7, #8
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	40021000 	.word	0x40021000
 8000454:	400200a8 	.word	0x400200a8
 8000458:	40020008 	.word	0x40020008
 800045c:	50040040 	.word	0x50040040
 8000460:	e000e100 	.word	0xe000e100

08000464 <DMA1_Channel3_IRQHandler>:



void DMA1_Channel3_IRQHandler()
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
	if(DMA1->ISR & DMA_ISR_TCIF3)
 8000468:	4b14      	ldr	r3, [pc, #80]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000470:	2b00      	cmp	r3, #0
 8000472:	d01d      	beq.n	80004b0 <DMA1_Channel3_IRQHandler+0x4c>
	{
	  	GPIOC->ODR ^= GPIO_ODR_OD1; //toggle off
 8000474:	4b12      	ldr	r3, [pc, #72]	; (80004c0 <DMA1_Channel3_IRQHandler+0x5c>)
 8000476:	695b      	ldr	r3, [r3, #20]
 8000478:	4a11      	ldr	r2, [pc, #68]	; (80004c0 <DMA1_Channel3_IRQHandler+0x5c>)
 800047a:	f083 0302 	eor.w	r3, r3, #2
 800047e:	6153      	str	r3, [r2, #20]
		  DMA1_Channel3->CCR &= ~(DMA_CCR_EN); //disable channel 3
 8000480:	4b10      	ldr	r3, [pc, #64]	; (80004c4 <DMA1_Channel3_IRQHandler+0x60>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a0f      	ldr	r2, [pc, #60]	; (80004c4 <DMA1_Channel3_IRQHandler+0x60>)
 8000486:	f023 0301 	bic.w	r3, r3, #1
 800048a:	6013      	str	r3, [r2, #0]
		  DMA1->IFCR |= (DMA_IFCR_CTCIF3); //clear interrupt flag
 800048c:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 800048e:	685b      	ldr	r3, [r3, #4]
 8000490:	4a0a      	ldr	r2, [pc, #40]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 8000492:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000496:	6053      	str	r3, [r2, #4]
		  DMA1->IFCR |= (DMA_IFCR_CGIF3); //clear global interrupt flag
 8000498:	4b08      	ldr	r3, [pc, #32]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	4a07      	ldr	r2, [pc, #28]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 800049e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004a2:	6053      	str	r3, [r2, #4]
		  DMA1->IFCR |= (DMA_IFCR_CHTIF3); //clear half transfer flag
 80004a4:	4b05      	ldr	r3, [pc, #20]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 80004a6:	685b      	ldr	r3, [r3, #4]
 80004a8:	4a04      	ldr	r2, [pc, #16]	; (80004bc <DMA1_Channel3_IRQHandler+0x58>)
 80004aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004ae:	6053      	str	r3, [r2, #4]

	}
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	40020000 	.word	0x40020000
 80004c0:	48000800 	.word	0x48000800
 80004c4:	40020030 	.word	0x40020030

080004c8 <DMA1_Channel1_IRQHandler>:


void DMA1_Channel1_IRQHandler()
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80004ce:	2300      	movs	r3, #0
 80004d0:	607b      	str	r3, [r7, #4]

	if(DMA1->ISR & DMA_ISR_HTIF1)
 80004d2:	4b18      	ldr	r3, [pc, #96]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f003 0304 	and.w	r3, r3, #4
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d00d      	beq.n	80004fa <DMA1_Channel1_IRQHandler+0x32>
	{
		DMA1->IFCR |= (DMA_IFCR_CHTIF1); //clear half transfer flag
 80004de:	4b15      	ldr	r3, [pc, #84]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	4a14      	ldr	r2, [pc, #80]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 80004e4:	f043 0304 	orr.w	r3, r3, #4
 80004e8:	6053      	str	r3, [r2, #4]

		xSemaphoreGiveFromISR(calculateSemaphore1, &xHigherPriorityTaskWoken );
 80004ea:	4b13      	ldr	r3, [pc, #76]	; (8000538 <DMA1_Channel1_IRQHandler+0x70>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	1d3a      	adds	r2, r7, #4
 80004f0:	4611      	mov	r1, r2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f002 fab9 	bl	8002a6a <xQueueGiveFromISR>
		  DMA1->IFCR |= (DMA_IFCR_CGIF1); //clear global interrupt flag
		  xSemaphoreGiveFromISR(calculateSemaphore2, &xHigherPriorityTaskWoken );

	}

}
 80004f8:	e018      	b.n	800052c <DMA1_Channel1_IRQHandler+0x64>
	else if(DMA1->ISR & DMA_ISR_TCIF1)
 80004fa:	4b0e      	ldr	r3, [pc, #56]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f003 0302 	and.w	r3, r3, #2
 8000502:	2b00      	cmp	r3, #0
 8000504:	d012      	beq.n	800052c <DMA1_Channel1_IRQHandler+0x64>
		  DMA1->IFCR |= (DMA_IFCR_CTCIF1); //clear interrupt flag
 8000506:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 8000508:	685b      	ldr	r3, [r3, #4]
 800050a:	4a0a      	ldr	r2, [pc, #40]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 800050c:	f043 0302 	orr.w	r3, r3, #2
 8000510:	6053      	str	r3, [r2, #4]
		  DMA1->IFCR |= (DMA_IFCR_CGIF1); //clear global interrupt flag
 8000512:	4b08      	ldr	r3, [pc, #32]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 8000514:	685b      	ldr	r3, [r3, #4]
 8000516:	4a07      	ldr	r2, [pc, #28]	; (8000534 <DMA1_Channel1_IRQHandler+0x6c>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	6053      	str	r3, [r2, #4]
		  xSemaphoreGiveFromISR(calculateSemaphore2, &xHigherPriorityTaskWoken );
 800051e:	4b07      	ldr	r3, [pc, #28]	; (800053c <DMA1_Channel1_IRQHandler+0x74>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	1d3a      	adds	r2, r7, #4
 8000524:	4611      	mov	r1, r2
 8000526:	4618      	mov	r0, r3
 8000528:	f002 fa9f 	bl	8002a6a <xQueueGiveFromISR>
}
 800052c:	bf00      	nop
 800052e:	3708      	adds	r7, #8
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40020000 	.word	0x40020000
 8000538:	20000094 	.word	0x20000094
 800053c:	20000098 	.word	0x20000098

08000540 <GPIO_init>:
 */
#include "GPIO.h"
#include "main.h"

void GPIO_init()
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0

	//setup on PC0 for toggling output
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOCEN); //enable clock
 8000544:	4b1d      	ldr	r3, [pc, #116]	; (80005bc <GPIO_init+0x7c>)
 8000546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000548:	4a1c      	ldr	r2, [pc, #112]	; (80005bc <GPIO_init+0x7c>)
 800054a:	f043 0304 	orr.w	r3, r3, #4
 800054e:	64d3      	str	r3, [r2, #76]	; 0x4c
	GPIOC->MODER &= ~(GPIO_MODER_MODE0); //clearing bits setting to input
 8000550:	4b1b      	ldr	r3, [pc, #108]	; (80005c0 <GPIO_init+0x80>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a1a      	ldr	r2, [pc, #104]	; (80005c0 <GPIO_init+0x80>)
 8000556:	f023 0303 	bic.w	r3, r3, #3
 800055a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (GPIO_MODER_MODE0_0); //setting output;
 800055c:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <GPIO_init+0x80>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a17      	ldr	r2, [pc, #92]	; (80005c0 <GPIO_init+0x80>)
 8000562:	f043 0301 	orr.w	r3, r3, #1
 8000566:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR0); //clear bits
 8000568:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <GPIO_init+0x80>)
 800056a:	68db      	ldr	r3, [r3, #12]
 800056c:	4a14      	ldr	r2, [pc, #80]	; (80005c0 <GPIO_init+0x80>)
 800056e:	f023 0303 	bic.w	r3, r3, #3
 8000572:	60d3      	str	r3, [r2, #12]
	GPIOC->OTYPER &= ~(GPIO_OTYPER_OT0); //clear bit, set to push pull
 8000574:	4b12      	ldr	r3, [pc, #72]	; (80005c0 <GPIO_init+0x80>)
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	4a11      	ldr	r2, [pc, #68]	; (80005c0 <GPIO_init+0x80>)
 800057a:	f023 0301 	bic.w	r3, r3, #1
 800057e:	6053      	str	r3, [r2, #4]

	GPIOC->MODER &= ~(GPIO_MODER_MODE1); //clearing bits setting to input
 8000580:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <GPIO_init+0x80>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0e      	ldr	r2, [pc, #56]	; (80005c0 <GPIO_init+0x80>)
 8000586:	f023 030c 	bic.w	r3, r3, #12
 800058a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (GPIO_MODER_MODE1_0); //setting output;
 800058c:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <GPIO_init+0x80>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a0b      	ldr	r2, [pc, #44]	; (80005c0 <GPIO_init+0x80>)
 8000592:	f043 0304 	orr.w	r3, r3, #4
 8000596:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR1); //clear bits
 8000598:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <GPIO_init+0x80>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	4a08      	ldr	r2, [pc, #32]	; (80005c0 <GPIO_init+0x80>)
 800059e:	f023 030c 	bic.w	r3, r3, #12
 80005a2:	60d3      	str	r3, [r2, #12]
	GPIOC->OTYPER &= ~(GPIO_OTYPER_OT1); //clear bit, set to push pull
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <GPIO_init+0x80>)
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	4a05      	ldr	r2, [pc, #20]	; (80005c0 <GPIO_init+0x80>)
 80005aa:	f023 0302 	bic.w	r3, r3, #2
 80005ae:	6053      	str	r3, [r2, #4]


}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000
 80005c0:	48000800 	.word	0x48000800

080005c4 <calculate>:
SemaphoreHandle_t printSemaphore = NULL;
SemaphoreHandle_t calculateSemaphore1 = NULL;
SemaphoreHandle_t calculateSemaphore2 = NULL;

void calculate(void *argument)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	f5ad 6d88 	sub.w	sp, sp, #1088	; 0x440
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	6018      	str	r0, [r3, #0]

	arm_rfft_instance_q15 fft1;
	uint16_t freq;
	q15_t max;
	uint32_t index;
	q15_t * sampleloc1 =  (q15_t *)&collectedsamples;
 80005d0:	4b5c      	ldr	r3, [pc, #368]	; (8000744 <calculate+0x180>)
 80005d2:	f8c7 343c 	str.w	r3, [r7, #1084]	; 0x43c
	q15_t * sampleloc2 =  (q15_t *)&collectedsamples[2047];
 80005d6:	4b5c      	ldr	r3, [pc, #368]	; (8000748 <calculate+0x184>)
 80005d8:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
	arm_rfft_init_q15(&fft1, SIZEFFT_FOR_SA, 0, 1);
 80005dc:	f207 4014 	addw	r0, r7, #1044	; 0x414
 80005e0:	2301      	movs	r3, #1
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e8:	f004 fea4 	bl	8005334 <arm_rfft_init_q15>

	printSemaphore = xSemaphoreCreateBinary();//creating the semaphore once
 80005ec:	2203      	movs	r2, #3
 80005ee:	2100      	movs	r1, #0
 80005f0:	2001      	movs	r0, #1
 80005f2:	f002 f843 	bl	800267c <xQueueGenericCreate>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a54      	ldr	r2, [pc, #336]	; (800074c <calculate+0x188>)
 80005fa:	6013      	str	r3, [r2, #0]

	calculateSemaphore1 = xSemaphoreCreateBinary();
 80005fc:	2203      	movs	r2, #3
 80005fe:	2100      	movs	r1, #0
 8000600:	2001      	movs	r0, #1
 8000602:	f002 f83b 	bl	800267c <xQueueGenericCreate>
 8000606:	4603      	mov	r3, r0
 8000608:	4a51      	ldr	r2, [pc, #324]	; (8000750 <calculate+0x18c>)
 800060a:	6013      	str	r3, [r2, #0]
	calculateSemaphore2 = xSemaphoreCreateBinary();
 800060c:	2203      	movs	r2, #3
 800060e:	2100      	movs	r1, #0
 8000610:	2001      	movs	r0, #1
 8000612:	f002 f833 	bl	800267c <xQueueGenericCreate>
 8000616:	4603      	mov	r3, r0
 8000618:	4a4e      	ldr	r2, [pc, #312]	; (8000754 <calculate+0x190>)
 800061a:	6013      	str	r3, [r2, #0]


	if(printSemaphore != NULL && calculateSemaphore1 !=NULL)
 800061c:	4b4b      	ldr	r3, [pc, #300]	; (800074c <calculate+0x188>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	f000 8089 	beq.w	8000738 <calculate+0x174>
 8000626:	4b4a      	ldr	r3, [pc, #296]	; (8000750 <calculate+0x18c>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	f000 8084 	beq.w	8000738 <calculate+0x174>
	{
		for(;;)
		{
			q15_t testOutput[SIZEOUTPUT_FFTSA] = {0};
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	4618      	mov	r0, r3
 8000636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800063a:	461a      	mov	r2, r3
 800063c:	2100      	movs	r1, #0
 800063e:	f005 faf7 	bl	8005c30 <memset>
			q15_t * outputloc = &testOutput[0];
 8000642:	f107 030c 	add.w	r3, r7, #12
 8000646:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
			q15_t * maxfreq = &testOutput[1];
 800064a:	f107 030c 	add.w	r3, r7, #12
 800064e:	3302      	adds	r3, #2
 8000650:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
		    //start regular sequence
		    ADC1->CR |= ADC_CR_ADSTART;
 8000654:	4b40      	ldr	r3, [pc, #256]	; (8000758 <calculate+0x194>)
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	4a3f      	ldr	r2, [pc, #252]	; (8000758 <calculate+0x194>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6093      	str	r3, [r2, #8]

				if(xSemaphoreTake(calculateSemaphore1, ( TickType_t ) 10 ) )
 8000660:	4b3b      	ldr	r3, [pc, #236]	; (8000750 <calculate+0x18c>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	210a      	movs	r1, #10
 8000666:	4618      	mov	r0, r3
 8000668:	f002 fb6c 	bl	8002d44 <xQueueSemaphoreTake>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d02f      	beq.n	80006d2 <calculate+0x10e>
				{



					arm_rfft_q15(&fft1, sampleloc1, outputloc);
 8000672:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8000676:	f8d7 2434 	ldr.w	r2, [r7, #1076]	; 0x434
 800067a:	f8d7 143c 	ldr.w	r1, [r7, #1084]	; 0x43c
 800067e:	4618      	mov	r0, r3
 8000680:	f004 fdbe 	bl	8005200 <arm_rfft_q15>

					arm_max_q15(&testOutput[1], SIZEOUTPUT_FFTSA-1 ,&max ,&index);
 8000684:	f207 410c 	addw	r1, r7, #1036	; 0x40c
 8000688:	f207 4212 	addw	r2, r7, #1042	; 0x412
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	1c98      	adds	r0, r3, #2
 8000692:	460b      	mov	r3, r1
 8000694:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000698:	f004 fd60 	bl	800515c <arm_max_q15>

					freq = index/2;
 800069c:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80006a0:	085b      	lsrs	r3, r3, #1
 80006a2:	f8a7 342e 	strh.w	r3, [r7, #1070]	; 0x42e
					GPIOC->ODR ^= GPIO_ODR_OD1;
 80006a6:	4b2d      	ldr	r3, [pc, #180]	; (800075c <calculate+0x198>)
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	4a2c      	ldr	r2, [pc, #176]	; (800075c <calculate+0x198>)
 80006ac:	f083 0302 	eor.w	r3, r3, #2
 80006b0:	6153      	str	r3, [r2, #20]

					itoa(freq*(2048/256), freqstring, 10);
 80006b2:	f8b7 342e 	ldrh.w	r3, [r7, #1070]	; 0x42e
 80006b6:	00db      	lsls	r3, r3, #3
 80006b8:	220a      	movs	r2, #10
 80006ba:	4929      	ldr	r1, [pc, #164]	; (8000760 <calculate+0x19c>)
 80006bc:	4618      	mov	r0, r3
 80006be:	f005 faa5 	bl	8005c0c <itoa>
					xSemaphoreGive(printSemaphore);
 80006c2:	4b22      	ldr	r3, [pc, #136]	; (800074c <calculate+0x188>)
 80006c4:	6818      	ldr	r0, [r3, #0]
 80006c6:	2300      	movs	r3, #0
 80006c8:	2200      	movs	r2, #0
 80006ca:	2100      	movs	r1, #0
 80006cc:	f002 f834 	bl	8002738 <xQueueGenericSend>
 80006d0:	e7ae      	b.n	8000630 <calculate+0x6c>




				}
				else if(xSemaphoreTake(calculateSemaphore2, ( TickType_t ) 10 ))
 80006d2:	4b20      	ldr	r3, [pc, #128]	; (8000754 <calculate+0x190>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	210a      	movs	r1, #10
 80006d8:	4618      	mov	r0, r3
 80006da:	f002 fb33 	bl	8002d44 <xQueueSemaphoreTake>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d0a5      	beq.n	8000630 <calculate+0x6c>
				{

					arm_rfft_q15(&fft1, sampleloc2, outputloc);
 80006e4:	f207 4314 	addw	r3, r7, #1044	; 0x414
 80006e8:	f8d7 2434 	ldr.w	r2, [r7, #1076]	; 0x434
 80006ec:	f8d7 1438 	ldr.w	r1, [r7, #1080]	; 0x438
 80006f0:	4618      	mov	r0, r3
 80006f2:	f004 fd85 	bl	8005200 <arm_rfft_q15>
					arm_max_q15(&testOutput[1], SIZEOUTPUT_FFTSA-1 ,&max ,&index);
 80006f6:	f207 410c 	addw	r1, r7, #1036	; 0x40c
 80006fa:	f207 4212 	addw	r2, r7, #1042	; 0x412
 80006fe:	f107 030c 	add.w	r3, r7, #12
 8000702:	1c98      	adds	r0, r3, #2
 8000704:	460b      	mov	r3, r1
 8000706:	f240 11ff 	movw	r1, #511	; 0x1ff
 800070a:	f004 fd27 	bl	800515c <arm_max_q15>
					freq = index/2;
 800070e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8000712:	085b      	lsrs	r3, r3, #1
 8000714:	f8a7 342e 	strh.w	r3, [r7, #1070]	; 0x42e
					itoa(freq*(2048/256), freqstring, 10);
 8000718:	f8b7 342e 	ldrh.w	r3, [r7, #1070]	; 0x42e
 800071c:	00db      	lsls	r3, r3, #3
 800071e:	220a      	movs	r2, #10
 8000720:	490f      	ldr	r1, [pc, #60]	; (8000760 <calculate+0x19c>)
 8000722:	4618      	mov	r0, r3
 8000724:	f005 fa72 	bl	8005c0c <itoa>
					xSemaphoreGive(printSemaphore);
 8000728:	4b08      	ldr	r3, [pc, #32]	; (800074c <calculate+0x188>)
 800072a:	6818      	ldr	r0, [r3, #0]
 800072c:	2300      	movs	r3, #0
 800072e:	2200      	movs	r2, #0
 8000730:	2100      	movs	r1, #0
 8000732:	f002 f801 	bl	8002738 <xQueueGenericSend>
		{
 8000736:	e77b      	b.n	8000630 <calculate+0x6c>
//		vTaskDelay(10/portTICK_PERIOD_MS);


		}
	}
}
 8000738:	bf00      	nop
 800073a:	f507 6788 	add.w	r7, r7, #1088	; 0x440
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2000009c 	.word	0x2000009c
 8000748:	2000109a 	.word	0x2000109a
 800074c:	20000090 	.word	0x20000090
 8000750:	20000094 	.word	0x20000094
 8000754:	20000098 	.word	0x20000098
 8000758:	50040000 	.word	0x50040000
 800075c:	48000800 	.word	0x48000800
 8000760:	200045e4 	.word	0x200045e4

08000764 <UART_Init>:
#include <string.h>



void UART_Init()
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

	//Will be utilizing GPIOA Ports A2(TX) and A3(RX) for USART2
	GPIOA->AFR[0] =  (GPIOA->AFR[0]&~(GPIO_AFRL_AFSEL3_Msk|GPIO_AFRL_AFSEL2_Msk)) | (0x77<<GPIO_AFRL_AFSEL2_Pos);; //makes it AF7 for usart2
 8000768:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800076c:	6a1b      	ldr	r3, [r3, #32]
 800076e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000772:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000776:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800077a:	6213      	str	r3, [r2, #32]
	GPIOA->MODER = ((GPIOA->MODER) &~ (GPIO_MODER_MODE3_Msk|GPIO_MODER_MODE2_Msk))|(0b1010<<GPIO_MODER_MODE2_Pos); //set as AF
 800077c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000786:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800078a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800078e:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR = GPIOA->PUPDR &~ (GPIO_PUPDR_PUPD3_Msk|GPIO_PUPDR_PUPD2_Msk); // set pull-up pull-down to 00
 8000790:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000794:	68db      	ldr	r3, [r3, #12]
 8000796:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800079a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800079e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER = GPIOA->OTYPER &~ (GPIO_OTYPER_OT3_Msk|GPIO_OTYPER_OT2_Msk); // set push-pull
 80007a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80007aa:	f023 030c 	bic.w	r3, r3, #12
 80007ae:	6053      	str	r3, [r2, #4]

	RCC->APB1ENR1 |= (RCC_APB1ENR1_USART2EN_Msk);
 80007b0:	4b18      	ldr	r3, [pc, #96]	; (8000814 <UART_Init+0xb0>)
 80007b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007b4:	4a17      	ldr	r2, [pc, #92]	; (8000814 <UART_Init+0xb0>)
 80007b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007ba:	6593      	str	r3, [r2, #88]	; 0x58

	//Declare the length of the transmitted word: 8 for ascii
	USART2->CR1 = USART2->CR1 &~ (USART_CR1_M1_Msk|USART_CR1_M0_Msk); //set 0 0 for length 8
 80007bc:	4b16      	ldr	r3, [pc, #88]	; (8000818 <UART_Init+0xb4>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a15      	ldr	r2, [pc, #84]	; (8000818 <UART_Init+0xb4>)
 80007c2:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 80007c6:	6013      	str	r3, [r2, #0]
	//Declare desired baud rate: for 4M/9600 = 416 also oversampling by 16
	USART2->BRR = BRR_VALUE;
 80007c8:	4b13      	ldr	r3, [pc, #76]	; (8000818 <UART_Init+0xb4>)
 80007ca:	f242 028d 	movw	r2, #8333	; 0x208d
 80007ce:	60da      	str	r2, [r3, #12]
	//Declare the amount of stop bits: 1
	USART2->CR2 &= ~(USART_CR2_STOP_Msk);
 80007d0:	4b11      	ldr	r3, [pc, #68]	; (8000818 <UART_Init+0xb4>)
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	4a10      	ldr	r2, [pc, #64]	; (8000818 <UART_Init+0xb4>)
 80007d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007da:	6053      	str	r3, [r2, #4]

	//Usart Enable Bit
	USART2->CR1 |= (USART_CR1_UE);
 80007dc:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <UART_Init+0xb4>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a0d      	ldr	r2, [pc, #52]	; (8000818 <UART_Init+0xb4>)
 80007e2:	f043 0301 	orr.w	r3, r3, #1
 80007e6:	6013      	str	r3, [r2, #0]

	//Transmit And Receive Enable Bits
	USART2->CR1 |= (USART_CR1_TE|USART_CR1_RE);
 80007e8:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <UART_Init+0xb4>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <UART_Init+0xb4>)
 80007ee:	f043 030c 	orr.w	r3, r3, #12
 80007f2:	6013      	str	r3, [r2, #0]

	//Receive interrupt enable
	USART2->CR1 |= (USART_CR1_RXNEIE);
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <UART_Init+0xb4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a07      	ldr	r2, [pc, #28]	; (8000818 <UART_Init+0xb4>)
 80007fa:	f043 0320 	orr.w	r3, r3, #32
 80007fe:	6013      	str	r3, [r2, #0]

	//enable USART2 ISR in NVIC
	NVIC->ISER[1] = (1 << (USART2_IRQn & 0x1F));
 8000800:	4b06      	ldr	r3, [pc, #24]	; (800081c <UART_Init+0xb8>)
 8000802:	2240      	movs	r2, #64	; 0x40
 8000804:	605a      	str	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8000806:	b662      	cpsie	i
}
 8000808:	bf00      	nop


	__enable_irq();
}
 800080a:	bf00      	nop
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	40021000 	.word	0x40021000
 8000818:	40004400 	.word	0x40004400
 800081c:	e000e100 	.word	0xe000e100

08000820 <UART_print>:

void UART_print(char *outputstring)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	for(uint16_t currchar = 0; currchar<strlen(outputstring);currchar++)
 8000828:	2300      	movs	r3, #0
 800082a:	81fb      	strh	r3, [r7, #14]
 800082c:	e010      	b.n	8000850 <UART_print+0x30>
	{
		while(!(USART2->ISR & USART_ISR_TXE)); //Transmit data register empty, using negation since value of 0 means data has not been transferred
 800082e:	bf00      	nop
 8000830:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <UART_print+0x48>)
 8000832:	69db      	ldr	r3, [r3, #28]
 8000834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000838:	2b00      	cmp	r3, #0
 800083a:	d0f9      	beq.n	8000830 <UART_print+0x10>

		USART2->TDR = outputstring[currchar];
 800083c:	89fb      	ldrh	r3, [r7, #14]
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	4413      	add	r3, r2
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	4b08      	ldr	r3, [pc, #32]	; (8000868 <UART_print+0x48>)
 8000846:	b292      	uxth	r2, r2
 8000848:	851a      	strh	r2, [r3, #40]	; 0x28
	for(uint16_t currchar = 0; currchar<strlen(outputstring);currchar++)
 800084a:	89fb      	ldrh	r3, [r7, #14]
 800084c:	3301      	adds	r3, #1
 800084e:	81fb      	strh	r3, [r7, #14]
 8000850:	89fc      	ldrh	r4, [r7, #14]
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff fcbc 	bl	80001d0 <strlen>
 8000858:	4603      	mov	r3, r0
 800085a:	429c      	cmp	r4, r3
 800085c:	d3e7      	bcc.n	800082e <UART_print+0xe>
	}

}
 800085e:	bf00      	nop
 8000860:	bf00      	nop
 8000862:	3714      	adds	r7, #20
 8000864:	46bd      	mov	sp, r7
 8000866:	bd90      	pop	{r4, r7, pc}
 8000868:	40004400 	.word	0x40004400

0800086c <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
	uint8_t RX = USART2->RDR;
 8000872:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <USART2_IRQHandler+0x40>)
 8000874:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000876:	b29b      	uxth	r3, r3
 8000878:	71fb      	strb	r3, [r7, #7]
	char tempstr[6]={'\0'};
 800087a:	2300      	movs	r3, #0
 800087c:	603b      	str	r3, [r7, #0]
 800087e:	2300      	movs	r3, #0
 8000880:	80bb      	strh	r3, [r7, #4]
	switch(RX)
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b0d      	cmp	r3, #13
 8000886:	d002      	beq.n	800088e <USART2_IRQHandler+0x22>
 8000888:	2b4a      	cmp	r3, #74	; 0x4a
 800088a:	d007      	beq.n	800089c <USART2_IRQHandler+0x30>

			if(RX-0x30>=0 && RX-0x30<=9)
			{

			}
				break;
 800088c:	e00a      	b.n	80008a4 <USART2_IRQHandler+0x38>
			UART_escapes("[1B");//move down 1 line
 800088e:	4808      	ldr	r0, [pc, #32]	; (80008b0 <USART2_IRQHandler+0x44>)
 8000890:	f000 f814 	bl	80008bc <UART_escapes>
			UART_escapes("\r"); //carriage return
 8000894:	4807      	ldr	r0, [pc, #28]	; (80008b4 <USART2_IRQHandler+0x48>)
 8000896:	f000 f811 	bl	80008bc <UART_escapes>
			break;
 800089a:	e003      	b.n	80008a4 <USART2_IRQHandler+0x38>
			UART_escapes("[2J"); //clear everything
 800089c:	4806      	ldr	r0, [pc, #24]	; (80008b8 <USART2_IRQHandler+0x4c>)
 800089e:	f000 f80d 	bl	80008bc <UART_escapes>
			break;
 80008a2:	bf00      	nop
	}
}
 80008a4:	bf00      	nop
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	40004400 	.word	0x40004400
 80008b0:	08005e68 	.word	0x08005e68
 80008b4:	08005e6c 	.word	0x08005e6c
 80008b8:	08005e70 	.word	0x08005e70

080008bc <UART_escapes>:

void UART_escapes(char *escstring)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	while(!(USART2->ISR & USART_ISR_TXE));//do not advance until receiving transmit flag
 80008c4:	bf00      	nop
 80008c6:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <UART_escapes+0x2c>)
 80008c8:	69db      	ldr	r3, [r3, #28]
 80008ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d0f9      	beq.n	80008c6 <UART_escapes+0xa>
	USART2->TDR = (0x1B);  // ESC
 80008d2:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <UART_escapes+0x2c>)
 80008d4:	221b      	movs	r2, #27
 80008d6:	851a      	strh	r2, [r3, #40]	; 0x28
	UART_print(escstring);
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f7ff ffa1 	bl	8000820 <UART_print>

}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40004400 	.word	0x40004400

080008ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008f2:	f000 f9de 	bl	8000cb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008f6:	f000 f839 	bl	800096c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008fa:	f000 f889 	bl	8000a10 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008fe:	f001 fcab 	bl	8002258 <osKernelInitialize>
  /* Create the thread(s) */
  /* creation of defaultTask */
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

	GPIO_init();
 8000902:	f7ff fe1d 	bl	8000540 <GPIO_init>
	ADC_init();
 8000906:	f7ff fc6b 	bl	80001e0 <ADC_init>
	DMA1channel1_ADC_init(collectedsamples);
 800090a:	4811      	ldr	r0, [pc, #68]	; (8000950 <main+0x64>)
 800090c:	f7ff fd3e 	bl	800038c <DMA1channel1_ADC_init>
	tim2_init();
 8000910:	f000 f95e 	bl	8000bd0 <tim2_init>
	UART_Init();
 8000914:	f7ff ff26 	bl	8000764 <UART_Init>
	UART_escapes("[H");
 8000918:	480e      	ldr	r0, [pc, #56]	; (8000954 <main+0x68>)
 800091a:	f7ff ffcf 	bl	80008bc <UART_escapes>
	UART_print("Frequency: ");
 800091e:	480e      	ldr	r0, [pc, #56]	; (8000958 <main+0x6c>)
 8000920:	f7ff ff7e 	bl	8000820 <UART_print>
	UART_escapes("[s");
 8000924:	480d      	ldr	r0, [pc, #52]	; (800095c <main+0x70>)
 8000926:	f7ff ffc9 	bl	80008bc <UART_escapes>


//  retVal = xTaskCreate(setupFFT, "setupFFT", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+3, &setup_FFT_Handler);
//  if(retVal!=pdPASS){while(1);}//task creation failed

  retVal = xTaskCreate(calculate, "calculate", 4*configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, &calculate_freq_Handler);
 800092a:	4b0d      	ldr	r3, [pc, #52]	; (8000960 <main+0x74>)
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	2301      	movs	r3, #1
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	2300      	movs	r3, #0
 8000934:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000938:	490a      	ldr	r1, [pc, #40]	; (8000964 <main+0x78>)
 800093a:	480b      	ldr	r0, [pc, #44]	; (8000968 <main+0x7c>)
 800093c:	f002 fcf1 	bl	8003322 <xTaskCreate>
 8000940:	6078      	str	r0, [r7, #4]
  if(retVal!=pdPASS){while(1);}//task creation failed
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d000      	beq.n	800094a <main+0x5e>
 8000948:	e7fe      	b.n	8000948 <main+0x5c>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800094a:	f001 fca9 	bl	80022a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800094e:	e7fe      	b.n	800094e <main+0x62>
 8000950:	2000009c 	.word	0x2000009c
 8000954:	08005e74 	.word	0x08005e74
 8000958:	08005e78 	.word	0x08005e78
 800095c:	08005e84 	.word	0x08005e84
 8000960:	200045e0 	.word	0x200045e0
 8000964:	08005e88 	.word	0x08005e88
 8000968:	080005c5 	.word	0x080005c5

0800096c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b096      	sub	sp, #88	; 0x58
 8000970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	2244      	movs	r2, #68	; 0x44
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f005 f958 	bl	8005c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000980:	463b      	mov	r3, r7
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800098e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000992:	f000 fadb 	bl	8000f4c <HAL_PWREx_ControlVoltageScaling>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800099c:	f000 f862 	bl	8000a64 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009a0:	2310      	movs	r3, #16
 80009a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009a4:	2301      	movs	r3, #1
 80009a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009ac:	2360      	movs	r3, #96	; 0x60
 80009ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b0:	2302      	movs	r3, #2
 80009b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009b4:	2301      	movs	r3, #1
 80009b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009b8:	2301      	movs	r3, #1
 80009ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80009bc:	2328      	movs	r3, #40	; 0x28
 80009be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80009c0:	2307      	movs	r3, #7
 80009c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009c4:	2302      	movs	r3, #2
 80009c6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009c8:	2302      	movs	r3, #2
 80009ca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 fb11 	bl	8000ff8 <HAL_RCC_OscConfig>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80009dc:	f000 f842 	bl	8000a64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009e0:	230f      	movs	r3, #15
 80009e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009e4:	2303      	movs	r3, #3
 80009e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009f4:	463b      	mov	r3, r7
 80009f6:	2104      	movs	r1, #4
 80009f8:	4618      	mov	r0, r3
 80009fa:	f000 fed7 	bl	80017ac <HAL_RCC_ClockConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000a04:	f000 f82e 	bl	8000a64 <Error_Handler>
  }
}
 8000a08:	bf00      	nop
 8000a0a:	3758      	adds	r7, #88	; 0x58
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a16:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <MX_GPIO_Init+0x2c>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1a:	4a08      	ldr	r2, [pc, #32]	; (8000a3c <MX_GPIO_Init+0x2c>)
 8000a1c:	f043 0301 	orr.w	r3, r3, #1
 8000a20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a22:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <MX_GPIO_Init+0x2c>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]

}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40021000 	.word	0x40021000

08000a40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a04      	ldr	r2, [pc, #16]	; (8000a60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d101      	bne.n	8000a56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a52:	f000 f947 	bl	8000ce4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40001000 	.word	0x40001000

08000a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <Error_Handler+0x8>
	...

08000a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <HAL_MspInit+0x4c>)
 8000a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a7a:	4a10      	ldr	r2, [pc, #64]	; (8000abc <HAL_MspInit+0x4c>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6613      	str	r3, [r2, #96]	; 0x60
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <HAL_MspInit+0x4c>)
 8000a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <HAL_MspInit+0x4c>)
 8000a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a92:	4a0a      	ldr	r2, [pc, #40]	; (8000abc <HAL_MspInit+0x4c>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a98:	6593      	str	r3, [r2, #88]	; 0x58
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <HAL_MspInit+0x4c>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	f06f 0001 	mvn.w	r0, #1
 8000aae:	f000 fa15 	bl	8000edc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40021000 	.word	0x40021000

08000ac0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08c      	sub	sp, #48	; 0x30
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	6879      	ldr	r1, [r7, #4]
 8000ad4:	2036      	movs	r0, #54	; 0x36
 8000ad6:	f000 fa01 	bl	8000edc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ada:	2036      	movs	r0, #54	; 0x36
 8000adc:	f000 fa1a 	bl	8000f14 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <HAL_InitTick+0x9c>)
 8000ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ae4:	4a1d      	ldr	r2, [pc, #116]	; (8000b5c <HAL_InitTick+0x9c>)
 8000ae6:	f043 0310 	orr.w	r3, r3, #16
 8000aea:	6593      	str	r3, [r2, #88]	; 0x58
 8000aec:	4b1b      	ldr	r3, [pc, #108]	; (8000b5c <HAL_InitTick+0x9c>)
 8000aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af0:	f003 0310 	and.w	r3, r3, #16
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000af8:	f107 0210 	add.w	r2, r7, #16
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4611      	mov	r1, r2
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 f800 	bl	8001b08 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b08:	f000 ffe8 	bl	8001adc <HAL_RCC_GetPCLK1Freq>
 8000b0c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b10:	4a13      	ldr	r2, [pc, #76]	; (8000b60 <HAL_InitTick+0xa0>)
 8000b12:	fba2 2303 	umull	r2, r3, r2, r3
 8000b16:	0c9b      	lsrs	r3, r3, #18
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b1e:	4a12      	ldr	r2, [pc, #72]	; (8000b68 <HAL_InitTick+0xa8>)
 8000b20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b28:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b2a:	4a0e      	ldr	r2, [pc, #56]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b2e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b3e:	f001 f875 	bl	8001c2c <HAL_TIM_Base_Init>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d104      	bne.n	8000b52 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b48:	4806      	ldr	r0, [pc, #24]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b4a:	f001 f8d1 	bl	8001cf0 <HAL_TIM_Base_Start_IT>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	e000      	b.n	8000b54 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3730      	adds	r7, #48	; 0x30
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	431bde83 	.word	0x431bde83
 8000b64:	200045f0 	.word	0x200045f0
 8000b68:	40001000 	.word	0x40001000

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <NMI_Handler+0x4>

08000b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <MemManage_Handler+0x4>

08000b7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b9c:	4802      	ldr	r0, [pc, #8]	; (8000ba8 <TIM6_DAC_IRQHandler+0x10>)
 8000b9e:	f001 f917 	bl	8001dd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	200045f0 	.word	0x200045f0

08000bac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <SystemInit+0x20>)
 8000bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bb6:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <SystemInit+0x20>)
 8000bb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <tim2_init>:

/*
 * setup timer 2
 */
void tim2_init()
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
	//capture compare mode ch2
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN; // enable clock for tim2
 8000bd4:	4b21      	ldr	r3, [pc, #132]	; (8000c5c <tim2_init+0x8c>)
 8000bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd8:	4a20      	ldr	r2, [pc, #128]	; (8000c5c <tim2_init+0x8c>)
 8000bda:	f043 0301 	orr.w	r3, r3, #1
 8000bde:	6593      	str	r3, [r2, #88]	; 0x58

	TIM2->CCER |= (TIM_CCER_CC2E);        // enable capture compare
 8000be0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000be4:	6a1b      	ldr	r3, [r3, #32]
 8000be6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bea:	f043 0310 	orr.w	r3, r3, #16
 8000bee:	6213      	str	r3, [r2, #32]
	TIM2->CCER &= ~(TIM_CCER_CC2P);       // rising edge non inverted
 8000bf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bf4:	6a1b      	ldr	r3, [r3, #32]
 8000bf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bfa:	f023 0320 	bic.w	r3, r3, #32
 8000bfe:	6213      	str	r3, [r2, #32]
	TIM2->CCER &= ~(TIM_CCER_CC2NP);
 8000c00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c04:	6a1b      	ldr	r3, [r3, #32]
 8000c06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000c0e:	6213      	str	r3, [r2, #32]
	TIM2->CCR2 = 0;
 8000c10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c14:	2200      	movs	r2, #0
 8000c16:	639a      	str	r2, [r3, #56]	; 0x38

	TIM2->CCMR1 &= ~(TIM_CCMR1_CC2S); // set as output
 8000c18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c1c:	699b      	ldr	r3, [r3, #24]
 8000c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c26:	6193      	str	r3, [r2, #24]

	TIM2-> CCMR1 |= (TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_0); //
 8000c28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c2c:	699b      	ldr	r3, [r3, #24]
 8000c2e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c32:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000c36:	6193      	str	r3, [r2, #24]

	TIM2->ARR = ARR_VALUE; //setting
 8000c38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c3c:	f649 0296 	movw	r2, #39062	; 0x9896
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CR1 |= (TIM_CR1_CEN);
 8000c42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6013      	str	r3, [r2, #0]

}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	40021000 	.word	0x40021000

08000c60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c64:	f7ff ffa2 	bl	8000bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c68:	480c      	ldr	r0, [pc, #48]	; (8000c9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c6a:	490d      	ldr	r1, [pc, #52]	; (8000ca0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ca4 <LoopForever+0xe>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c70:	e002      	b.n	8000c78 <LoopCopyDataInit>

08000c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c76:	3304      	adds	r3, #4

08000c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c7c:	d3f9      	bcc.n	8000c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c80:	4c0a      	ldr	r4, [pc, #40]	; (8000cac <LoopForever+0x16>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c84:	e001      	b.n	8000c8a <LoopFillZerobss>

08000c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c88:	3204      	adds	r2, #4

08000c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c8c:	d3fb      	bcc.n	8000c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f004 ff81 	bl	8005b94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c92:	f7ff fe2b 	bl	80008ec <main>

08000c96 <LoopForever>:

LoopForever:
    b LoopForever
 8000c96:	e7fe      	b.n	8000c96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c98:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000ca4:	08017ddc 	.word	0x08017ddc
  ldr r2, =_sbss
 8000ca8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000cac:	2000468c 	.word	0x2000468c

08000cb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cb0:	e7fe      	b.n	8000cb0 <ADC1_2_IRQHandler>

08000cb2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b082      	sub	sp, #8
 8000cb6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	f000 f902 	bl	8000ec6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cc2:	200f      	movs	r0, #15
 8000cc4:	f7ff fefc 	bl	8000ac0 <HAL_InitTick>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d002      	beq.n	8000cd4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	71fb      	strb	r3, [r7, #7]
 8000cd2:	e001      	b.n	8000cd8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cd4:	f7ff fecc 	bl	8000a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
	...

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008
 8000d08:	2000463c 	.word	0x2000463c

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	2000463c 	.word	0x2000463c

08000d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d2c:	f7ff ffee 	bl	8000d0c <HAL_GetTick>
 8000d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d3c:	d005      	beq.n	8000d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <HAL_Delay+0x44>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	461a      	mov	r2, r3
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d4a:	bf00      	nop
 8000d4c:	f7ff ffde 	bl	8000d0c <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d8f7      	bhi.n	8000d4c <HAL_Delay+0x28>
  {
  }
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000008 	.word	0x20000008

08000d6c <__NVIC_SetPriorityGrouping>:
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d82:	68ba      	ldr	r2, [r7, #8]
 8000d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d88:	4013      	ands	r3, r2
 8000d8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d9e:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <__NVIC_SetPriorityGrouping+0x44>)
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	60d3      	str	r3, [r2, #12]
}
 8000da4:	bf00      	nop
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <__NVIC_GetPriorityGrouping>:
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <__NVIC_GetPriorityGrouping+0x18>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	0a1b      	lsrs	r3, r3, #8
 8000dbe:	f003 0307 	and.w	r3, r3, #7
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <__NVIC_EnableIRQ>:
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	db0b      	blt.n	8000dfa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	f003 021f 	and.w	r2, r3, #31
 8000de8:	4907      	ldr	r1, [pc, #28]	; (8000e08 <__NVIC_EnableIRQ+0x38>)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	095b      	lsrs	r3, r3, #5
 8000df0:	2001      	movs	r0, #1
 8000df2:	fa00 f202 	lsl.w	r2, r0, r2
 8000df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000e100 	.word	0xe000e100

08000e0c <__NVIC_SetPriority>:
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	6039      	str	r1, [r7, #0]
 8000e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	db0a      	blt.n	8000e36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	490c      	ldr	r1, [pc, #48]	; (8000e58 <__NVIC_SetPriority+0x4c>)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	0112      	lsls	r2, r2, #4
 8000e2c:	b2d2      	uxtb	r2, r2
 8000e2e:	440b      	add	r3, r1
 8000e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e34:	e00a      	b.n	8000e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	4908      	ldr	r1, [pc, #32]	; (8000e5c <__NVIC_SetPriority+0x50>)
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	f003 030f 	and.w	r3, r3, #15
 8000e42:	3b04      	subs	r3, #4
 8000e44:	0112      	lsls	r2, r2, #4
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	440b      	add	r3, r1
 8000e4a:	761a      	strb	r2, [r3, #24]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000e100 	.word	0xe000e100
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f1c3 0307 	rsb	r3, r3, #7
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	bf28      	it	cs
 8000e7e:	2304      	movcs	r3, #4
 8000e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3304      	adds	r3, #4
 8000e86:	2b06      	cmp	r3, #6
 8000e88:	d902      	bls.n	8000e90 <NVIC_EncodePriority+0x30>
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3b03      	subs	r3, #3
 8000e8e:	e000      	b.n	8000e92 <NVIC_EncodePriority+0x32>
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb2:	43d9      	mvns	r1, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb8:	4313      	orrs	r3, r2
         );
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3724      	adds	r7, #36	; 0x24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f7ff ff4c 	bl	8000d6c <__NVIC_SetPriorityGrouping>
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
 8000ee8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000eee:	f7ff ff61 	bl	8000db4 <__NVIC_GetPriorityGrouping>
 8000ef2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	68b9      	ldr	r1, [r7, #8]
 8000ef8:	6978      	ldr	r0, [r7, #20]
 8000efa:	f7ff ffb1 	bl	8000e60 <NVIC_EncodePriority>
 8000efe:	4602      	mov	r2, r0
 8000f00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff ff80 	bl	8000e0c <__NVIC_SetPriority>
}
 8000f0c:	bf00      	nop
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ff54 	bl	8000dd0 <__NVIC_EnableIRQ>
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <HAL_PWREx_GetVoltageRange+0x18>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40007000 	.word	0x40007000

08000f4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f5a:	d130      	bne.n	8000fbe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f5c:	4b23      	ldr	r3, [pc, #140]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f68:	d038      	beq.n	8000fdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f6a:	4b20      	ldr	r3, [pc, #128]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f72:	4a1e      	ldr	r2, [pc, #120]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f78:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2232      	movs	r2, #50	; 0x32
 8000f80:	fb02 f303 	mul.w	r3, r2, r3
 8000f84:	4a1b      	ldr	r2, [pc, #108]	; (8000ff4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000f86:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8a:	0c9b      	lsrs	r3, r3, #18
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f90:	e002      	b.n	8000f98 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	3b01      	subs	r3, #1
 8000f96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f98:	4b14      	ldr	r3, [pc, #80]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fa4:	d102      	bne.n	8000fac <HAL_PWREx_ControlVoltageScaling+0x60>
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1f2      	bne.n	8000f92 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fb8:	d110      	bne.n	8000fdc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e00f      	b.n	8000fde <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fca:	d007      	beq.n	8000fdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fcc:	4b07      	ldr	r3, [pc, #28]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fd4:	4a05      	ldr	r2, [pc, #20]	; (8000fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fda:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000fdc:	2300      	movs	r3, #0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	40007000 	.word	0x40007000
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	431bde83 	.word	0x431bde83

08000ff8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e3c6      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800100a:	4ba1      	ldr	r3, [pc, #644]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	f003 030c 	and.w	r3, r3, #12
 8001012:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001014:	4b9e      	ldr	r3, [pc, #632]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	f003 0303 	and.w	r3, r3, #3
 800101c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0310 	and.w	r3, r3, #16
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 80e4 	beq.w	80011f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d007      	beq.n	8001042 <HAL_RCC_OscConfig+0x4a>
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	2b0c      	cmp	r3, #12
 8001036:	f040 808b 	bne.w	8001150 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	2b01      	cmp	r3, #1
 800103e:	f040 8087 	bne.w	8001150 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001042:	4b93      	ldr	r3, [pc, #588]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f003 0302 	and.w	r3, r3, #2
 800104a:	2b00      	cmp	r3, #0
 800104c:	d005      	beq.n	800105a <HAL_RCC_OscConfig+0x62>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e39e      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a1a      	ldr	r2, [r3, #32]
 800105e:	4b8c      	ldr	r3, [pc, #560]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0308 	and.w	r3, r3, #8
 8001066:	2b00      	cmp	r3, #0
 8001068:	d004      	beq.n	8001074 <HAL_RCC_OscConfig+0x7c>
 800106a:	4b89      	ldr	r3, [pc, #548]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001072:	e005      	b.n	8001080 <HAL_RCC_OscConfig+0x88>
 8001074:	4b86      	ldr	r3, [pc, #536]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001076:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800107a:	091b      	lsrs	r3, r3, #4
 800107c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001080:	4293      	cmp	r3, r2
 8001082:	d223      	bcs.n	80010cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	4618      	mov	r0, r3
 800108a:	f000 fd6f 	bl	8001b6c <RCC_SetFlashLatencyFromMSIRange>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e37f      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001098:	4b7d      	ldr	r3, [pc, #500]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a7c      	ldr	r2, [pc, #496]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800109e:	f043 0308 	orr.w	r3, r3, #8
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	4b7a      	ldr	r3, [pc, #488]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	4977      	ldr	r1, [pc, #476]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010b6:	4b76      	ldr	r3, [pc, #472]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	021b      	lsls	r3, r3, #8
 80010c4:	4972      	ldr	r1, [pc, #456]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010c6:	4313      	orrs	r3, r2
 80010c8:	604b      	str	r3, [r1, #4]
 80010ca:	e025      	b.n	8001118 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010cc:	4b70      	ldr	r3, [pc, #448]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a6f      	ldr	r2, [pc, #444]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	4b6d      	ldr	r3, [pc, #436]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a1b      	ldr	r3, [r3, #32]
 80010e4:	496a      	ldr	r1, [pc, #424]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010ea:	4b69      	ldr	r3, [pc, #420]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	69db      	ldr	r3, [r3, #28]
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	4965      	ldr	r1, [pc, #404]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80010fa:	4313      	orrs	r3, r2
 80010fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d109      	bne.n	8001118 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fd2f 	bl	8001b6c <RCC_SetFlashLatencyFromMSIRange>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e33f      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001118:	f000 fc48 	bl	80019ac <HAL_RCC_GetSysClockFreq>
 800111c:	4602      	mov	r2, r0
 800111e:	4b5c      	ldr	r3, [pc, #368]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	091b      	lsrs	r3, r3, #4
 8001124:	f003 030f 	and.w	r3, r3, #15
 8001128:	495a      	ldr	r1, [pc, #360]	; (8001294 <HAL_RCC_OscConfig+0x29c>)
 800112a:	5ccb      	ldrb	r3, [r1, r3]
 800112c:	f003 031f 	and.w	r3, r3, #31
 8001130:	fa22 f303 	lsr.w	r3, r2, r3
 8001134:	4a58      	ldr	r2, [pc, #352]	; (8001298 <HAL_RCC_OscConfig+0x2a0>)
 8001136:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001138:	4b58      	ldr	r3, [pc, #352]	; (800129c <HAL_RCC_OscConfig+0x2a4>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fcbf 	bl	8000ac0 <HAL_InitTick>
 8001142:	4603      	mov	r3, r0
 8001144:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d052      	beq.n	80011f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	e323      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d032      	beq.n	80011be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001158:	4b4d      	ldr	r3, [pc, #308]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a4c      	ldr	r2, [pc, #304]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800115e:	f043 0301 	orr.w	r3, r3, #1
 8001162:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001164:	f7ff fdd2 	bl	8000d0c <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800116c:	f7ff fdce 	bl	8000d0c <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e30c      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800117e:	4b44      	ldr	r3, [pc, #272]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f0      	beq.n	800116c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800118a:	4b41      	ldr	r3, [pc, #260]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a40      	ldr	r2, [pc, #256]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	6013      	str	r3, [r2, #0]
 8001196:	4b3e      	ldr	r3, [pc, #248]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	493b      	ldr	r1, [pc, #236]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	4936      	ldr	r1, [pc, #216]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	604b      	str	r3, [r1, #4]
 80011bc:	e01a      	b.n	80011f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011be:	4b34      	ldr	r3, [pc, #208]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a33      	ldr	r2, [pc, #204]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80011c4:	f023 0301 	bic.w	r3, r3, #1
 80011c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011ca:	f7ff fd9f 	bl	8000d0c <HAL_GetTick>
 80011ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011d0:	e008      	b.n	80011e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011d2:	f7ff fd9b 	bl	8000d0c <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d901      	bls.n	80011e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e2d9      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011e4:	4b2a      	ldr	r3, [pc, #168]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f0      	bne.n	80011d2 <HAL_RCC_OscConfig+0x1da>
 80011f0:	e000      	b.n	80011f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d074      	beq.n	80012ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	2b08      	cmp	r3, #8
 8001204:	d005      	beq.n	8001212 <HAL_RCC_OscConfig+0x21a>
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	2b0c      	cmp	r3, #12
 800120a:	d10e      	bne.n	800122a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	2b03      	cmp	r3, #3
 8001210:	d10b      	bne.n	800122a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001212:	4b1f      	ldr	r3, [pc, #124]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d064      	beq.n	80012e8 <HAL_RCC_OscConfig+0x2f0>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d160      	bne.n	80012e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e2b6      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001232:	d106      	bne.n	8001242 <HAL_RCC_OscConfig+0x24a>
 8001234:	4b16      	ldr	r3, [pc, #88]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a15      	ldr	r2, [pc, #84]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800123a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800123e:	6013      	str	r3, [r2, #0]
 8001240:	e01d      	b.n	800127e <HAL_RCC_OscConfig+0x286>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800124a:	d10c      	bne.n	8001266 <HAL_RCC_OscConfig+0x26e>
 800124c:	4b10      	ldr	r3, [pc, #64]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0f      	ldr	r2, [pc, #60]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001252:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001256:	6013      	str	r3, [r2, #0]
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a0c      	ldr	r2, [pc, #48]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800125e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	e00b      	b.n	800127e <HAL_RCC_OscConfig+0x286>
 8001266:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a09      	ldr	r2, [pc, #36]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 800126c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001270:	6013      	str	r3, [r2, #0]
 8001272:	4b07      	ldr	r3, [pc, #28]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a06      	ldr	r2, [pc, #24]	; (8001290 <HAL_RCC_OscConfig+0x298>)
 8001278:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800127c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d01c      	beq.n	80012c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001286:	f7ff fd41 	bl	8000d0c <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800128c:	e011      	b.n	80012b2 <HAL_RCC_OscConfig+0x2ba>
 800128e:	bf00      	nop
 8001290:	40021000 	.word	0x40021000
 8001294:	08005eac 	.word	0x08005eac
 8001298:	20000000 	.word	0x20000000
 800129c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a0:	f7ff fd34 	bl	8000d0c <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b64      	cmp	r3, #100	; 0x64
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e272      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012b2:	4baf      	ldr	r3, [pc, #700]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0f0      	beq.n	80012a0 <HAL_RCC_OscConfig+0x2a8>
 80012be:	e014      	b.n	80012ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c0:	f7ff fd24 	bl	8000d0c <HAL_GetTick>
 80012c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012c6:	e008      	b.n	80012da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012c8:	f7ff fd20 	bl	8000d0c <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b64      	cmp	r3, #100	; 0x64
 80012d4:	d901      	bls.n	80012da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e25e      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012da:	4ba5      	ldr	r3, [pc, #660]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f0      	bne.n	80012c8 <HAL_RCC_OscConfig+0x2d0>
 80012e6:	e000      	b.n	80012ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d060      	beq.n	80013b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d005      	beq.n	8001308 <HAL_RCC_OscConfig+0x310>
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	2b0c      	cmp	r3, #12
 8001300:	d119      	bne.n	8001336 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	2b02      	cmp	r3, #2
 8001306:	d116      	bne.n	8001336 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001308:	4b99      	ldr	r3, [pc, #612]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <HAL_RCC_OscConfig+0x328>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e23b      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001320:	4b93      	ldr	r3, [pc, #588]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	691b      	ldr	r3, [r3, #16]
 800132c:	061b      	lsls	r3, r3, #24
 800132e:	4990      	ldr	r1, [pc, #576]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001330:	4313      	orrs	r3, r2
 8001332:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001334:	e040      	b.n	80013b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d023      	beq.n	8001386 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800133e:	4b8c      	ldr	r3, [pc, #560]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a8b      	ldr	r2, [pc, #556]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134a:	f7ff fcdf 	bl	8000d0c <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001352:	f7ff fcdb 	bl	8000d0c <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e219      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001364:	4b82      	ldr	r3, [pc, #520]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b7f      	ldr	r3, [pc, #508]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	061b      	lsls	r3, r3, #24
 800137e:	497c      	ldr	r1, [pc, #496]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001380:	4313      	orrs	r3, r2
 8001382:	604b      	str	r3, [r1, #4]
 8001384:	e018      	b.n	80013b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001386:	4b7a      	ldr	r3, [pc, #488]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a79      	ldr	r2, [pc, #484]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 800138c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001392:	f7ff fcbb 	bl	8000d0c <HAL_GetTick>
 8001396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800139a:	f7ff fcb7 	bl	8000d0c <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1f5      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013ac:	4b70      	ldr	r3, [pc, #448]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1f0      	bne.n	800139a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0308 	and.w	r3, r3, #8
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d03c      	beq.n	800143e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	695b      	ldr	r3, [r3, #20]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d01c      	beq.n	8001406 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013cc:	4b68      	ldr	r3, [pc, #416]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80013ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013d2:	4a67      	ldr	r2, [pc, #412]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013dc:	f7ff fc96 	bl	8000d0c <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013e4:	f7ff fc92 	bl	8000d0c <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e1d0      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013f6:	4b5e      	ldr	r3, [pc, #376]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80013f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0ef      	beq.n	80013e4 <HAL_RCC_OscConfig+0x3ec>
 8001404:	e01b      	b.n	800143e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001406:	4b5a      	ldr	r3, [pc, #360]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001408:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800140c:	4a58      	ldr	r2, [pc, #352]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 800140e:	f023 0301 	bic.w	r3, r3, #1
 8001412:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001416:	f7ff fc79 	bl	8000d0c <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800141e:	f7ff fc75 	bl	8000d0c <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b02      	cmp	r3, #2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e1b3      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001430:	4b4f      	ldr	r3, [pc, #316]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001432:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1ef      	bne.n	800141e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0304 	and.w	r3, r3, #4
 8001446:	2b00      	cmp	r3, #0
 8001448:	f000 80a6 	beq.w	8001598 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800144c:	2300      	movs	r3, #0
 800144e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001450:	4b47      	ldr	r3, [pc, #284]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d10d      	bne.n	8001478 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800145c:	4b44      	ldr	r3, [pc, #272]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 800145e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001460:	4a43      	ldr	r2, [pc, #268]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001466:	6593      	str	r3, [r2, #88]	; 0x58
 8001468:	4b41      	ldr	r3, [pc, #260]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 800146a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800146c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001474:	2301      	movs	r3, #1
 8001476:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001478:	4b3e      	ldr	r3, [pc, #248]	; (8001574 <HAL_RCC_OscConfig+0x57c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001480:	2b00      	cmp	r3, #0
 8001482:	d118      	bne.n	80014b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001484:	4b3b      	ldr	r3, [pc, #236]	; (8001574 <HAL_RCC_OscConfig+0x57c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a3a      	ldr	r2, [pc, #232]	; (8001574 <HAL_RCC_OscConfig+0x57c>)
 800148a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800148e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001490:	f7ff fc3c 	bl	8000d0c <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001498:	f7ff fc38 	bl	8000d0c <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e176      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014aa:	4b32      	ldr	r3, [pc, #200]	; (8001574 <HAL_RCC_OscConfig+0x57c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d108      	bne.n	80014d0 <HAL_RCC_OscConfig+0x4d8>
 80014be:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014c4:	4a2a      	ldr	r2, [pc, #168]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014ce:	e024      	b.n	800151a <HAL_RCC_OscConfig+0x522>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	2b05      	cmp	r3, #5
 80014d6:	d110      	bne.n	80014fa <HAL_RCC_OscConfig+0x502>
 80014d8:	4b25      	ldr	r3, [pc, #148]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014de:	4a24      	ldr	r2, [pc, #144]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014ee:	4a20      	ldr	r2, [pc, #128]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014f8:	e00f      	b.n	800151a <HAL_RCC_OscConfig+0x522>
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 80014fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001500:	4a1b      	ldr	r2, [pc, #108]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001502:	f023 0301 	bic.w	r3, r3, #1
 8001506:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800150a:	4b19      	ldr	r3, [pc, #100]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 800150c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001510:	4a17      	ldr	r2, [pc, #92]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001512:	f023 0304 	bic.w	r3, r3, #4
 8001516:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d016      	beq.n	8001550 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001522:	f7ff fbf3 	bl	8000d0c <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001528:	e00a      	b.n	8001540 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800152a:	f7ff fbef 	bl	8000d0c <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	f241 3288 	movw	r2, #5000	; 0x1388
 8001538:	4293      	cmp	r3, r2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e12b      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001540:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <HAL_RCC_OscConfig+0x578>)
 8001542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0ed      	beq.n	800152a <HAL_RCC_OscConfig+0x532>
 800154e:	e01a      	b.n	8001586 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001550:	f7ff fbdc 	bl	8000d0c <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001556:	e00f      	b.n	8001578 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001558:	f7ff fbd8 	bl	8000d0c <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f241 3288 	movw	r2, #5000	; 0x1388
 8001566:	4293      	cmp	r3, r2
 8001568:	d906      	bls.n	8001578 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e114      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000
 8001574:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001578:	4b89      	ldr	r3, [pc, #548]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800157a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1e8      	bne.n	8001558 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001586:	7ffb      	ldrb	r3, [r7, #31]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d105      	bne.n	8001598 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800158c:	4b84      	ldr	r3, [pc, #528]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800158e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001590:	4a83      	ldr	r2, [pc, #524]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001596:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800159c:	2b00      	cmp	r3, #0
 800159e:	f000 80fa 	beq.w	8001796 <HAL_RCC_OscConfig+0x79e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	f040 80d0 	bne.w	800174c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80015ac:	4b7c      	ldr	r3, [pc, #496]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f003 0203 	and.w	r2, r3, #3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015bc:	429a      	cmp	r2, r3
 80015be:	d130      	bne.n	8001622 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	3b01      	subs	r3, #1
 80015cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d127      	bne.n	8001622 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015de:	429a      	cmp	r2, r3
 80015e0:	d11f      	bne.n	8001622 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80015ec:	2a07      	cmp	r2, #7
 80015ee:	bf14      	ite	ne
 80015f0:	2201      	movne	r2, #1
 80015f2:	2200      	moveq	r2, #0
 80015f4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d113      	bne.n	8001622 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001604:	085b      	lsrs	r3, r3, #1
 8001606:	3b01      	subs	r3, #1
 8001608:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800160a:	429a      	cmp	r2, r3
 800160c:	d109      	bne.n	8001622 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001618:	085b      	lsrs	r3, r3, #1
 800161a:	3b01      	subs	r3, #1
 800161c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800161e:	429a      	cmp	r2, r3
 8001620:	d06e      	beq.n	8001700 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b0c      	cmp	r3, #12
 8001626:	d069      	beq.n	80016fc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001628:	4b5d      	ldr	r3, [pc, #372]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d105      	bne.n	8001640 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001634:	4b5a      	ldr	r3, [pc, #360]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e0a9      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001644:	4b56      	ldr	r3, [pc, #344]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a55      	ldr	r2, [pc, #340]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800164a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800164e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001650:	f7ff fb5c 	bl	8000d0c <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001658:	f7ff fb58 	bl	8000d0c <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e096      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800166a:	4b4d      	ldr	r3, [pc, #308]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d1f0      	bne.n	8001658 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001676:	4b4a      	ldr	r3, [pc, #296]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	4b4a      	ldr	r3, [pc, #296]	; (80017a4 <HAL_RCC_OscConfig+0x7ac>)
 800167c:	4013      	ands	r3, r2
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001686:	3a01      	subs	r2, #1
 8001688:	0112      	lsls	r2, r2, #4
 800168a:	4311      	orrs	r1, r2
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001690:	0212      	lsls	r2, r2, #8
 8001692:	4311      	orrs	r1, r2
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001698:	0852      	lsrs	r2, r2, #1
 800169a:	3a01      	subs	r2, #1
 800169c:	0552      	lsls	r2, r2, #21
 800169e:	4311      	orrs	r1, r2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016a4:	0852      	lsrs	r2, r2, #1
 80016a6:	3a01      	subs	r2, #1
 80016a8:	0652      	lsls	r2, r2, #25
 80016aa:	4311      	orrs	r1, r2
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80016b0:	0912      	lsrs	r2, r2, #4
 80016b2:	0452      	lsls	r2, r2, #17
 80016b4:	430a      	orrs	r2, r1
 80016b6:	493a      	ldr	r1, [pc, #232]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80016bc:	4b38      	ldr	r3, [pc, #224]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a37      	ldr	r2, [pc, #220]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80016c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016c8:	4b35      	ldr	r3, [pc, #212]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	4a34      	ldr	r2, [pc, #208]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80016ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016d4:	f7ff fb1a 	bl	8000d0c <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016dc:	f7ff fb16 	bl	8000d0c <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e054      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ee:	4b2c      	ldr	r3, [pc, #176]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d0f0      	beq.n	80016dc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016fa:	e04c      	b.n	8001796 <HAL_RCC_OscConfig+0x79e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e04b      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001700:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d144      	bne.n	8001796 <HAL_RCC_OscConfig+0x79e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800170c:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a23      	ldr	r2, [pc, #140]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001716:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001718:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	4a20      	ldr	r2, [pc, #128]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800171e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001722:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001724:	f7ff faf2 	bl	8000d0c <HAL_GetTick>
 8001728:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800172c:	f7ff faee 	bl	8000d0c <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e02c      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800173e:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f0      	beq.n	800172c <HAL_RCC_OscConfig+0x734>
 800174a:	e024      	b.n	8001796 <HAL_RCC_OscConfig+0x79e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	2b0c      	cmp	r3, #12
 8001750:	d01f      	beq.n	8001792 <HAL_RCC_OscConfig+0x79a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001752:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a12      	ldr	r2, [pc, #72]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001758:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800175c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175e:	f7ff fad5 	bl	8000d0c <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x780>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001766:	f7ff fad1 	bl	8000d0c <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e00f      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001778:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f0      	bne.n	8001766 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	4905      	ldr	r1, [pc, #20]	; (80017a0 <HAL_RCC_OscConfig+0x7a8>)
 800178a:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <HAL_RCC_OscConfig+0x7b0>)
 800178c:	4013      	ands	r3, r2
 800178e:	60cb      	str	r3, [r1, #12]
 8001790:	e001      	b.n	8001796 <HAL_RCC_OscConfig+0x79e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e000      	b.n	8001798 <HAL_RCC_OscConfig+0x7a0>
      }
    }
  }
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	3720      	adds	r7, #32
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40021000 	.word	0x40021000
 80017a4:	f99d808c 	.word	0xf99d808c
 80017a8:	feeefffc 	.word	0xfeeefffc

080017ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0e7      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017c0:	4b75      	ldr	r3, [pc, #468]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d910      	bls.n	80017f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ce:	4b72      	ldr	r3, [pc, #456]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f023 0207 	bic.w	r2, r3, #7
 80017d6:	4970      	ldr	r1, [pc, #448]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	4313      	orrs	r3, r2
 80017dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017de:	4b6e      	ldr	r3, [pc, #440]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d001      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0cf      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0302 	and.w	r3, r3, #2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d010      	beq.n	800181e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689a      	ldr	r2, [r3, #8]
 8001800:	4b66      	ldr	r3, [pc, #408]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001808:	429a      	cmp	r2, r3
 800180a:	d908      	bls.n	800181e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800180c:	4b63      	ldr	r3, [pc, #396]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	4960      	ldr	r1, [pc, #384]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 800181a:	4313      	orrs	r3, r2
 800181c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b00      	cmp	r3, #0
 8001828:	d04c      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b03      	cmp	r3, #3
 8001830:	d107      	bne.n	8001842 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001832:	4b5a      	ldr	r3, [pc, #360]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d121      	bne.n	8001882 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e0a6      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d107      	bne.n	800185a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800184a:	4b54      	ldr	r3, [pc, #336]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d115      	bne.n	8001882 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e09a      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d107      	bne.n	8001872 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001862:	4b4e      	ldr	r3, [pc, #312]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d109      	bne.n	8001882 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e08e      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001872:	4b4a      	ldr	r3, [pc, #296]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800187a:	2b00      	cmp	r3, #0
 800187c:	d101      	bne.n	8001882 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e086      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001882:	4b46      	ldr	r3, [pc, #280]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f023 0203 	bic.w	r2, r3, #3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	4943      	ldr	r1, [pc, #268]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001890:	4313      	orrs	r3, r2
 8001892:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001894:	f7ff fa3a 	bl	8000d0c <HAL_GetTick>
 8001898:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189a:	e00a      	b.n	80018b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800189c:	f7ff fa36 	bl	8000d0c <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e06e      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018b2:	4b3a      	ldr	r3, [pc, #232]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 020c 	and.w	r2, r3, #12
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d1eb      	bne.n	800189c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d010      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	4b31      	ldr	r3, [pc, #196]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018dc:	429a      	cmp	r2, r3
 80018de:	d208      	bcs.n	80018f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018e0:	4b2e      	ldr	r3, [pc, #184]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	492b      	ldr	r1, [pc, #172]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018f2:	4b29      	ldr	r3, [pc, #164]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d210      	bcs.n	8001922 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001900:	4b25      	ldr	r3, [pc, #148]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f023 0207 	bic.w	r2, r3, #7
 8001908:	4923      	ldr	r1, [pc, #140]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	4313      	orrs	r3, r2
 800190e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001910:	4b21      	ldr	r3, [pc, #132]	; (8001998 <HAL_RCC_ClockConfig+0x1ec>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0307 	and.w	r3, r3, #7
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	429a      	cmp	r2, r3
 800191c:	d001      	beq.n	8001922 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e036      	b.n	8001990 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0304 	and.w	r3, r3, #4
 800192a:	2b00      	cmp	r3, #0
 800192c:	d008      	beq.n	8001940 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800192e:	4b1b      	ldr	r3, [pc, #108]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	4918      	ldr	r1, [pc, #96]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 800193c:	4313      	orrs	r3, r2
 800193e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0308 	and.w	r3, r3, #8
 8001948:	2b00      	cmp	r3, #0
 800194a:	d009      	beq.n	8001960 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800194c:	4b13      	ldr	r3, [pc, #76]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	691b      	ldr	r3, [r3, #16]
 8001958:	00db      	lsls	r3, r3, #3
 800195a:	4910      	ldr	r1, [pc, #64]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 800195c:	4313      	orrs	r3, r2
 800195e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001960:	f000 f824 	bl	80019ac <HAL_RCC_GetSysClockFreq>
 8001964:	4602      	mov	r2, r0
 8001966:	4b0d      	ldr	r3, [pc, #52]	; (800199c <HAL_RCC_ClockConfig+0x1f0>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	091b      	lsrs	r3, r3, #4
 800196c:	f003 030f 	and.w	r3, r3, #15
 8001970:	490b      	ldr	r1, [pc, #44]	; (80019a0 <HAL_RCC_ClockConfig+0x1f4>)
 8001972:	5ccb      	ldrb	r3, [r1, r3]
 8001974:	f003 031f 	and.w	r3, r3, #31
 8001978:	fa22 f303 	lsr.w	r3, r2, r3
 800197c:	4a09      	ldr	r2, [pc, #36]	; (80019a4 <HAL_RCC_ClockConfig+0x1f8>)
 800197e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff f89b 	bl	8000ac0 <HAL_InitTick>
 800198a:	4603      	mov	r3, r0
 800198c:	72fb      	strb	r3, [r7, #11]

  return status;
 800198e:	7afb      	ldrb	r3, [r7, #11]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40022000 	.word	0x40022000
 800199c:	40021000 	.word	0x40021000
 80019a0:	08005eac 	.word	0x08005eac
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000004 	.word	0x20000004

080019ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	; 0x24
 80019b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
 80019b6:	2300      	movs	r3, #0
 80019b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ba:	4b3e      	ldr	r3, [pc, #248]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 030c 	and.w	r3, r3, #12
 80019c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019c4:	4b3b      	ldr	r3, [pc, #236]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	f003 0303 	and.w	r3, r3, #3
 80019cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_GetSysClockFreq+0x34>
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	2b0c      	cmp	r3, #12
 80019d8:	d121      	bne.n	8001a1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d11e      	bne.n	8001a1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80019e0:	4b34      	ldr	r3, [pc, #208]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d107      	bne.n	80019fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80019ec:	4b31      	ldr	r3, [pc, #196]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019f2:	0a1b      	lsrs	r3, r3, #8
 80019f4:	f003 030f 	and.w	r3, r3, #15
 80019f8:	61fb      	str	r3, [r7, #28]
 80019fa:	e005      	b.n	8001a08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019fc:	4b2d      	ldr	r3, [pc, #180]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	091b      	lsrs	r3, r3, #4
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a08:	4a2b      	ldr	r2, [pc, #172]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10d      	bne.n	8001a34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a1c:	e00a      	b.n	8001a34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d102      	bne.n	8001a2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a24:	4b25      	ldr	r3, [pc, #148]	; (8001abc <HAL_RCC_GetSysClockFreq+0x110>)
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	e004      	b.n	8001a34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a30:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	2b0c      	cmp	r3, #12
 8001a38:	d134      	bne.n	8001aa4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d003      	beq.n	8001a52 <HAL_RCC_GetSysClockFreq+0xa6>
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	2b03      	cmp	r3, #3
 8001a4e:	d003      	beq.n	8001a58 <HAL_RCC_GetSysClockFreq+0xac>
 8001a50:	e005      	b.n	8001a5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a52:	4b1a      	ldr	r3, [pc, #104]	; (8001abc <HAL_RCC_GetSysClockFreq+0x110>)
 8001a54:	617b      	str	r3, [r7, #20]
      break;
 8001a56:	e005      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a5a:	617b      	str	r3, [r7, #20]
      break;
 8001a5c:	e002      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	617b      	str	r3, [r7, #20]
      break;
 8001a62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a64:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	091b      	lsrs	r3, r3, #4
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	3301      	adds	r3, #1
 8001a70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	0a1b      	lsrs	r3, r3, #8
 8001a78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	fb02 f203 	mul.w	r2, r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	0e5b      	lsrs	r3, r3, #25
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	3301      	adds	r3, #1
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001aa4:	69bb      	ldr	r3, [r7, #24]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	; 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	08005ec4 	.word	0x08005ec4
 8001abc:	00f42400 	.word	0x00f42400
 8001ac0:	007a1200 	.word	0x007a1200

08001ac4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ac8:	4b03      	ldr	r3, [pc, #12]	; (8001ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	20000000 	.word	0x20000000

08001adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ae0:	f7ff fff0 	bl	8001ac4 <HAL_RCC_GetHCLKFreq>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	0a1b      	lsrs	r3, r3, #8
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	4904      	ldr	r1, [pc, #16]	; (8001b04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001af2:	5ccb      	ldrb	r3, [r1, r3]
 8001af4:	f003 031f 	and.w	r3, r3, #31
 8001af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40021000 	.word	0x40021000
 8001b04:	08005ebc 	.word	0x08005ebc

08001b08 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	220f      	movs	r2, #15
 8001b16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001b18:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f003 0203 	and.w	r2, r3, #3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001b24:	4b0f      	ldr	r3, [pc, #60]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	08db      	lsrs	r3, r3, #3
 8001b42:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001b4a:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <HAL_RCC_GetClockConfig+0x60>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0207 	and.w	r2, r3, #7
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	601a      	str	r2, [r3, #0]
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40021000 	.word	0x40021000
 8001b68:	40022000 	.word	0x40022000

08001b6c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b74:	2300      	movs	r3, #0
 8001b76:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b78:	4b2a      	ldr	r3, [pc, #168]	; (8001c24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d003      	beq.n	8001b8c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b84:	f7ff f9d4 	bl	8000f30 <HAL_PWREx_GetVoltageRange>
 8001b88:	6178      	str	r0, [r7, #20]
 8001b8a:	e014      	b.n	8001bb6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b8c:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b90:	4a24      	ldr	r2, [pc, #144]	; (8001c24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b96:	6593      	str	r3, [r2, #88]	; 0x58
 8001b98:	4b22      	ldr	r3, [pc, #136]	; (8001c24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ba4:	f7ff f9c4 	bl	8000f30 <HAL_PWREx_GetVoltageRange>
 8001ba8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001baa:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bae:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bb4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bbc:	d10b      	bne.n	8001bd6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2b80      	cmp	r3, #128	; 0x80
 8001bc2:	d919      	bls.n	8001bf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2ba0      	cmp	r3, #160	; 0xa0
 8001bc8:	d902      	bls.n	8001bd0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001bca:	2302      	movs	r3, #2
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	e013      	b.n	8001bf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	e010      	b.n	8001bf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b80      	cmp	r3, #128	; 0x80
 8001bda:	d902      	bls.n	8001be2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001bdc:	2303      	movs	r3, #3
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	e00a      	b.n	8001bf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b80      	cmp	r3, #128	; 0x80
 8001be6:	d102      	bne.n	8001bee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001be8:	2302      	movs	r3, #2
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	e004      	b.n	8001bf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b70      	cmp	r3, #112	; 0x70
 8001bf2:	d101      	bne.n	8001bf8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f023 0207 	bic.w	r2, r3, #7
 8001c00:	4909      	ldr	r1, [pc, #36]	; (8001c28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c08:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d001      	beq.n	8001c1a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e000      	b.n	8001c1c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40022000 	.word	0x40022000

08001c2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e049      	b.n	8001cd2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d106      	bne.n	8001c58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f841 	bl	8001cda <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3304      	adds	r3, #4
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4610      	mov	r0, r2
 8001c6c:	f000 f9f8 	bl	8002060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d001      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e04f      	b.n	8001da8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2202      	movs	r2, #2
 8001d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a23      	ldr	r2, [pc, #140]	; (8001db4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d01d      	beq.n	8001d66 <HAL_TIM_Base_Start_IT+0x76>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d32:	d018      	beq.n	8001d66 <HAL_TIM_Base_Start_IT+0x76>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a1f      	ldr	r2, [pc, #124]	; (8001db8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d013      	beq.n	8001d66 <HAL_TIM_Base_Start_IT+0x76>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a1e      	ldr	r2, [pc, #120]	; (8001dbc <HAL_TIM_Base_Start_IT+0xcc>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d00e      	beq.n	8001d66 <HAL_TIM_Base_Start_IT+0x76>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a1c      	ldr	r2, [pc, #112]	; (8001dc0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d009      	beq.n	8001d66 <HAL_TIM_Base_Start_IT+0x76>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a1b      	ldr	r2, [pc, #108]	; (8001dc4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d004      	beq.n	8001d66 <HAL_TIM_Base_Start_IT+0x76>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a19      	ldr	r2, [pc, #100]	; (8001dc8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d115      	bne.n	8001d92 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <HAL_TIM_Base_Start_IT+0xdc>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2b06      	cmp	r3, #6
 8001d76:	d015      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0xb4>
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d7e:	d011      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f042 0201 	orr.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d90:	e008      	b.n	8001da4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f042 0201 	orr.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	e000      	b.n	8001da6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001da4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001da6:	2300      	movs	r3, #0
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	40012c00 	.word	0x40012c00
 8001db8:	40000400 	.word	0x40000400
 8001dbc:	40000800 	.word	0x40000800
 8001dc0:	40000c00 	.word	0x40000c00
 8001dc4:	40013400 	.word	0x40013400
 8001dc8:	40014000 	.word	0x40014000
 8001dcc:	00010007 	.word	0x00010007

08001dd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d122      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d11b      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0202 	mvn.w	r2, #2
 8001dfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2201      	movs	r2, #1
 8001e02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f905 	bl	8002022 <HAL_TIM_IC_CaptureCallback>
 8001e18:	e005      	b.n	8001e26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f8f7 	bl	800200e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f908 	bl	8002036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d122      	bne.n	8001e80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d11b      	bne.n	8001e80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f06f 0204 	mvn.w	r2, #4
 8001e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2202      	movs	r2, #2
 8001e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 f8db 	bl	8002022 <HAL_TIM_IC_CaptureCallback>
 8001e6c:	e005      	b.n	8001e7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 f8cd 	bl	800200e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f000 f8de 	bl	8002036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f003 0308 	and.w	r3, r3, #8
 8001e8a:	2b08      	cmp	r3, #8
 8001e8c:	d122      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	d11b      	bne.n	8001ed4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f06f 0208 	mvn.w	r2, #8
 8001ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2204      	movs	r2, #4
 8001eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f8b1 	bl	8002022 <HAL_TIM_IC_CaptureCallback>
 8001ec0:	e005      	b.n	8001ece <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f8a3 	bl	800200e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f8b4 	bl	8002036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b10      	cmp	r3, #16
 8001ee0:	d122      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f003 0310 	and.w	r3, r3, #16
 8001eec:	2b10      	cmp	r3, #16
 8001eee:	d11b      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f06f 0210 	mvn.w	r2, #16
 8001ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2208      	movs	r2, #8
 8001efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 f887 	bl	8002022 <HAL_TIM_IC_CaptureCallback>
 8001f14:	e005      	b.n	8001f22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 f879 	bl	800200e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 f88a 	bl	8002036 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d10e      	bne.n	8001f54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d107      	bne.n	8001f54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f06f 0201 	mvn.w	r2, #1
 8001f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7fe fd76 	bl	8000a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f5e:	2b80      	cmp	r3, #128	; 0x80
 8001f60:	d10e      	bne.n	8001f80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f6c:	2b80      	cmp	r3, #128	; 0x80
 8001f6e:	d107      	bne.n	8001f80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f914 	bl	80021a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f8e:	d10e      	bne.n	8001fae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f9a:	2b80      	cmp	r3, #128	; 0x80
 8001f9c:	d107      	bne.n	8001fae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f907 	bl	80021bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fb8:	2b40      	cmp	r3, #64	; 0x40
 8001fba:	d10e      	bne.n	8001fda <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc6:	2b40      	cmp	r3, #64	; 0x40
 8001fc8:	d107      	bne.n	8001fda <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f000 f838 	bl	800204a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	f003 0320 	and.w	r3, r3, #32
 8001fe4:	2b20      	cmp	r3, #32
 8001fe6:	d10e      	bne.n	8002006 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	f003 0320 	and.w	r3, r3, #32
 8001ff2:	2b20      	cmp	r3, #32
 8001ff4:	d107      	bne.n	8002006 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f06f 0220 	mvn.w	r2, #32
 8001ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 f8c7 	bl	8002194 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002022:	b480      	push	{r7}
 8002024:	b083      	sub	sp, #12
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
	...

08002060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a40      	ldr	r2, [pc, #256]	; (8002174 <TIM_Base_SetConfig+0x114>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d013      	beq.n	80020a0 <TIM_Base_SetConfig+0x40>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800207e:	d00f      	beq.n	80020a0 <TIM_Base_SetConfig+0x40>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a3d      	ldr	r2, [pc, #244]	; (8002178 <TIM_Base_SetConfig+0x118>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d00b      	beq.n	80020a0 <TIM_Base_SetConfig+0x40>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a3c      	ldr	r2, [pc, #240]	; (800217c <TIM_Base_SetConfig+0x11c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d007      	beq.n	80020a0 <TIM_Base_SetConfig+0x40>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a3b      	ldr	r2, [pc, #236]	; (8002180 <TIM_Base_SetConfig+0x120>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d003      	beq.n	80020a0 <TIM_Base_SetConfig+0x40>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a3a      	ldr	r2, [pc, #232]	; (8002184 <TIM_Base_SetConfig+0x124>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d108      	bne.n	80020b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a2f      	ldr	r2, [pc, #188]	; (8002174 <TIM_Base_SetConfig+0x114>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d01f      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c0:	d01b      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a2c      	ldr	r2, [pc, #176]	; (8002178 <TIM_Base_SetConfig+0x118>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d017      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a2b      	ldr	r2, [pc, #172]	; (800217c <TIM_Base_SetConfig+0x11c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d013      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a2a      	ldr	r2, [pc, #168]	; (8002180 <TIM_Base_SetConfig+0x120>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d00f      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a29      	ldr	r2, [pc, #164]	; (8002184 <TIM_Base_SetConfig+0x124>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d00b      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a28      	ldr	r2, [pc, #160]	; (8002188 <TIM_Base_SetConfig+0x128>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d007      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a27      	ldr	r2, [pc, #156]	; (800218c <TIM_Base_SetConfig+0x12c>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d003      	beq.n	80020fa <TIM_Base_SetConfig+0x9a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a26      	ldr	r2, [pc, #152]	; (8002190 <TIM_Base_SetConfig+0x130>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d108      	bne.n	800210c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002100:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	4313      	orrs	r3, r2
 800210a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	4313      	orrs	r3, r2
 8002118:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a10      	ldr	r2, [pc, #64]	; (8002174 <TIM_Base_SetConfig+0x114>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d00f      	beq.n	8002158 <TIM_Base_SetConfig+0xf8>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a12      	ldr	r2, [pc, #72]	; (8002184 <TIM_Base_SetConfig+0x124>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d00b      	beq.n	8002158 <TIM_Base_SetConfig+0xf8>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a11      	ldr	r2, [pc, #68]	; (8002188 <TIM_Base_SetConfig+0x128>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d007      	beq.n	8002158 <TIM_Base_SetConfig+0xf8>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a10      	ldr	r2, [pc, #64]	; (800218c <TIM_Base_SetConfig+0x12c>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d003      	beq.n	8002158 <TIM_Base_SetConfig+0xf8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a0f      	ldr	r2, [pc, #60]	; (8002190 <TIM_Base_SetConfig+0x130>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d103      	bne.n	8002160 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691a      	ldr	r2, [r3, #16]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	615a      	str	r2, [r3, #20]
}
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	40012c00 	.word	0x40012c00
 8002178:	40000400 	.word	0x40000400
 800217c:	40000800 	.word	0x40000800
 8002180:	40000c00 	.word	0x40000c00
 8002184:	40013400 	.word	0x40013400
 8002188:	40014000 	.word	0x40014000
 800218c:	40014400 	.word	0x40014400
 8002190:	40014800 	.word	0x40014800

08002194 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <__NVIC_SetPriority>:
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	6039      	str	r1, [r7, #0]
 80021da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	db0a      	blt.n	80021fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	490c      	ldr	r1, [pc, #48]	; (800221c <__NVIC_SetPriority+0x4c>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	0112      	lsls	r2, r2, #4
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	440b      	add	r3, r1
 80021f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80021f8:	e00a      	b.n	8002210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4908      	ldr	r1, [pc, #32]	; (8002220 <__NVIC_SetPriority+0x50>)
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	3b04      	subs	r3, #4
 8002208:	0112      	lsls	r2, r2, #4
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	440b      	add	r3, r1
 800220e:	761a      	strb	r2, [r3, #24]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000e100 	.word	0xe000e100
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <SysTick_Handler+0x1c>)
 800222a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800222c:	f001 fe30 	bl	8003e90 <xTaskGetSchedulerState>
 8002230:	4603      	mov	r3, r0
 8002232:	2b01      	cmp	r3, #1
 8002234:	d001      	beq.n	800223a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002236:	f002 fd17 	bl	8004c68 <xPortSysTickHandler>
  }
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	e000e010 	.word	0xe000e010

08002244 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002248:	2100      	movs	r1, #0
 800224a:	f06f 0004 	mvn.w	r0, #4
 800224e:	f7ff ffbf 	bl	80021d0 <__NVIC_SetPriority>
#endif
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800225e:	f3ef 8305 	mrs	r3, IPSR
 8002262:	603b      	str	r3, [r7, #0]
  return(result);
 8002264:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800226a:	f06f 0305 	mvn.w	r3, #5
 800226e:	607b      	str	r3, [r7, #4]
 8002270:	e00c      	b.n	800228c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002272:	4b0a      	ldr	r3, [pc, #40]	; (800229c <osKernelInitialize+0x44>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d105      	bne.n	8002286 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <osKernelInitialize+0x44>)
 800227c:	2201      	movs	r2, #1
 800227e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002280:	2300      	movs	r3, #0
 8002282:	607b      	str	r3, [r7, #4]
 8002284:	e002      	b.n	800228c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002286:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800228a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800228c:	687b      	ldr	r3, [r7, #4]
}
 800228e:	4618      	mov	r0, r3
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	2000209c 	.word	0x2000209c

080022a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80022a6:	f3ef 8305 	mrs	r3, IPSR
 80022aa:	603b      	str	r3, [r7, #0]
  return(result);
 80022ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80022b2:	f06f 0305 	mvn.w	r3, #5
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	e010      	b.n	80022dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <osKernelStart+0x48>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d109      	bne.n	80022d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80022c2:	f7ff ffbf 	bl	8002244 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <osKernelStart+0x48>)
 80022c8:	2202      	movs	r2, #2
 80022ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80022cc:	f001 f984 	bl	80035d8 <vTaskStartScheduler>
      stat = osOK;
 80022d0:	2300      	movs	r3, #0
 80022d2:	607b      	str	r3, [r7, #4]
 80022d4:	e002      	b.n	80022dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80022dc:	687b      	ldr	r3, [r7, #4]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	2000209c 	.word	0x2000209c

080022ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4a07      	ldr	r2, [pc, #28]	; (8002318 <vApplicationGetIdleTaskMemory+0x2c>)
 80022fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	4a06      	ldr	r2, [pc, #24]	; (800231c <vApplicationGetIdleTaskMemory+0x30>)
 8002302:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2280      	movs	r2, #128	; 0x80
 8002308:	601a      	str	r2, [r3, #0]
}
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	200020a0 	.word	0x200020a0
 800231c:	2000215c 	.word	0x2000215c

08002320 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4a07      	ldr	r2, [pc, #28]	; (800234c <vApplicationGetTimerTaskMemory+0x2c>)
 8002330:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	4a06      	ldr	r2, [pc, #24]	; (8002350 <vApplicationGetTimerTaskMemory+0x30>)
 8002336:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800233e:	601a      	str	r2, [r3, #0]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	2000235c 	.word	0x2000235c
 8002350:	20002418 	.word	0x20002418

08002354 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f103 0208 	add.w	r2, r3, #8
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800236c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f103 0208 	add.w	r2, r3, #8
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f103 0208 	add.w	r2, r3, #8
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002388:	bf00      	nop
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	1c5a      	adds	r2, r3, #1
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	601a      	str	r2, [r3, #0]
}
 80023ea:	bf00      	nop
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80023f6:	b480      	push	{r7}
 80023f8:	b085      	sub	sp, #20
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
 80023fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800240c:	d103      	bne.n	8002416 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	e00c      	b.n	8002430 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3308      	adds	r3, #8
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	e002      	b.n	8002424 <vListInsert+0x2e>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	429a      	cmp	r2, r3
 800242e:	d2f6      	bcs.n	800241e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	601a      	str	r2, [r3, #0]
}
 800245c:	bf00      	nop
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6892      	ldr	r2, [r2, #8]
 800247e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	6852      	ldr	r2, [r2, #4]
 8002488:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	429a      	cmp	r2, r3
 8002492:	d103      	bne.n	800249c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689a      	ldr	r2, [r3, #8]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	1e5a      	subs	r2, r3, #1
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10a      	bne.n	80024e6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80024d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d4:	f383 8811 	msr	BASEPRI, r3
 80024d8:	f3bf 8f6f 	isb	sy
 80024dc:	f3bf 8f4f 	dsb	sy
 80024e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80024e2:	bf00      	nop
 80024e4:	e7fe      	b.n	80024e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80024e6:	f002 fb2d 	bl	8004b44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f2:	68f9      	ldr	r1, [r7, #12]
 80024f4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80024f6:	fb01 f303 	mul.w	r3, r1, r3
 80024fa:	441a      	add	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002516:	3b01      	subs	r3, #1
 8002518:	68f9      	ldr	r1, [r7, #12]
 800251a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800251c:	fb01 f303 	mul.w	r3, r1, r3
 8002520:	441a      	add	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	22ff      	movs	r2, #255	; 0xff
 800252a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	22ff      	movs	r2, #255	; 0xff
 8002532:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d114      	bne.n	8002566 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d01a      	beq.n	800257a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	3310      	adds	r3, #16
 8002548:	4618      	mov	r0, r3
 800254a:	f001 fadf 	bl	8003b0c <xTaskRemoveFromEventList>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d012      	beq.n	800257a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <xQueueGenericReset+0xcc>)
 8002556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	f3bf 8f4f 	dsb	sy
 8002560:	f3bf 8f6f 	isb	sy
 8002564:	e009      	b.n	800257a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	3310      	adds	r3, #16
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff fef2 	bl	8002354 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3324      	adds	r3, #36	; 0x24
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff feed 	bl	8002354 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800257a:	f002 fb13 	bl	8004ba4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800257e:	2301      	movs	r3, #1
}
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	e000ed04 	.word	0xe000ed04

0800258c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800258c:	b580      	push	{r7, lr}
 800258e:	b08e      	sub	sp, #56	; 0x38
 8002590:	af02      	add	r7, sp, #8
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
 8002598:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10a      	bne.n	80025b6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80025a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a4:	f383 8811 	msr	BASEPRI, r3
 80025a8:	f3bf 8f6f 	isb	sy
 80025ac:	f3bf 8f4f 	dsb	sy
 80025b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80025b2:	bf00      	nop
 80025b4:	e7fe      	b.n	80025b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10a      	bne.n	80025d2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80025bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c0:	f383 8811 	msr	BASEPRI, r3
 80025c4:	f3bf 8f6f 	isb	sy
 80025c8:	f3bf 8f4f 	dsb	sy
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80025ce:	bf00      	nop
 80025d0:	e7fe      	b.n	80025d0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <xQueueGenericCreateStatic+0x52>
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <xQueueGenericCreateStatic+0x56>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <xQueueGenericCreateStatic+0x58>
 80025e2:	2300      	movs	r3, #0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d10a      	bne.n	80025fe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80025e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ec:	f383 8811 	msr	BASEPRI, r3
 80025f0:	f3bf 8f6f 	isb	sy
 80025f4:	f3bf 8f4f 	dsb	sy
 80025f8:	623b      	str	r3, [r7, #32]
}
 80025fa:	bf00      	nop
 80025fc:	e7fe      	b.n	80025fc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d102      	bne.n	800260a <xQueueGenericCreateStatic+0x7e>
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d101      	bne.n	800260e <xQueueGenericCreateStatic+0x82>
 800260a:	2301      	movs	r3, #1
 800260c:	e000      	b.n	8002610 <xQueueGenericCreateStatic+0x84>
 800260e:	2300      	movs	r3, #0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d10a      	bne.n	800262a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002618:	f383 8811 	msr	BASEPRI, r3
 800261c:	f3bf 8f6f 	isb	sy
 8002620:	f3bf 8f4f 	dsb	sy
 8002624:	61fb      	str	r3, [r7, #28]
}
 8002626:	bf00      	nop
 8002628:	e7fe      	b.n	8002628 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800262a:	2350      	movs	r3, #80	; 0x50
 800262c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b50      	cmp	r3, #80	; 0x50
 8002632:	d00a      	beq.n	800264a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002638:	f383 8811 	msr	BASEPRI, r3
 800263c:	f3bf 8f6f 	isb	sy
 8002640:	f3bf 8f4f 	dsb	sy
 8002644:	61bb      	str	r3, [r7, #24]
}
 8002646:	bf00      	nop
 8002648:	e7fe      	b.n	8002648 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800264a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00d      	beq.n	8002672 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800265e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	4613      	mov	r3, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	68b9      	ldr	r1, [r7, #8]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f83f 	bl	80026f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002674:	4618      	mov	r0, r3
 8002676:	3730      	adds	r7, #48	; 0x30
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af02      	add	r7, sp, #8
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	4613      	mov	r3, r2
 8002688:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d10a      	bne.n	80026a6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002694:	f383 8811 	msr	BASEPRI, r3
 8002698:	f3bf 8f6f 	isb	sy
 800269c:	f3bf 8f4f 	dsb	sy
 80026a0:	613b      	str	r3, [r7, #16]
}
 80026a2:	bf00      	nop
 80026a4:	e7fe      	b.n	80026a4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	3350      	adds	r3, #80	; 0x50
 80026b4:	4618      	mov	r0, r3
 80026b6:	f002 fb67 	bl	8004d88 <pvPortMalloc>
 80026ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d011      	beq.n	80026e6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	3350      	adds	r3, #80	; 0x50
 80026ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80026d4:	79fa      	ldrb	r2, [r7, #7]
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	4613      	mov	r3, r2
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	68b9      	ldr	r1, [r7, #8]
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 f805 	bl	80026f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80026e6:	69bb      	ldr	r3, [r7, #24]
	}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3720      	adds	r7, #32
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
 80026fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d103      	bne.n	800270c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	e002      	b.n	8002712 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800271e:	2101      	movs	r1, #1
 8002720:	69b8      	ldr	r0, [r7, #24]
 8002722:	f7ff fecb 	bl	80024bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	78fa      	ldrb	r2, [r7, #3]
 800272a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800272e:	bf00      	nop
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b08e      	sub	sp, #56	; 0x38
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002746:	2300      	movs	r3, #0
 8002748:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800274e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10a      	bne.n	800276a <xQueueGenericSend+0x32>
	__asm volatile
 8002754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002758:	f383 8811 	msr	BASEPRI, r3
 800275c:	f3bf 8f6f 	isb	sy
 8002760:	f3bf 8f4f 	dsb	sy
 8002764:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002766:	bf00      	nop
 8002768:	e7fe      	b.n	8002768 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d103      	bne.n	8002778 <xQueueGenericSend+0x40>
 8002770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <xQueueGenericSend+0x44>
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <xQueueGenericSend+0x46>
 800277c:	2300      	movs	r3, #0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10a      	bne.n	8002798 <xQueueGenericSend+0x60>
	__asm volatile
 8002782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002786:	f383 8811 	msr	BASEPRI, r3
 800278a:	f3bf 8f6f 	isb	sy
 800278e:	f3bf 8f4f 	dsb	sy
 8002792:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002794:	bf00      	nop
 8002796:	e7fe      	b.n	8002796 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	2b02      	cmp	r3, #2
 800279c:	d103      	bne.n	80027a6 <xQueueGenericSend+0x6e>
 800279e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d101      	bne.n	80027aa <xQueueGenericSend+0x72>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e000      	b.n	80027ac <xQueueGenericSend+0x74>
 80027aa:	2300      	movs	r3, #0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10a      	bne.n	80027c6 <xQueueGenericSend+0x8e>
	__asm volatile
 80027b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b4:	f383 8811 	msr	BASEPRI, r3
 80027b8:	f3bf 8f6f 	isb	sy
 80027bc:	f3bf 8f4f 	dsb	sy
 80027c0:	623b      	str	r3, [r7, #32]
}
 80027c2:	bf00      	nop
 80027c4:	e7fe      	b.n	80027c4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027c6:	f001 fb63 	bl	8003e90 <xTaskGetSchedulerState>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d102      	bne.n	80027d6 <xQueueGenericSend+0x9e>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <xQueueGenericSend+0xa2>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <xQueueGenericSend+0xa4>
 80027da:	2300      	movs	r3, #0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10a      	bne.n	80027f6 <xQueueGenericSend+0xbe>
	__asm volatile
 80027e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e4:	f383 8811 	msr	BASEPRI, r3
 80027e8:	f3bf 8f6f 	isb	sy
 80027ec:	f3bf 8f4f 	dsb	sy
 80027f0:	61fb      	str	r3, [r7, #28]
}
 80027f2:	bf00      	nop
 80027f4:	e7fe      	b.n	80027f4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80027f6:	f002 f9a5 	bl	8004b44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002802:	429a      	cmp	r2, r3
 8002804:	d302      	bcc.n	800280c <xQueueGenericSend+0xd4>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d129      	bne.n	8002860 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	68b9      	ldr	r1, [r7, #8]
 8002810:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002812:	f000 fbbb 	bl	8002f8c <prvCopyDataToQueue>
 8002816:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	2b00      	cmp	r3, #0
 800281e:	d010      	beq.n	8002842 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002822:	3324      	adds	r3, #36	; 0x24
 8002824:	4618      	mov	r0, r3
 8002826:	f001 f971 	bl	8003b0c <xTaskRemoveFromEventList>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d013      	beq.n	8002858 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002830:	4b3f      	ldr	r3, [pc, #252]	; (8002930 <xQueueGenericSend+0x1f8>)
 8002832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	f3bf 8f4f 	dsb	sy
 800283c:	f3bf 8f6f 	isb	sy
 8002840:	e00a      	b.n	8002858 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002844:	2b00      	cmp	r3, #0
 8002846:	d007      	beq.n	8002858 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002848:	4b39      	ldr	r3, [pc, #228]	; (8002930 <xQueueGenericSend+0x1f8>)
 800284a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002858:	f002 f9a4 	bl	8004ba4 <vPortExitCritical>
				return pdPASS;
 800285c:	2301      	movs	r3, #1
 800285e:	e063      	b.n	8002928 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d103      	bne.n	800286e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002866:	f002 f99d 	bl	8004ba4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800286a:	2300      	movs	r3, #0
 800286c:	e05c      	b.n	8002928 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800286e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002870:	2b00      	cmp	r3, #0
 8002872:	d106      	bne.n	8002882 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4618      	mov	r0, r3
 800287a:	f001 f9ab 	bl	8003bd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800287e:	2301      	movs	r3, #1
 8002880:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002882:	f002 f98f 	bl	8004ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002886:	f000 ff17 	bl	80036b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800288a:	f002 f95b 	bl	8004b44 <vPortEnterCritical>
 800288e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002890:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002894:	b25b      	sxtb	r3, r3
 8002896:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800289a:	d103      	bne.n	80028a4 <xQueueGenericSend+0x16c>
 800289c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028aa:	b25b      	sxtb	r3, r3
 80028ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028b0:	d103      	bne.n	80028ba <xQueueGenericSend+0x182>
 80028b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028ba:	f002 f973 	bl	8004ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80028be:	1d3a      	adds	r2, r7, #4
 80028c0:	f107 0314 	add.w	r3, r7, #20
 80028c4:	4611      	mov	r1, r2
 80028c6:	4618      	mov	r0, r3
 80028c8:	f001 f99a 	bl	8003c00 <xTaskCheckForTimeOut>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d124      	bne.n	800291c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80028d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028d4:	f000 fc52 	bl	800317c <prvIsQueueFull>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d018      	beq.n	8002910 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80028de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e0:	3310      	adds	r3, #16
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	4611      	mov	r1, r2
 80028e6:	4618      	mov	r0, r3
 80028e8:	f001 f8c0 	bl	8003a6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80028ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028ee:	f000 fbdd 	bl	80030ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80028f2:	f000 feef 	bl	80036d4 <xTaskResumeAll>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f47f af7c 	bne.w	80027f6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80028fe:	4b0c      	ldr	r3, [pc, #48]	; (8002930 <xQueueGenericSend+0x1f8>)
 8002900:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	f3bf 8f4f 	dsb	sy
 800290a:	f3bf 8f6f 	isb	sy
 800290e:	e772      	b.n	80027f6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002910:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002912:	f000 fbcb 	bl	80030ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002916:	f000 fedd 	bl	80036d4 <xTaskResumeAll>
 800291a:	e76c      	b.n	80027f6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800291c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800291e:	f000 fbc5 	bl	80030ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002922:	f000 fed7 	bl	80036d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002926:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002928:	4618      	mov	r0, r3
 800292a:	3738      	adds	r7, #56	; 0x38
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	e000ed04 	.word	0xe000ed04

08002934 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b090      	sub	sp, #64	; 0x40
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002948:	2b00      	cmp	r3, #0
 800294a:	d10a      	bne.n	8002962 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800294c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002950:	f383 8811 	msr	BASEPRI, r3
 8002954:	f3bf 8f6f 	isb	sy
 8002958:	f3bf 8f4f 	dsb	sy
 800295c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800295e:	bf00      	nop
 8002960:	e7fe      	b.n	8002960 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d103      	bne.n	8002970 <xQueueGenericSendFromISR+0x3c>
 8002968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <xQueueGenericSendFromISR+0x40>
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <xQueueGenericSendFromISR+0x42>
 8002974:	2300      	movs	r3, #0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10a      	bne.n	8002990 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800297a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800297e:	f383 8811 	msr	BASEPRI, r3
 8002982:	f3bf 8f6f 	isb	sy
 8002986:	f3bf 8f4f 	dsb	sy
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800298c:	bf00      	nop
 800298e:	e7fe      	b.n	800298e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d103      	bne.n	800299e <xQueueGenericSendFromISR+0x6a>
 8002996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800299a:	2b01      	cmp	r3, #1
 800299c:	d101      	bne.n	80029a2 <xQueueGenericSendFromISR+0x6e>
 800299e:	2301      	movs	r3, #1
 80029a0:	e000      	b.n	80029a4 <xQueueGenericSendFromISR+0x70>
 80029a2:	2300      	movs	r3, #0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10a      	bne.n	80029be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80029a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ac:	f383 8811 	msr	BASEPRI, r3
 80029b0:	f3bf 8f6f 	isb	sy
 80029b4:	f3bf 8f4f 	dsb	sy
 80029b8:	623b      	str	r3, [r7, #32]
}
 80029ba:	bf00      	nop
 80029bc:	e7fe      	b.n	80029bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80029be:	f002 f9a3 	bl	8004d08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80029c2:	f3ef 8211 	mrs	r2, BASEPRI
 80029c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ca:	f383 8811 	msr	BASEPRI, r3
 80029ce:	f3bf 8f6f 	isb	sy
 80029d2:	f3bf 8f4f 	dsb	sy
 80029d6:	61fa      	str	r2, [r7, #28]
 80029d8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80029da:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80029dc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d302      	bcc.n	80029f0 <xQueueGenericSendFromISR+0xbc>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d12f      	bne.n	8002a50 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80029f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	68b9      	ldr	r1, [r7, #8]
 8002a04:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a06:	f000 fac1 	bl	8002f8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002a0a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a12:	d112      	bne.n	8002a3a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d016      	beq.n	8002a4a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a1e:	3324      	adds	r3, #36	; 0x24
 8002a20:	4618      	mov	r0, r3
 8002a22:	f001 f873 	bl	8003b0c <xTaskRemoveFromEventList>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00e      	beq.n	8002a4a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	e007      	b.n	8002a4a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002a3a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a3e:	3301      	adds	r3, #1
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	b25a      	sxtb	r2, r3
 8002a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002a4e:	e001      	b.n	8002a54 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a56:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002a5e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3740      	adds	r7, #64	; 0x40
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b08e      	sub	sp, #56	; 0x38
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10a      	bne.n	8002a94 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a82:	f383 8811 	msr	BASEPRI, r3
 8002a86:	f3bf 8f6f 	isb	sy
 8002a8a:	f3bf 8f4f 	dsb	sy
 8002a8e:	623b      	str	r3, [r7, #32]
}
 8002a90:	bf00      	nop
 8002a92:	e7fe      	b.n	8002a92 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d00a      	beq.n	8002ab2 <xQueueGiveFromISR+0x48>
	__asm volatile
 8002a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa0:	f383 8811 	msr	BASEPRI, r3
 8002aa4:	f3bf 8f6f 	isb	sy
 8002aa8:	f3bf 8f4f 	dsb	sy
 8002aac:	61fb      	str	r3, [r7, #28]
}
 8002aae:	bf00      	nop
 8002ab0:	e7fe      	b.n	8002ab0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d103      	bne.n	8002ac2 <xQueueGiveFromISR+0x58>
 8002aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <xQueueGiveFromISR+0x5c>
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e000      	b.n	8002ac8 <xQueueGiveFromISR+0x5e>
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10a      	bne.n	8002ae2 <xQueueGiveFromISR+0x78>
	__asm volatile
 8002acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad0:	f383 8811 	msr	BASEPRI, r3
 8002ad4:	f3bf 8f6f 	isb	sy
 8002ad8:	f3bf 8f4f 	dsb	sy
 8002adc:	61bb      	str	r3, [r7, #24]
}
 8002ade:	bf00      	nop
 8002ae0:	e7fe      	b.n	8002ae0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ae2:	f002 f911 	bl	8004d08 <vPortValidateInterruptPriority>
	__asm volatile
 8002ae6:	f3ef 8211 	mrs	r2, BASEPRI
 8002aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aee:	f383 8811 	msr	BASEPRI, r3
 8002af2:	f3bf 8f6f 	isb	sy
 8002af6:	f3bf 8f4f 	dsb	sy
 8002afa:	617a      	str	r2, [r7, #20]
 8002afc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8002afe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002b00:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b06:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d22b      	bcs.n	8002b6a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b1e:	1c5a      	adds	r2, r3, #1
 8002b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b22:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002b24:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b2c:	d112      	bne.n	8002b54 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d016      	beq.n	8002b64 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b38:	3324      	adds	r3, #36	; 0x24
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 ffe6 	bl	8003b0c <xTaskRemoveFromEventList>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00e      	beq.n	8002b64 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00b      	beq.n	8002b64 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	e007      	b.n	8002b64 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002b54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b58:	3301      	adds	r3, #1
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	b25a      	sxtb	r2, r3
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002b64:	2301      	movs	r3, #1
 8002b66:	637b      	str	r3, [r7, #52]	; 0x34
 8002b68:	e001      	b.n	8002b6e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	637b      	str	r3, [r7, #52]	; 0x34
 8002b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b70:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f383 8811 	msr	BASEPRI, r3
}
 8002b78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3738      	adds	r7, #56	; 0x38
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08c      	sub	sp, #48	; 0x30
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002b90:	2300      	movs	r3, #0
 8002b92:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10a      	bne.n	8002bb4 <xQueueReceive+0x30>
	__asm volatile
 8002b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba2:	f383 8811 	msr	BASEPRI, r3
 8002ba6:	f3bf 8f6f 	isb	sy
 8002baa:	f3bf 8f4f 	dsb	sy
 8002bae:	623b      	str	r3, [r7, #32]
}
 8002bb0:	bf00      	nop
 8002bb2:	e7fe      	b.n	8002bb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d103      	bne.n	8002bc2 <xQueueReceive+0x3e>
 8002bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <xQueueReceive+0x42>
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e000      	b.n	8002bc8 <xQueueReceive+0x44>
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10a      	bne.n	8002be2 <xQueueReceive+0x5e>
	__asm volatile
 8002bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd0:	f383 8811 	msr	BASEPRI, r3
 8002bd4:	f3bf 8f6f 	isb	sy
 8002bd8:	f3bf 8f4f 	dsb	sy
 8002bdc:	61fb      	str	r3, [r7, #28]
}
 8002bde:	bf00      	nop
 8002be0:	e7fe      	b.n	8002be0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002be2:	f001 f955 	bl	8003e90 <xTaskGetSchedulerState>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d102      	bne.n	8002bf2 <xQueueReceive+0x6e>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <xQueueReceive+0x72>
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e000      	b.n	8002bf8 <xQueueReceive+0x74>
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10a      	bne.n	8002c12 <xQueueReceive+0x8e>
	__asm volatile
 8002bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c00:	f383 8811 	msr	BASEPRI, r3
 8002c04:	f3bf 8f6f 	isb	sy
 8002c08:	f3bf 8f4f 	dsb	sy
 8002c0c:	61bb      	str	r3, [r7, #24]
}
 8002c0e:	bf00      	nop
 8002c10:	e7fe      	b.n	8002c10 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c12:	f001 ff97 	bl	8004b44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d01f      	beq.n	8002c62 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c26:	f000 fa1b 	bl	8003060 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2c:	1e5a      	subs	r2, r3, #1
 8002c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c30:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00f      	beq.n	8002c5a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3c:	3310      	adds	r3, #16
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 ff64 	bl	8003b0c <xTaskRemoveFromEventList>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d007      	beq.n	8002c5a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002c4a:	4b3d      	ldr	r3, [pc, #244]	; (8002d40 <xQueueReceive+0x1bc>)
 8002c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	f3bf 8f4f 	dsb	sy
 8002c56:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002c5a:	f001 ffa3 	bl	8004ba4 <vPortExitCritical>
				return pdPASS;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e069      	b.n	8002d36 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d103      	bne.n	8002c70 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c68:	f001 ff9c 	bl	8004ba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	e062      	b.n	8002d36 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d106      	bne.n	8002c84 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c76:	f107 0310 	add.w	r3, r7, #16
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f000 ffaa 	bl	8003bd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c80:	2301      	movs	r3, #1
 8002c82:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c84:	f001 ff8e 	bl	8004ba4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c88:	f000 fd16 	bl	80036b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c8c:	f001 ff5a 	bl	8004b44 <vPortEnterCritical>
 8002c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c96:	b25b      	sxtb	r3, r3
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c9c:	d103      	bne.n	8002ca6 <xQueueReceive+0x122>
 8002c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cac:	b25b      	sxtb	r3, r3
 8002cae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cb2:	d103      	bne.n	8002cbc <xQueueReceive+0x138>
 8002cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002cbc:	f001 ff72 	bl	8004ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002cc0:	1d3a      	adds	r2, r7, #4
 8002cc2:	f107 0310 	add.w	r3, r7, #16
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 ff99 	bl	8003c00 <xTaskCheckForTimeOut>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d123      	bne.n	8002d1c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002cd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cd6:	f000 fa3b 	bl	8003150 <prvIsQueueEmpty>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d017      	beq.n	8002d10 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce2:	3324      	adds	r3, #36	; 0x24
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f000 febf 	bl	8003a6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002cee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cf0:	f000 f9dc 	bl	80030ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002cf4:	f000 fcee 	bl	80036d4 <xTaskResumeAll>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d189      	bne.n	8002c12 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <xQueueReceive+0x1bc>)
 8002d00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	f3bf 8f4f 	dsb	sy
 8002d0a:	f3bf 8f6f 	isb	sy
 8002d0e:	e780      	b.n	8002c12 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002d10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d12:	f000 f9cb 	bl	80030ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d16:	f000 fcdd 	bl	80036d4 <xTaskResumeAll>
 8002d1a:	e77a      	b.n	8002c12 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d1e:	f000 f9c5 	bl	80030ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d22:	f000 fcd7 	bl	80036d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d28:	f000 fa12 	bl	8003150 <prvIsQueueEmpty>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f43f af6f 	beq.w	8002c12 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002d34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3730      	adds	r7, #48	; 0x30
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	e000ed04 	.word	0xe000ed04

08002d44 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08e      	sub	sp, #56	; 0x38
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002d56:	2300      	movs	r3, #0
 8002d58:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10a      	bne.n	8002d76 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d64:	f383 8811 	msr	BASEPRI, r3
 8002d68:	f3bf 8f6f 	isb	sy
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	623b      	str	r3, [r7, #32]
}
 8002d72:	bf00      	nop
 8002d74:	e7fe      	b.n	8002d74 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00a      	beq.n	8002d94 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8002d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d82:	f383 8811 	msr	BASEPRI, r3
 8002d86:	f3bf 8f6f 	isb	sy
 8002d8a:	f3bf 8f4f 	dsb	sy
 8002d8e:	61fb      	str	r3, [r7, #28]
}
 8002d90:	bf00      	nop
 8002d92:	e7fe      	b.n	8002d92 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d94:	f001 f87c 	bl	8003e90 <xTaskGetSchedulerState>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d102      	bne.n	8002da4 <xQueueSemaphoreTake+0x60>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <xQueueSemaphoreTake+0x64>
 8002da4:	2301      	movs	r3, #1
 8002da6:	e000      	b.n	8002daa <xQueueSemaphoreTake+0x66>
 8002da8:	2300      	movs	r3, #0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10a      	bne.n	8002dc4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8002dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db2:	f383 8811 	msr	BASEPRI, r3
 8002db6:	f3bf 8f6f 	isb	sy
 8002dba:	f3bf 8f4f 	dsb	sy
 8002dbe:	61bb      	str	r3, [r7, #24]
}
 8002dc0:	bf00      	nop
 8002dc2:	e7fe      	b.n	8002dc2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002dc4:	f001 febe 	bl	8004b44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dcc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d024      	beq.n	8002e1e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dd6:	1e5a      	subs	r2, r3, #1
 8002dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dda:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d104      	bne.n	8002dee <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002de4:	f001 f9ca 	bl	800417c <pvTaskIncrementMutexHeldCount>
 8002de8:	4602      	mov	r2, r0
 8002dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dec:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00f      	beq.n	8002e16 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df8:	3310      	adds	r3, #16
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fe86 	bl	8003b0c <xTaskRemoveFromEventList>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e06:	4b54      	ldr	r3, [pc, #336]	; (8002f58 <xQueueSemaphoreTake+0x214>)
 8002e08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e0c:	601a      	str	r2, [r3, #0]
 8002e0e:	f3bf 8f4f 	dsb	sy
 8002e12:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e16:	f001 fec5 	bl	8004ba4 <vPortExitCritical>
				return pdPASS;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e097      	b.n	8002f4e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d111      	bne.n	8002e48 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00a      	beq.n	8002e40 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8002e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2e:	f383 8811 	msr	BASEPRI, r3
 8002e32:	f3bf 8f6f 	isb	sy
 8002e36:	f3bf 8f4f 	dsb	sy
 8002e3a:	617b      	str	r3, [r7, #20]
}
 8002e3c:	bf00      	nop
 8002e3e:	e7fe      	b.n	8002e3e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002e40:	f001 feb0 	bl	8004ba4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e44:	2300      	movs	r3, #0
 8002e46:	e082      	b.n	8002f4e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d106      	bne.n	8002e5c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e4e:	f107 030c 	add.w	r3, r7, #12
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 febe 	bl	8003bd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e5c:	f001 fea2 	bl	8004ba4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e60:	f000 fc2a 	bl	80036b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e64:	f001 fe6e 	bl	8004b44 <vPortEnterCritical>
 8002e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e6e:	b25b      	sxtb	r3, r3
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e74:	d103      	bne.n	8002e7e <xQueueSemaphoreTake+0x13a>
 8002e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e84:	b25b      	sxtb	r3, r3
 8002e86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e8a:	d103      	bne.n	8002e94 <xQueueSemaphoreTake+0x150>
 8002e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e94:	f001 fe86 	bl	8004ba4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e98:	463a      	mov	r2, r7
 8002e9a:	f107 030c 	add.w	r3, r7, #12
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f000 fead 	bl	8003c00 <xTaskCheckForTimeOut>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d132      	bne.n	8002f12 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002eac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002eae:	f000 f94f 	bl	8003150 <prvIsQueueEmpty>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d026      	beq.n	8002f06 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d109      	bne.n	8002ed4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8002ec0:	f001 fe40 	bl	8004b44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 ffff 	bl	8003ecc <xTaskPriorityInherit>
 8002ece:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8002ed0:	f001 fe68 	bl	8004ba4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed6:	3324      	adds	r3, #36	; 0x24
 8002ed8:	683a      	ldr	r2, [r7, #0]
 8002eda:	4611      	mov	r1, r2
 8002edc:	4618      	mov	r0, r3
 8002ede:	f000 fdc5 	bl	8003a6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ee2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ee4:	f000 f8e2 	bl	80030ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ee8:	f000 fbf4 	bl	80036d4 <xTaskResumeAll>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f47f af68 	bne.w	8002dc4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8002ef4:	4b18      	ldr	r3, [pc, #96]	; (8002f58 <xQueueSemaphoreTake+0x214>)
 8002ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	e75e      	b.n	8002dc4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8002f06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f08:	f000 f8d0 	bl	80030ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f0c:	f000 fbe2 	bl	80036d4 <xTaskResumeAll>
 8002f10:	e758      	b.n	8002dc4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002f12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f14:	f000 f8ca 	bl	80030ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f18:	f000 fbdc 	bl	80036d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f1c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f1e:	f000 f917 	bl	8003150 <prvIsQueueEmpty>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f43f af4d 	beq.w	8002dc4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8002f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00d      	beq.n	8002f4c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8002f30:	f001 fe08 	bl	8004b44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002f34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f36:	f000 f811 	bl	8002f5c <prvGetDisinheritPriorityAfterTimeout>
 8002f3a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f42:	4618      	mov	r0, r3
 8002f44:	f001 f898 	bl	8004078 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002f48:	f001 fe2c 	bl	8004ba4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f4c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3738      	adds	r7, #56	; 0x38
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	e000ed04 	.word	0xe000ed04

08002f5c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d006      	beq.n	8002f7a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	e001      	b.n	8002f7e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
	}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10d      	bne.n	8002fc6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d14d      	bne.n	800304e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f000 fff0 	bl	8003f9c <xTaskPriorityDisinherit>
 8002fbc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	e043      	b.n	800304e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d119      	bne.n	8003000 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6858      	ldr	r0, [r3, #4]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	68b9      	ldr	r1, [r7, #8]
 8002fd8:	f002 fe1c 	bl	8005c14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe4:	441a      	add	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d32b      	bcc.n	800304e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	e026      	b.n	800304e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	68d8      	ldr	r0, [r3, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	461a      	mov	r2, r3
 800300a:	68b9      	ldr	r1, [r7, #8]
 800300c:	f002 fe02 	bl	8005c14 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	68da      	ldr	r2, [r3, #12]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	425b      	negs	r3, r3
 800301a:	441a      	add	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d207      	bcs.n	800303c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003034:	425b      	negs	r3, r3
 8003036:	441a      	add	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d105      	bne.n	800304e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d002      	beq.n	800304e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	3b01      	subs	r3, #1
 800304c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1c5a      	adds	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003056:	697b      	ldr	r3, [r7, #20]
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	2b00      	cmp	r3, #0
 8003070:	d018      	beq.n	80030a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68da      	ldr	r2, [r3, #12]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	441a      	add	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	429a      	cmp	r2, r3
 800308a:	d303      	bcc.n	8003094 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68d9      	ldr	r1, [r3, #12]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	461a      	mov	r2, r3
 800309e:	6838      	ldr	r0, [r7, #0]
 80030a0:	f002 fdb8 	bl	8005c14 <memcpy>
	}
}
 80030a4:	bf00      	nop
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80030b4:	f001 fd46 	bl	8004b44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80030c0:	e011      	b.n	80030e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d012      	beq.n	80030f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	3324      	adds	r3, #36	; 0x24
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fd1c 	bl	8003b0c <xTaskRemoveFromEventList>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80030da:	f000 fdf3 	bl	8003cc4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80030e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	dce9      	bgt.n	80030c2 <prvUnlockQueue+0x16>
 80030ee:	e000      	b.n	80030f2 <prvUnlockQueue+0x46>
					break;
 80030f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	22ff      	movs	r2, #255	; 0xff
 80030f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80030fa:	f001 fd53 	bl	8004ba4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80030fe:	f001 fd21 	bl	8004b44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003108:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800310a:	e011      	b.n	8003130 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d012      	beq.n	800313a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3310      	adds	r3, #16
 8003118:	4618      	mov	r0, r3
 800311a:	f000 fcf7 	bl	8003b0c <xTaskRemoveFromEventList>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003124:	f000 fdce 	bl	8003cc4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003128:	7bbb      	ldrb	r3, [r7, #14]
 800312a:	3b01      	subs	r3, #1
 800312c:	b2db      	uxtb	r3, r3
 800312e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003130:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003134:	2b00      	cmp	r3, #0
 8003136:	dce9      	bgt.n	800310c <prvUnlockQueue+0x60>
 8003138:	e000      	b.n	800313c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800313a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	22ff      	movs	r2, #255	; 0xff
 8003140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003144:	f001 fd2e 	bl	8004ba4 <vPortExitCritical>
}
 8003148:	bf00      	nop
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003158:	f001 fcf4 	bl	8004b44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003160:	2b00      	cmp	r3, #0
 8003162:	d102      	bne.n	800316a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003164:	2301      	movs	r3, #1
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	e001      	b.n	800316e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800316e:	f001 fd19 	bl	8004ba4 <vPortExitCritical>

	return xReturn;
 8003172:	68fb      	ldr	r3, [r7, #12]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003184:	f001 fcde 	bl	8004b44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003190:	429a      	cmp	r2, r3
 8003192:	d102      	bne.n	800319a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003194:	2301      	movs	r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	e001      	b.n	800319e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800319e:	f001 fd01 	bl	8004ba4 <vPortExitCritical>

	return xReturn;
 80031a2:	68fb      	ldr	r3, [r7, #12]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	e014      	b.n	80031e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80031bc:	4a0f      	ldr	r2, [pc, #60]	; (80031fc <vQueueAddToRegistry+0x50>)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10b      	bne.n	80031e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80031c8:	490c      	ldr	r1, [pc, #48]	; (80031fc <vQueueAddToRegistry+0x50>)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80031d2:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <vQueueAddToRegistry+0x50>)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80031de:	e006      	b.n	80031ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	3301      	adds	r3, #1
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2b07      	cmp	r3, #7
 80031ea:	d9e7      	bls.n	80031bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80031ec:	bf00      	nop
 80031ee:	bf00      	nop
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	20004640 	.word	0x20004640

08003200 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003210:	f001 fc98 	bl	8004b44 <vPortEnterCritical>
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800321a:	b25b      	sxtb	r3, r3
 800321c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003220:	d103      	bne.n	800322a <vQueueWaitForMessageRestricted+0x2a>
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003230:	b25b      	sxtb	r3, r3
 8003232:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003236:	d103      	bne.n	8003240 <vQueueWaitForMessageRestricted+0x40>
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003240:	f001 fcb0 	bl	8004ba4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003248:	2b00      	cmp	r3, #0
 800324a:	d106      	bne.n	800325a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	3324      	adds	r3, #36	; 0x24
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	68b9      	ldr	r1, [r7, #8]
 8003254:	4618      	mov	r0, r3
 8003256:	f000 fc2d 	bl	8003ab4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800325a:	6978      	ldr	r0, [r7, #20]
 800325c:	f7ff ff26 	bl	80030ac <prvUnlockQueue>
	}
 8003260:	bf00      	nop
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08e      	sub	sp, #56	; 0x38
 800326c:	af04      	add	r7, sp, #16
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
 8003274:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10a      	bne.n	8003292 <xTaskCreateStatic+0x2a>
	__asm volatile
 800327c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003280:	f383 8811 	msr	BASEPRI, r3
 8003284:	f3bf 8f6f 	isb	sy
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	623b      	str	r3, [r7, #32]
}
 800328e:	bf00      	nop
 8003290:	e7fe      	b.n	8003290 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10a      	bne.n	80032ae <xTaskCreateStatic+0x46>
	__asm volatile
 8003298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800329c:	f383 8811 	msr	BASEPRI, r3
 80032a0:	f3bf 8f6f 	isb	sy
 80032a4:	f3bf 8f4f 	dsb	sy
 80032a8:	61fb      	str	r3, [r7, #28]
}
 80032aa:	bf00      	nop
 80032ac:	e7fe      	b.n	80032ac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80032ae:	23bc      	movs	r3, #188	; 0xbc
 80032b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	2bbc      	cmp	r3, #188	; 0xbc
 80032b6:	d00a      	beq.n	80032ce <xTaskCreateStatic+0x66>
	__asm volatile
 80032b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032bc:	f383 8811 	msr	BASEPRI, r3
 80032c0:	f3bf 8f6f 	isb	sy
 80032c4:	f3bf 8f4f 	dsb	sy
 80032c8:	61bb      	str	r3, [r7, #24]
}
 80032ca:	bf00      	nop
 80032cc:	e7fe      	b.n	80032cc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80032ce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80032d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01e      	beq.n	8003314 <xTaskCreateStatic+0xac>
 80032d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d01b      	beq.n	8003314 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80032dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80032ee:	2300      	movs	r3, #0
 80032f0:	9303      	str	r3, [sp, #12]
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	9302      	str	r3, [sp, #8]
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	9301      	str	r3, [sp, #4]
 80032fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	68b9      	ldr	r1, [r7, #8]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f850 	bl	80033ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800330c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800330e:	f000 f8f3 	bl	80034f8 <prvAddNewTaskToReadyList>
 8003312:	e001      	b.n	8003318 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003314:	2300      	movs	r3, #0
 8003316:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003318:	697b      	ldr	r3, [r7, #20]
	}
 800331a:	4618      	mov	r0, r3
 800331c:	3728      	adds	r7, #40	; 0x28
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003322:	b580      	push	{r7, lr}
 8003324:	b08c      	sub	sp, #48	; 0x30
 8003326:	af04      	add	r7, sp, #16
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	603b      	str	r3, [r7, #0]
 800332e:	4613      	mov	r3, r2
 8003330:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003332:	88fb      	ldrh	r3, [r7, #6]
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4618      	mov	r0, r3
 8003338:	f001 fd26 	bl	8004d88 <pvPortMalloc>
 800333c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00e      	beq.n	8003362 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003344:	20bc      	movs	r0, #188	; 0xbc
 8003346:	f001 fd1f 	bl	8004d88 <pvPortMalloc>
 800334a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	631a      	str	r2, [r3, #48]	; 0x30
 8003358:	e005      	b.n	8003366 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800335a:	6978      	ldr	r0, [r7, #20]
 800335c:	f001 fde0 	bl	8004f20 <vPortFree>
 8003360:	e001      	b.n	8003366 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003362:	2300      	movs	r3, #0
 8003364:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d017      	beq.n	800339c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003374:	88fa      	ldrh	r2, [r7, #6]
 8003376:	2300      	movs	r3, #0
 8003378:	9303      	str	r3, [sp, #12]
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	9302      	str	r3, [sp, #8]
 800337e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f80e 	bl	80033ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003390:	69f8      	ldr	r0, [r7, #28]
 8003392:	f000 f8b1 	bl	80034f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003396:	2301      	movs	r3, #1
 8003398:	61bb      	str	r3, [r7, #24]
 800339a:	e002      	b.n	80033a2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800339c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80033a2:	69bb      	ldr	r3, [r7, #24]
	}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3720      	adds	r7, #32
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b088      	sub	sp, #32
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
 80033b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80033ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	461a      	mov	r2, r3
 80033c4:	21a5      	movs	r1, #165	; 0xa5
 80033c6:	f002 fc33 	bl	8005c30 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80033ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033d4:	3b01      	subs	r3, #1
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	f023 0307 	bic.w	r3, r3, #7
 80033e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00a      	beq.n	8003404 <prvInitialiseNewTask+0x58>
	__asm volatile
 80033ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f2:	f383 8811 	msr	BASEPRI, r3
 80033f6:	f3bf 8f6f 	isb	sy
 80033fa:	f3bf 8f4f 	dsb	sy
 80033fe:	617b      	str	r3, [r7, #20]
}
 8003400:	bf00      	nop
 8003402:	e7fe      	b.n	8003402 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d01f      	beq.n	800344a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	e012      	b.n	8003436 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	4413      	add	r3, r2
 8003416:	7819      	ldrb	r1, [r3, #0]
 8003418:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	4413      	add	r3, r2
 800341e:	3334      	adds	r3, #52	; 0x34
 8003420:	460a      	mov	r2, r1
 8003422:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	4413      	add	r3, r2
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d006      	beq.n	800343e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	3301      	adds	r3, #1
 8003434:	61fb      	str	r3, [r7, #28]
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	2b0f      	cmp	r3, #15
 800343a:	d9e9      	bls.n	8003410 <prvInitialiseNewTask+0x64>
 800343c:	e000      	b.n	8003440 <prvInitialiseNewTask+0x94>
			{
				break;
 800343e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003448:	e003      	b.n	8003452 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800344a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003454:	2b37      	cmp	r3, #55	; 0x37
 8003456:	d901      	bls.n	800345c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003458:	2337      	movs	r3, #55	; 0x37
 800345a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800345c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003460:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003464:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003466:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346a:	2200      	movs	r2, #0
 800346c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800346e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003470:	3304      	adds	r3, #4
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe ff8e 	bl	8002394 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800347a:	3318      	adds	r3, #24
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe ff89 	bl	8002394 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003486:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800348a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800348e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003490:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003494:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003496:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349a:	2200      	movs	r2, #0
 800349c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80034a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80034a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034aa:	3354      	adds	r3, #84	; 0x54
 80034ac:	2260      	movs	r2, #96	; 0x60
 80034ae:	2100      	movs	r1, #0
 80034b0:	4618      	mov	r0, r3
 80034b2:	f002 fbbd 	bl	8005c30 <memset>
 80034b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b8:	4a0c      	ldr	r2, [pc, #48]	; (80034ec <prvInitialiseNewTask+0x140>)
 80034ba:	659a      	str	r2, [r3, #88]	; 0x58
 80034bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034be:	4a0c      	ldr	r2, [pc, #48]	; (80034f0 <prvInitialiseNewTask+0x144>)
 80034c0:	65da      	str	r2, [r3, #92]	; 0x5c
 80034c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c4:	4a0b      	ldr	r2, [pc, #44]	; (80034f4 <prvInitialiseNewTask+0x148>)
 80034c6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	68f9      	ldr	r1, [r7, #12]
 80034cc:	69b8      	ldr	r0, [r7, #24]
 80034ce:	f001 fa0b 	bl	80048e8 <pxPortInitialiseStack>
 80034d2:	4602      	mov	r2, r0
 80034d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80034d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80034de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034e2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80034e4:	bf00      	nop
 80034e6:	3720      	adds	r7, #32
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	08017d6c 	.word	0x08017d6c
 80034f0:	08017d8c 	.word	0x08017d8c
 80034f4:	08017d4c 	.word	0x08017d4c

080034f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003500:	f001 fb20 	bl	8004b44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003504:	4b2d      	ldr	r3, [pc, #180]	; (80035bc <prvAddNewTaskToReadyList+0xc4>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3301      	adds	r3, #1
 800350a:	4a2c      	ldr	r2, [pc, #176]	; (80035bc <prvAddNewTaskToReadyList+0xc4>)
 800350c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800350e:	4b2c      	ldr	r3, [pc, #176]	; (80035c0 <prvAddNewTaskToReadyList+0xc8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d109      	bne.n	800352a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003516:	4a2a      	ldr	r2, [pc, #168]	; (80035c0 <prvAddNewTaskToReadyList+0xc8>)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800351c:	4b27      	ldr	r3, [pc, #156]	; (80035bc <prvAddNewTaskToReadyList+0xc4>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d110      	bne.n	8003546 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003524:	f000 fbf2 	bl	8003d0c <prvInitialiseTaskLists>
 8003528:	e00d      	b.n	8003546 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800352a:	4b26      	ldr	r3, [pc, #152]	; (80035c4 <prvAddNewTaskToReadyList+0xcc>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d109      	bne.n	8003546 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003532:	4b23      	ldr	r3, [pc, #140]	; (80035c0 <prvAddNewTaskToReadyList+0xc8>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353c:	429a      	cmp	r2, r3
 800353e:	d802      	bhi.n	8003546 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003540:	4a1f      	ldr	r2, [pc, #124]	; (80035c0 <prvAddNewTaskToReadyList+0xc8>)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003546:	4b20      	ldr	r3, [pc, #128]	; (80035c8 <prvAddNewTaskToReadyList+0xd0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	3301      	adds	r3, #1
 800354c:	4a1e      	ldr	r2, [pc, #120]	; (80035c8 <prvAddNewTaskToReadyList+0xd0>)
 800354e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003550:	4b1d      	ldr	r3, [pc, #116]	; (80035c8 <prvAddNewTaskToReadyList+0xd0>)
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800355c:	4b1b      	ldr	r3, [pc, #108]	; (80035cc <prvAddNewTaskToReadyList+0xd4>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	429a      	cmp	r2, r3
 8003562:	d903      	bls.n	800356c <prvAddNewTaskToReadyList+0x74>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	4a18      	ldr	r2, [pc, #96]	; (80035cc <prvAddNewTaskToReadyList+0xd4>)
 800356a:	6013      	str	r3, [r2, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4a15      	ldr	r2, [pc, #84]	; (80035d0 <prvAddNewTaskToReadyList+0xd8>)
 800357a:	441a      	add	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	3304      	adds	r3, #4
 8003580:	4619      	mov	r1, r3
 8003582:	4610      	mov	r0, r2
 8003584:	f7fe ff13 	bl	80023ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003588:	f001 fb0c 	bl	8004ba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800358c:	4b0d      	ldr	r3, [pc, #52]	; (80035c4 <prvAddNewTaskToReadyList+0xcc>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00e      	beq.n	80035b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003594:	4b0a      	ldr	r3, [pc, #40]	; (80035c0 <prvAddNewTaskToReadyList+0xc8>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359e:	429a      	cmp	r2, r3
 80035a0:	d207      	bcs.n	80035b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035a2:	4b0c      	ldr	r3, [pc, #48]	; (80035d4 <prvAddNewTaskToReadyList+0xdc>)
 80035a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	f3bf 8f4f 	dsb	sy
 80035ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035b2:	bf00      	nop
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	20002cec 	.word	0x20002cec
 80035c0:	20002818 	.word	0x20002818
 80035c4:	20002cf8 	.word	0x20002cf8
 80035c8:	20002d08 	.word	0x20002d08
 80035cc:	20002cf4 	.word	0x20002cf4
 80035d0:	2000281c 	.word	0x2000281c
 80035d4:	e000ed04 	.word	0xe000ed04

080035d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80035e6:	463a      	mov	r2, r7
 80035e8:	1d39      	adds	r1, r7, #4
 80035ea:	f107 0308 	add.w	r3, r7, #8
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fe fe7c 	bl	80022ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80035f4:	6839      	ldr	r1, [r7, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	9202      	str	r2, [sp, #8]
 80035fc:	9301      	str	r3, [sp, #4]
 80035fe:	2300      	movs	r3, #0
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	2300      	movs	r3, #0
 8003604:	460a      	mov	r2, r1
 8003606:	4924      	ldr	r1, [pc, #144]	; (8003698 <vTaskStartScheduler+0xc0>)
 8003608:	4824      	ldr	r0, [pc, #144]	; (800369c <vTaskStartScheduler+0xc4>)
 800360a:	f7ff fe2d 	bl	8003268 <xTaskCreateStatic>
 800360e:	4603      	mov	r3, r0
 8003610:	4a23      	ldr	r2, [pc, #140]	; (80036a0 <vTaskStartScheduler+0xc8>)
 8003612:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003614:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <vTaskStartScheduler+0xc8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800361c:	2301      	movs	r3, #1
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	e001      	b.n	8003626 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d102      	bne.n	8003632 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800362c:	f000 fe0e 	bl	800424c <xTimerCreateTimerTask>
 8003630:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d11b      	bne.n	8003670 <vTaskStartScheduler+0x98>
	__asm volatile
 8003638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800363c:	f383 8811 	msr	BASEPRI, r3
 8003640:	f3bf 8f6f 	isb	sy
 8003644:	f3bf 8f4f 	dsb	sy
 8003648:	613b      	str	r3, [r7, #16]
}
 800364a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800364c:	4b15      	ldr	r3, [pc, #84]	; (80036a4 <vTaskStartScheduler+0xcc>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3354      	adds	r3, #84	; 0x54
 8003652:	4a15      	ldr	r2, [pc, #84]	; (80036a8 <vTaskStartScheduler+0xd0>)
 8003654:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003656:	4b15      	ldr	r3, [pc, #84]	; (80036ac <vTaskStartScheduler+0xd4>)
 8003658:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800365c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800365e:	4b14      	ldr	r3, [pc, #80]	; (80036b0 <vTaskStartScheduler+0xd8>)
 8003660:	2201      	movs	r2, #1
 8003662:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003664:	4b13      	ldr	r3, [pc, #76]	; (80036b4 <vTaskStartScheduler+0xdc>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800366a:	f001 f9c9 	bl	8004a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800366e:	e00e      	b.n	800368e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003676:	d10a      	bne.n	800368e <vTaskStartScheduler+0xb6>
	__asm volatile
 8003678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367c:	f383 8811 	msr	BASEPRI, r3
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	60fb      	str	r3, [r7, #12]
}
 800368a:	bf00      	nop
 800368c:	e7fe      	b.n	800368c <vTaskStartScheduler+0xb4>
}
 800368e:	bf00      	nop
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	08005e94 	.word	0x08005e94
 800369c:	08003cdd 	.word	0x08003cdd
 80036a0:	20002d10 	.word	0x20002d10
 80036a4:	20002818 	.word	0x20002818
 80036a8:	20000010 	.word	0x20000010
 80036ac:	20002d0c 	.word	0x20002d0c
 80036b0:	20002cf8 	.word	0x20002cf8
 80036b4:	20002cf0 	.word	0x20002cf0

080036b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80036bc:	4b04      	ldr	r3, [pc, #16]	; (80036d0 <vTaskSuspendAll+0x18>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	3301      	adds	r3, #1
 80036c2:	4a03      	ldr	r2, [pc, #12]	; (80036d0 <vTaskSuspendAll+0x18>)
 80036c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80036c6:	bf00      	nop
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	20002d14 	.word	0x20002d14

080036d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80036e2:	4b42      	ldr	r3, [pc, #264]	; (80037ec <xTaskResumeAll+0x118>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <xTaskResumeAll+0x2c>
	__asm volatile
 80036ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ee:	f383 8811 	msr	BASEPRI, r3
 80036f2:	f3bf 8f6f 	isb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
 80036fa:	603b      	str	r3, [r7, #0]
}
 80036fc:	bf00      	nop
 80036fe:	e7fe      	b.n	80036fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003700:	f001 fa20 	bl	8004b44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003704:	4b39      	ldr	r3, [pc, #228]	; (80037ec <xTaskResumeAll+0x118>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	3b01      	subs	r3, #1
 800370a:	4a38      	ldr	r2, [pc, #224]	; (80037ec <xTaskResumeAll+0x118>)
 800370c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800370e:	4b37      	ldr	r3, [pc, #220]	; (80037ec <xTaskResumeAll+0x118>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d162      	bne.n	80037dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003716:	4b36      	ldr	r3, [pc, #216]	; (80037f0 <xTaskResumeAll+0x11c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d05e      	beq.n	80037dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800371e:	e02f      	b.n	8003780 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003720:	4b34      	ldr	r3, [pc, #208]	; (80037f4 <xTaskResumeAll+0x120>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	3318      	adds	r3, #24
 800372c:	4618      	mov	r0, r3
 800372e:	f7fe fe9b 	bl	8002468 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	3304      	adds	r3, #4
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe fe96 	bl	8002468 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003740:	4b2d      	ldr	r3, [pc, #180]	; (80037f8 <xTaskResumeAll+0x124>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d903      	bls.n	8003750 <xTaskResumeAll+0x7c>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374c:	4a2a      	ldr	r2, [pc, #168]	; (80037f8 <xTaskResumeAll+0x124>)
 800374e:	6013      	str	r3, [r2, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003754:	4613      	mov	r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	4413      	add	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4a27      	ldr	r2, [pc, #156]	; (80037fc <xTaskResumeAll+0x128>)
 800375e:	441a      	add	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	3304      	adds	r3, #4
 8003764:	4619      	mov	r1, r3
 8003766:	4610      	mov	r0, r2
 8003768:	f7fe fe21 	bl	80023ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003770:	4b23      	ldr	r3, [pc, #140]	; (8003800 <xTaskResumeAll+0x12c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003776:	429a      	cmp	r2, r3
 8003778:	d302      	bcc.n	8003780 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800377a:	4b22      	ldr	r3, [pc, #136]	; (8003804 <xTaskResumeAll+0x130>)
 800377c:	2201      	movs	r2, #1
 800377e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003780:	4b1c      	ldr	r3, [pc, #112]	; (80037f4 <xTaskResumeAll+0x120>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1cb      	bne.n	8003720 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800378e:	f000 fb5f 	bl	8003e50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003792:	4b1d      	ldr	r3, [pc, #116]	; (8003808 <xTaskResumeAll+0x134>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d010      	beq.n	80037c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800379e:	f000 f847 	bl	8003830 <xTaskIncrementTick>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d002      	beq.n	80037ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80037a8:	4b16      	ldr	r3, [pc, #88]	; (8003804 <xTaskResumeAll+0x130>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f1      	bne.n	800379e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80037ba:	4b13      	ldr	r3, [pc, #76]	; (8003808 <xTaskResumeAll+0x134>)
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80037c0:	4b10      	ldr	r3, [pc, #64]	; (8003804 <xTaskResumeAll+0x130>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d009      	beq.n	80037dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80037c8:	2301      	movs	r3, #1
 80037ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80037cc:	4b0f      	ldr	r3, [pc, #60]	; (800380c <xTaskResumeAll+0x138>)
 80037ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	f3bf 8f4f 	dsb	sy
 80037d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80037dc:	f001 f9e2 	bl	8004ba4 <vPortExitCritical>

	return xAlreadyYielded;
 80037e0:	68bb      	ldr	r3, [r7, #8]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20002d14 	.word	0x20002d14
 80037f0:	20002cec 	.word	0x20002cec
 80037f4:	20002cac 	.word	0x20002cac
 80037f8:	20002cf4 	.word	0x20002cf4
 80037fc:	2000281c 	.word	0x2000281c
 8003800:	20002818 	.word	0x20002818
 8003804:	20002d00 	.word	0x20002d00
 8003808:	20002cfc 	.word	0x20002cfc
 800380c:	e000ed04 	.word	0xe000ed04

08003810 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003816:	4b05      	ldr	r3, [pc, #20]	; (800382c <xTaskGetTickCount+0x1c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800381c:	687b      	ldr	r3, [r7, #4]
}
 800381e:	4618      	mov	r0, r3
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	20002cf0 	.word	0x20002cf0

08003830 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800383a:	4b4f      	ldr	r3, [pc, #316]	; (8003978 <xTaskIncrementTick+0x148>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	f040 808f 	bne.w	8003962 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003844:	4b4d      	ldr	r3, [pc, #308]	; (800397c <xTaskIncrementTick+0x14c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	3301      	adds	r3, #1
 800384a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800384c:	4a4b      	ldr	r2, [pc, #300]	; (800397c <xTaskIncrementTick+0x14c>)
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d120      	bne.n	800389a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003858:	4b49      	ldr	r3, [pc, #292]	; (8003980 <xTaskIncrementTick+0x150>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <xTaskIncrementTick+0x48>
	__asm volatile
 8003862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003866:	f383 8811 	msr	BASEPRI, r3
 800386a:	f3bf 8f6f 	isb	sy
 800386e:	f3bf 8f4f 	dsb	sy
 8003872:	603b      	str	r3, [r7, #0]
}
 8003874:	bf00      	nop
 8003876:	e7fe      	b.n	8003876 <xTaskIncrementTick+0x46>
 8003878:	4b41      	ldr	r3, [pc, #260]	; (8003980 <xTaskIncrementTick+0x150>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	4b41      	ldr	r3, [pc, #260]	; (8003984 <xTaskIncrementTick+0x154>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a3f      	ldr	r2, [pc, #252]	; (8003980 <xTaskIncrementTick+0x150>)
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	4a3f      	ldr	r2, [pc, #252]	; (8003984 <xTaskIncrementTick+0x154>)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6013      	str	r3, [r2, #0]
 800388c:	4b3e      	ldr	r3, [pc, #248]	; (8003988 <xTaskIncrementTick+0x158>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	3301      	adds	r3, #1
 8003892:	4a3d      	ldr	r2, [pc, #244]	; (8003988 <xTaskIncrementTick+0x158>)
 8003894:	6013      	str	r3, [r2, #0]
 8003896:	f000 fadb 	bl	8003e50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800389a:	4b3c      	ldr	r3, [pc, #240]	; (800398c <xTaskIncrementTick+0x15c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d349      	bcc.n	8003938 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038a4:	4b36      	ldr	r3, [pc, #216]	; (8003980 <xTaskIncrementTick+0x150>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d104      	bne.n	80038b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ae:	4b37      	ldr	r3, [pc, #220]	; (800398c <xTaskIncrementTick+0x15c>)
 80038b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038b4:	601a      	str	r2, [r3, #0]
					break;
 80038b6:	e03f      	b.n	8003938 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038b8:	4b31      	ldr	r3, [pc, #196]	; (8003980 <xTaskIncrementTick+0x150>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d203      	bcs.n	80038d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80038d0:	4a2e      	ldr	r2, [pc, #184]	; (800398c <xTaskIncrementTick+0x15c>)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80038d6:	e02f      	b.n	8003938 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	3304      	adds	r3, #4
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fe fdc3 	bl	8002468 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d004      	beq.n	80038f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	3318      	adds	r3, #24
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fe fdba 	bl	8002468 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f8:	4b25      	ldr	r3, [pc, #148]	; (8003990 <xTaskIncrementTick+0x160>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d903      	bls.n	8003908 <xTaskIncrementTick+0xd8>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	4a22      	ldr	r2, [pc, #136]	; (8003990 <xTaskIncrementTick+0x160>)
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4a1f      	ldr	r2, [pc, #124]	; (8003994 <xTaskIncrementTick+0x164>)
 8003916:	441a      	add	r2, r3
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	3304      	adds	r3, #4
 800391c:	4619      	mov	r1, r3
 800391e:	4610      	mov	r0, r2
 8003920:	f7fe fd45 	bl	80023ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003928:	4b1b      	ldr	r3, [pc, #108]	; (8003998 <xTaskIncrementTick+0x168>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392e:	429a      	cmp	r2, r3
 8003930:	d3b8      	bcc.n	80038a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003932:	2301      	movs	r3, #1
 8003934:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003936:	e7b5      	b.n	80038a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003938:	4b17      	ldr	r3, [pc, #92]	; (8003998 <xTaskIncrementTick+0x168>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800393e:	4915      	ldr	r1, [pc, #84]	; (8003994 <xTaskIncrementTick+0x164>)
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d901      	bls.n	8003954 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003950:	2301      	movs	r3, #1
 8003952:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003954:	4b11      	ldr	r3, [pc, #68]	; (800399c <xTaskIncrementTick+0x16c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800395c:	2301      	movs	r3, #1
 800395e:	617b      	str	r3, [r7, #20]
 8003960:	e004      	b.n	800396c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003962:	4b0f      	ldr	r3, [pc, #60]	; (80039a0 <xTaskIncrementTick+0x170>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	3301      	adds	r3, #1
 8003968:	4a0d      	ldr	r2, [pc, #52]	; (80039a0 <xTaskIncrementTick+0x170>)
 800396a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800396c:	697b      	ldr	r3, [r7, #20]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3718      	adds	r7, #24
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	20002d14 	.word	0x20002d14
 800397c:	20002cf0 	.word	0x20002cf0
 8003980:	20002ca4 	.word	0x20002ca4
 8003984:	20002ca8 	.word	0x20002ca8
 8003988:	20002d04 	.word	0x20002d04
 800398c:	20002d0c 	.word	0x20002d0c
 8003990:	20002cf4 	.word	0x20002cf4
 8003994:	2000281c 	.word	0x2000281c
 8003998:	20002818 	.word	0x20002818
 800399c:	20002d00 	.word	0x20002d00
 80039a0:	20002cfc 	.word	0x20002cfc

080039a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80039aa:	4b2a      	ldr	r3, [pc, #168]	; (8003a54 <vTaskSwitchContext+0xb0>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80039b2:	4b29      	ldr	r3, [pc, #164]	; (8003a58 <vTaskSwitchContext+0xb4>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80039b8:	e046      	b.n	8003a48 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80039ba:	4b27      	ldr	r3, [pc, #156]	; (8003a58 <vTaskSwitchContext+0xb4>)
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039c0:	4b26      	ldr	r3, [pc, #152]	; (8003a5c <vTaskSwitchContext+0xb8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	e010      	b.n	80039ea <vTaskSwitchContext+0x46>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10a      	bne.n	80039e4 <vTaskSwitchContext+0x40>
	__asm volatile
 80039ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	607b      	str	r3, [r7, #4]
}
 80039e0:	bf00      	nop
 80039e2:	e7fe      	b.n	80039e2 <vTaskSwitchContext+0x3e>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	60fb      	str	r3, [r7, #12]
 80039ea:	491d      	ldr	r1, [pc, #116]	; (8003a60 <vTaskSwitchContext+0xbc>)
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0e4      	beq.n	80039c8 <vTaskSwitchContext+0x24>
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	4a15      	ldr	r2, [pc, #84]	; (8003a60 <vTaskSwitchContext+0xbc>)
 8003a0a:	4413      	add	r3, r2
 8003a0c:	60bb      	str	r3, [r7, #8]
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	605a      	str	r2, [r3, #4]
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	3308      	adds	r3, #8
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d104      	bne.n	8003a2e <vTaskSwitchContext+0x8a>
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	605a      	str	r2, [r3, #4]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	4a0b      	ldr	r2, [pc, #44]	; (8003a64 <vTaskSwitchContext+0xc0>)
 8003a36:	6013      	str	r3, [r2, #0]
 8003a38:	4a08      	ldr	r2, [pc, #32]	; (8003a5c <vTaskSwitchContext+0xb8>)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a3e:	4b09      	ldr	r3, [pc, #36]	; (8003a64 <vTaskSwitchContext+0xc0>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	3354      	adds	r3, #84	; 0x54
 8003a44:	4a08      	ldr	r2, [pc, #32]	; (8003a68 <vTaskSwitchContext+0xc4>)
 8003a46:	6013      	str	r3, [r2, #0]
}
 8003a48:	bf00      	nop
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	20002d14 	.word	0x20002d14
 8003a58:	20002d00 	.word	0x20002d00
 8003a5c:	20002cf4 	.word	0x20002cf4
 8003a60:	2000281c 	.word	0x2000281c
 8003a64:	20002818 	.word	0x20002818
 8003a68:	20000010 	.word	0x20000010

08003a6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10a      	bne.n	8003a92 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a80:	f383 8811 	msr	BASEPRI, r3
 8003a84:	f3bf 8f6f 	isb	sy
 8003a88:	f3bf 8f4f 	dsb	sy
 8003a8c:	60fb      	str	r3, [r7, #12]
}
 8003a8e:	bf00      	nop
 8003a90:	e7fe      	b.n	8003a90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a92:	4b07      	ldr	r3, [pc, #28]	; (8003ab0 <vTaskPlaceOnEventList+0x44>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	3318      	adds	r3, #24
 8003a98:	4619      	mov	r1, r3
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fe fcab 	bl	80023f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	6838      	ldr	r0, [r7, #0]
 8003aa4:	f000 fb7e 	bl	80041a4 <prvAddCurrentTaskToDelayedList>
}
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20002818 	.word	0x20002818

08003ab4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10a      	bne.n	8003adc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aca:	f383 8811 	msr	BASEPRI, r3
 8003ace:	f3bf 8f6f 	isb	sy
 8003ad2:	f3bf 8f4f 	dsb	sy
 8003ad6:	617b      	str	r3, [r7, #20]
}
 8003ad8:	bf00      	nop
 8003ada:	e7fe      	b.n	8003ada <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003adc:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <vTaskPlaceOnEventListRestricted+0x54>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3318      	adds	r3, #24
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f7fe fc62 	bl	80023ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d002      	beq.n	8003af6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003af0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003af4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	68b8      	ldr	r0, [r7, #8]
 8003afa:	f000 fb53 	bl	80041a4 <prvAddCurrentTaskToDelayedList>
	}
 8003afe:	bf00      	nop
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	20002818 	.word	0x20002818

08003b0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10a      	bne.n	8003b38 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b26:	f383 8811 	msr	BASEPRI, r3
 8003b2a:	f3bf 8f6f 	isb	sy
 8003b2e:	f3bf 8f4f 	dsb	sy
 8003b32:	60fb      	str	r3, [r7, #12]
}
 8003b34:	bf00      	nop
 8003b36:	e7fe      	b.n	8003b36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	3318      	adds	r3, #24
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fe fc93 	bl	8002468 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b42:	4b1e      	ldr	r3, [pc, #120]	; (8003bbc <xTaskRemoveFromEventList+0xb0>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d11d      	bne.n	8003b86 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	3304      	adds	r3, #4
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fc8a 	bl	8002468 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b58:	4b19      	ldr	r3, [pc, #100]	; (8003bc0 <xTaskRemoveFromEventList+0xb4>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d903      	bls.n	8003b68 <xTaskRemoveFromEventList+0x5c>
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b64:	4a16      	ldr	r2, [pc, #88]	; (8003bc0 <xTaskRemoveFromEventList+0xb4>)
 8003b66:	6013      	str	r3, [r2, #0]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	4a13      	ldr	r2, [pc, #76]	; (8003bc4 <xTaskRemoveFromEventList+0xb8>)
 8003b76:	441a      	add	r2, r3
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f7fe fc15 	bl	80023ae <vListInsertEnd>
 8003b84:	e005      	b.n	8003b92 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	3318      	adds	r3, #24
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	480e      	ldr	r0, [pc, #56]	; (8003bc8 <xTaskRemoveFromEventList+0xbc>)
 8003b8e:	f7fe fc0e 	bl	80023ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b96:	4b0d      	ldr	r3, [pc, #52]	; (8003bcc <xTaskRemoveFromEventList+0xc0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d905      	bls.n	8003bac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <xTaskRemoveFromEventList+0xc4>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	e001      	b.n	8003bb0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003bb0:	697b      	ldr	r3, [r7, #20]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3718      	adds	r7, #24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20002d14 	.word	0x20002d14
 8003bc0:	20002cf4 	.word	0x20002cf4
 8003bc4:	2000281c 	.word	0x2000281c
 8003bc8:	20002cac 	.word	0x20002cac
 8003bcc:	20002818 	.word	0x20002818
 8003bd0:	20002d00 	.word	0x20002d00

08003bd4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003bdc:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <vTaskInternalSetTimeOutState+0x24>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003be4:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <vTaskInternalSetTimeOutState+0x28>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	605a      	str	r2, [r3, #4]
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	20002d04 	.word	0x20002d04
 8003bfc:	20002cf0 	.word	0x20002cf0

08003c00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10a      	bne.n	8003c26 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c14:	f383 8811 	msr	BASEPRI, r3
 8003c18:	f3bf 8f6f 	isb	sy
 8003c1c:	f3bf 8f4f 	dsb	sy
 8003c20:	613b      	str	r3, [r7, #16]
}
 8003c22:	bf00      	nop
 8003c24:	e7fe      	b.n	8003c24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10a      	bne.n	8003c42 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c30:	f383 8811 	msr	BASEPRI, r3
 8003c34:	f3bf 8f6f 	isb	sy
 8003c38:	f3bf 8f4f 	dsb	sy
 8003c3c:	60fb      	str	r3, [r7, #12]
}
 8003c3e:	bf00      	nop
 8003c40:	e7fe      	b.n	8003c40 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003c42:	f000 ff7f 	bl	8004b44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c46:	4b1d      	ldr	r3, [pc, #116]	; (8003cbc <xTaskCheckForTimeOut+0xbc>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c5e:	d102      	bne.n	8003c66 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c60:	2300      	movs	r3, #0
 8003c62:	61fb      	str	r3, [r7, #28]
 8003c64:	e023      	b.n	8003cae <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	4b15      	ldr	r3, [pc, #84]	; (8003cc0 <xTaskCheckForTimeOut+0xc0>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d007      	beq.n	8003c82 <xTaskCheckForTimeOut+0x82>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d302      	bcc.n	8003c82 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	61fb      	str	r3, [r7, #28]
 8003c80:	e015      	b.n	8003cae <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d20b      	bcs.n	8003ca4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	1ad2      	subs	r2, r2, r3
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f7ff ff9b 	bl	8003bd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	e004      	b.n	8003cae <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003caa:	2301      	movs	r3, #1
 8003cac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003cae:	f000 ff79 	bl	8004ba4 <vPortExitCritical>

	return xReturn;
 8003cb2:	69fb      	ldr	r3, [r7, #28]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3720      	adds	r7, #32
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	20002cf0 	.word	0x20002cf0
 8003cc0:	20002d04 	.word	0x20002d04

08003cc4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <vTaskMissedYield+0x14>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]
}
 8003cce:	bf00      	nop
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	20002d00 	.word	0x20002d00

08003cdc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ce4:	f000 f852 	bl	8003d8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ce8:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <prvIdleTask+0x28>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d9f9      	bls.n	8003ce4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003cf0:	4b05      	ldr	r3, [pc, #20]	; (8003d08 <prvIdleTask+0x2c>)
 8003cf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	f3bf 8f4f 	dsb	sy
 8003cfc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d00:	e7f0      	b.n	8003ce4 <prvIdleTask+0x8>
 8003d02:	bf00      	nop
 8003d04:	2000281c 	.word	0x2000281c
 8003d08:	e000ed04 	.word	0xe000ed04

08003d0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d12:	2300      	movs	r3, #0
 8003d14:	607b      	str	r3, [r7, #4]
 8003d16:	e00c      	b.n	8003d32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4a12      	ldr	r2, [pc, #72]	; (8003d6c <prvInitialiseTaskLists+0x60>)
 8003d24:	4413      	add	r3, r2
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fe fb14 	bl	8002354 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	607b      	str	r3, [r7, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b37      	cmp	r3, #55	; 0x37
 8003d36:	d9ef      	bls.n	8003d18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d38:	480d      	ldr	r0, [pc, #52]	; (8003d70 <prvInitialiseTaskLists+0x64>)
 8003d3a:	f7fe fb0b 	bl	8002354 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d3e:	480d      	ldr	r0, [pc, #52]	; (8003d74 <prvInitialiseTaskLists+0x68>)
 8003d40:	f7fe fb08 	bl	8002354 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d44:	480c      	ldr	r0, [pc, #48]	; (8003d78 <prvInitialiseTaskLists+0x6c>)
 8003d46:	f7fe fb05 	bl	8002354 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d4a:	480c      	ldr	r0, [pc, #48]	; (8003d7c <prvInitialiseTaskLists+0x70>)
 8003d4c:	f7fe fb02 	bl	8002354 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d50:	480b      	ldr	r0, [pc, #44]	; (8003d80 <prvInitialiseTaskLists+0x74>)
 8003d52:	f7fe faff 	bl	8002354 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d56:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <prvInitialiseTaskLists+0x78>)
 8003d58:	4a05      	ldr	r2, [pc, #20]	; (8003d70 <prvInitialiseTaskLists+0x64>)
 8003d5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d5c:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <prvInitialiseTaskLists+0x7c>)
 8003d5e:	4a05      	ldr	r2, [pc, #20]	; (8003d74 <prvInitialiseTaskLists+0x68>)
 8003d60:	601a      	str	r2, [r3, #0]
}
 8003d62:	bf00      	nop
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	2000281c 	.word	0x2000281c
 8003d70:	20002c7c 	.word	0x20002c7c
 8003d74:	20002c90 	.word	0x20002c90
 8003d78:	20002cac 	.word	0x20002cac
 8003d7c:	20002cc0 	.word	0x20002cc0
 8003d80:	20002cd8 	.word	0x20002cd8
 8003d84:	20002ca4 	.word	0x20002ca4
 8003d88:	20002ca8 	.word	0x20002ca8

08003d8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d92:	e019      	b.n	8003dc8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003d94:	f000 fed6 	bl	8004b44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d98:	4b10      	ldr	r3, [pc, #64]	; (8003ddc <prvCheckTasksWaitingTermination+0x50>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3304      	adds	r3, #4
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fe fb5f 	bl	8002468 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003daa:	4b0d      	ldr	r3, [pc, #52]	; (8003de0 <prvCheckTasksWaitingTermination+0x54>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	4a0b      	ldr	r2, [pc, #44]	; (8003de0 <prvCheckTasksWaitingTermination+0x54>)
 8003db2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003db4:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <prvCheckTasksWaitingTermination+0x58>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	4a0a      	ldr	r2, [pc, #40]	; (8003de4 <prvCheckTasksWaitingTermination+0x58>)
 8003dbc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003dbe:	f000 fef1 	bl	8004ba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f810 	bl	8003de8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003dc8:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <prvCheckTasksWaitingTermination+0x58>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e1      	bne.n	8003d94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20002cc0 	.word	0x20002cc0
 8003de0:	20002cec 	.word	0x20002cec
 8003de4:	20002cd4 	.word	0x20002cd4

08003de8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3354      	adds	r3, #84	; 0x54
 8003df4:	4618      	mov	r0, r3
 8003df6:	f001 ff31 	bl	8005c5c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d108      	bne.n	8003e16 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f001 f889 	bl	8004f20 <vPortFree>
				vPortFree( pxTCB );
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f001 f886 	bl	8004f20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e14:	e018      	b.n	8003e48 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d103      	bne.n	8003e28 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f001 f87d 	bl	8004f20 <vPortFree>
	}
 8003e26:	e00f      	b.n	8003e48 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d00a      	beq.n	8003e48 <prvDeleteTCB+0x60>
	__asm volatile
 8003e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e36:	f383 8811 	msr	BASEPRI, r3
 8003e3a:	f3bf 8f6f 	isb	sy
 8003e3e:	f3bf 8f4f 	dsb	sy
 8003e42:	60fb      	str	r3, [r7, #12]
}
 8003e44:	bf00      	nop
 8003e46:	e7fe      	b.n	8003e46 <prvDeleteTCB+0x5e>
	}
 8003e48:	bf00      	nop
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e56:	4b0c      	ldr	r3, [pc, #48]	; (8003e88 <prvResetNextTaskUnblockTime+0x38>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d104      	bne.n	8003e6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e60:	4b0a      	ldr	r3, [pc, #40]	; (8003e8c <prvResetNextTaskUnblockTime+0x3c>)
 8003e62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e68:	e008      	b.n	8003e7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e6a:	4b07      	ldr	r3, [pc, #28]	; (8003e88 <prvResetNextTaskUnblockTime+0x38>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	4a04      	ldr	r2, [pc, #16]	; (8003e8c <prvResetNextTaskUnblockTime+0x3c>)
 8003e7a:	6013      	str	r3, [r2, #0]
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	20002ca4 	.word	0x20002ca4
 8003e8c:	20002d0c 	.word	0x20002d0c

08003e90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003e96:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <xTaskGetSchedulerState+0x34>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d102      	bne.n	8003ea4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	607b      	str	r3, [r7, #4]
 8003ea2:	e008      	b.n	8003eb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ea4:	4b08      	ldr	r3, [pc, #32]	; (8003ec8 <xTaskGetSchedulerState+0x38>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003eac:	2302      	movs	r3, #2
 8003eae:	607b      	str	r3, [r7, #4]
 8003eb0:	e001      	b.n	8003eb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003eb6:	687b      	ldr	r3, [r7, #4]
	}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	20002cf8 	.word	0x20002cf8
 8003ec8:	20002d14 	.word	0x20002d14

08003ecc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d051      	beq.n	8003f86 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee6:	4b2a      	ldr	r3, [pc, #168]	; (8003f90 <xTaskPriorityInherit+0xc4>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d241      	bcs.n	8003f74 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	db06      	blt.n	8003f06 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ef8:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <xTaskPriorityInherit+0xc4>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	6959      	ldr	r1, [r3, #20]
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f0e:	4613      	mov	r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	4413      	add	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4a1f      	ldr	r2, [pc, #124]	; (8003f94 <xTaskPriorityInherit+0xc8>)
 8003f18:	4413      	add	r3, r2
 8003f1a:	4299      	cmp	r1, r3
 8003f1c:	d122      	bne.n	8003f64 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	3304      	adds	r3, #4
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fe faa0 	bl	8002468 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003f28:	4b19      	ldr	r3, [pc, #100]	; (8003f90 <xTaskPriorityInherit+0xc4>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f36:	4b18      	ldr	r3, [pc, #96]	; (8003f98 <xTaskPriorityInherit+0xcc>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d903      	bls.n	8003f46 <xTaskPriorityInherit+0x7a>
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f42:	4a15      	ldr	r2, [pc, #84]	; (8003f98 <xTaskPriorityInherit+0xcc>)
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	4413      	add	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	4a10      	ldr	r2, [pc, #64]	; (8003f94 <xTaskPriorityInherit+0xc8>)
 8003f54:	441a      	add	r2, r3
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	f7fe fa26 	bl	80023ae <vListInsertEnd>
 8003f62:	e004      	b.n	8003f6e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003f64:	4b0a      	ldr	r3, [pc, #40]	; (8003f90 <xTaskPriorityInherit+0xc4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	e008      	b.n	8003f86 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f78:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <xTaskPriorityInherit+0xc4>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d201      	bcs.n	8003f86 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8003f82:	2301      	movs	r3, #1
 8003f84:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f86:	68fb      	ldr	r3, [r7, #12]
	}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	20002818 	.word	0x20002818
 8003f94:	2000281c 	.word	0x2000281c
 8003f98:	20002cf4 	.word	0x20002cf4

08003f9c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d056      	beq.n	8004060 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003fb2:	4b2e      	ldr	r3, [pc, #184]	; (800406c <xTaskPriorityDisinherit+0xd0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d00a      	beq.n	8003fd2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc0:	f383 8811 	msr	BASEPRI, r3
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	60fb      	str	r3, [r7, #12]
}
 8003fce:	bf00      	nop
 8003fd0:	e7fe      	b.n	8003fd0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10a      	bne.n	8003ff0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	60bb      	str	r3, [r7, #8]
}
 8003fec:	bf00      	nop
 8003fee:	e7fe      	b.n	8003fee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff4:	1e5a      	subs	r2, r3, #1
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004002:	429a      	cmp	r2, r3
 8004004:	d02c      	beq.n	8004060 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800400a:	2b00      	cmp	r3, #0
 800400c:	d128      	bne.n	8004060 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	3304      	adds	r3, #4
 8004012:	4618      	mov	r0, r3
 8004014:	f7fe fa28 	bl	8002468 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004024:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004030:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <xTaskPriorityDisinherit+0xd4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	429a      	cmp	r2, r3
 8004036:	d903      	bls.n	8004040 <xTaskPriorityDisinherit+0xa4>
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403c:	4a0c      	ldr	r2, [pc, #48]	; (8004070 <xTaskPriorityDisinherit+0xd4>)
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4a09      	ldr	r2, [pc, #36]	; (8004074 <xTaskPriorityDisinherit+0xd8>)
 800404e:	441a      	add	r2, r3
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	3304      	adds	r3, #4
 8004054:	4619      	mov	r1, r3
 8004056:	4610      	mov	r0, r2
 8004058:	f7fe f9a9 	bl	80023ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800405c:	2301      	movs	r3, #1
 800405e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004060:	697b      	ldr	r3, [r7, #20]
	}
 8004062:	4618      	mov	r0, r3
 8004064:	3718      	adds	r7, #24
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	20002818 	.word	0x20002818
 8004070:	20002cf4 	.word	0x20002cf4
 8004074:	2000281c 	.word	0x2000281c

08004078 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004086:	2301      	movs	r3, #1
 8004088:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d06a      	beq.n	8004166 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10a      	bne.n	80040ae <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409c:	f383 8811 	msr	BASEPRI, r3
 80040a0:	f3bf 8f6f 	isb	sy
 80040a4:	f3bf 8f4f 	dsb	sy
 80040a8:	60fb      	str	r3, [r7, #12]
}
 80040aa:	bf00      	nop
 80040ac:	e7fe      	b.n	80040ac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d902      	bls.n	80040be <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	61fb      	str	r3, [r7, #28]
 80040bc:	e002      	b.n	80040c4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c8:	69fa      	ldr	r2, [r7, #28]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d04b      	beq.n	8004166 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d146      	bne.n	8004166 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80040d8:	4b25      	ldr	r3, [pc, #148]	; (8004170 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d10a      	bne.n	80040f8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80040e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e6:	f383 8811 	msr	BASEPRI, r3
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	60bb      	str	r3, [r7, #8]
}
 80040f4:	bf00      	nop
 80040f6:	e7fe      	b.n	80040f6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	69fa      	ldr	r2, [r7, #28]
 8004102:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	2b00      	cmp	r3, #0
 800410a:	db04      	blt.n	8004116 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	6959      	ldr	r1, [r3, #20]
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4a13      	ldr	r2, [pc, #76]	; (8004174 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004126:	4413      	add	r3, r2
 8004128:	4299      	cmp	r1, r3
 800412a:	d11c      	bne.n	8004166 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	3304      	adds	r3, #4
 8004130:	4618      	mov	r0, r3
 8004132:	f7fe f999 	bl	8002468 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800413a:	4b0f      	ldr	r3, [pc, #60]	; (8004178 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	429a      	cmp	r2, r3
 8004140:	d903      	bls.n	800414a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004146:	4a0c      	ldr	r2, [pc, #48]	; (8004178 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800414e:	4613      	mov	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	4413      	add	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4a07      	ldr	r2, [pc, #28]	; (8004174 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004158:	441a      	add	r2, r3
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	3304      	adds	r3, #4
 800415e:	4619      	mov	r1, r3
 8004160:	4610      	mov	r0, r2
 8004162:	f7fe f924 	bl	80023ae <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004166:	bf00      	nop
 8004168:	3720      	adds	r7, #32
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20002818 	.word	0x20002818
 8004174:	2000281c 	.word	0x2000281c
 8004178:	20002cf4 	.word	0x20002cf4

0800417c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004180:	4b07      	ldr	r3, [pc, #28]	; (80041a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d004      	beq.n	8004192 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004188:	4b05      	ldr	r3, [pc, #20]	; (80041a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800418e:	3201      	adds	r2, #1
 8004190:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004192:	4b03      	ldr	r3, [pc, #12]	; (80041a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8004194:	681b      	ldr	r3, [r3, #0]
	}
 8004196:	4618      	mov	r0, r3
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	20002818 	.word	0x20002818

080041a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80041ae:	4b21      	ldr	r3, [pc, #132]	; (8004234 <prvAddCurrentTaskToDelayedList+0x90>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041b4:	4b20      	ldr	r3, [pc, #128]	; (8004238 <prvAddCurrentTaskToDelayedList+0x94>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3304      	adds	r3, #4
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fe f954 	bl	8002468 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041c6:	d10a      	bne.n	80041de <prvAddCurrentTaskToDelayedList+0x3a>
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d007      	beq.n	80041de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041ce:	4b1a      	ldr	r3, [pc, #104]	; (8004238 <prvAddCurrentTaskToDelayedList+0x94>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	3304      	adds	r3, #4
 80041d4:	4619      	mov	r1, r3
 80041d6:	4819      	ldr	r0, [pc, #100]	; (800423c <prvAddCurrentTaskToDelayedList+0x98>)
 80041d8:	f7fe f8e9 	bl	80023ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80041dc:	e026      	b.n	800422c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4413      	add	r3, r2
 80041e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80041e6:	4b14      	ldr	r3, [pc, #80]	; (8004238 <prvAddCurrentTaskToDelayedList+0x94>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68ba      	ldr	r2, [r7, #8]
 80041ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d209      	bcs.n	800420a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041f6:	4b12      	ldr	r3, [pc, #72]	; (8004240 <prvAddCurrentTaskToDelayedList+0x9c>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	4b0f      	ldr	r3, [pc, #60]	; (8004238 <prvAddCurrentTaskToDelayedList+0x94>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3304      	adds	r3, #4
 8004200:	4619      	mov	r1, r3
 8004202:	4610      	mov	r0, r2
 8004204:	f7fe f8f7 	bl	80023f6 <vListInsert>
}
 8004208:	e010      	b.n	800422c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800420a:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <prvAddCurrentTaskToDelayedList+0xa0>)
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <prvAddCurrentTaskToDelayedList+0x94>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	3304      	adds	r3, #4
 8004214:	4619      	mov	r1, r3
 8004216:	4610      	mov	r0, r2
 8004218:	f7fe f8ed 	bl	80023f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800421c:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <prvAddCurrentTaskToDelayedList+0xa4>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	429a      	cmp	r2, r3
 8004224:	d202      	bcs.n	800422c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004226:	4a08      	ldr	r2, [pc, #32]	; (8004248 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	6013      	str	r3, [r2, #0]
}
 800422c:	bf00      	nop
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	20002cf0 	.word	0x20002cf0
 8004238:	20002818 	.word	0x20002818
 800423c:	20002cd8 	.word	0x20002cd8
 8004240:	20002ca8 	.word	0x20002ca8
 8004244:	20002ca4 	.word	0x20002ca4
 8004248:	20002d0c 	.word	0x20002d0c

0800424c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08a      	sub	sp, #40	; 0x28
 8004250:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004256:	f000 fb07 	bl	8004868 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800425a:	4b1c      	ldr	r3, [pc, #112]	; (80042cc <xTimerCreateTimerTask+0x80>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d021      	beq.n	80042a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004266:	2300      	movs	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800426a:	1d3a      	adds	r2, r7, #4
 800426c:	f107 0108 	add.w	r1, r7, #8
 8004270:	f107 030c 	add.w	r3, r7, #12
 8004274:	4618      	mov	r0, r3
 8004276:	f7fe f853 	bl	8002320 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	9202      	str	r2, [sp, #8]
 8004282:	9301      	str	r3, [sp, #4]
 8004284:	2302      	movs	r3, #2
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	2300      	movs	r3, #0
 800428a:	460a      	mov	r2, r1
 800428c:	4910      	ldr	r1, [pc, #64]	; (80042d0 <xTimerCreateTimerTask+0x84>)
 800428e:	4811      	ldr	r0, [pc, #68]	; (80042d4 <xTimerCreateTimerTask+0x88>)
 8004290:	f7fe ffea 	bl	8003268 <xTaskCreateStatic>
 8004294:	4603      	mov	r3, r0
 8004296:	4a10      	ldr	r2, [pc, #64]	; (80042d8 <xTimerCreateTimerTask+0x8c>)
 8004298:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800429a:	4b0f      	ldr	r3, [pc, #60]	; (80042d8 <xTimerCreateTimerTask+0x8c>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80042a2:	2301      	movs	r3, #1
 80042a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10a      	bne.n	80042c2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80042ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b0:	f383 8811 	msr	BASEPRI, r3
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	613b      	str	r3, [r7, #16]
}
 80042be:	bf00      	nop
 80042c0:	e7fe      	b.n	80042c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80042c2:	697b      	ldr	r3, [r7, #20]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3718      	adds	r7, #24
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	20002d48 	.word	0x20002d48
 80042d0:	08005e9c 	.word	0x08005e9c
 80042d4:	08004411 	.word	0x08004411
 80042d8:	20002d4c 	.word	0x20002d4c

080042dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08a      	sub	sp, #40	; 0x28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
 80042e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10a      	bne.n	800430a <xTimerGenericCommand+0x2e>
	__asm volatile
 80042f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f8:	f383 8811 	msr	BASEPRI, r3
 80042fc:	f3bf 8f6f 	isb	sy
 8004300:	f3bf 8f4f 	dsb	sy
 8004304:	623b      	str	r3, [r7, #32]
}
 8004306:	bf00      	nop
 8004308:	e7fe      	b.n	8004308 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800430a:	4b1a      	ldr	r3, [pc, #104]	; (8004374 <xTimerGenericCommand+0x98>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d02a      	beq.n	8004368 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2b05      	cmp	r3, #5
 8004322:	dc18      	bgt.n	8004356 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004324:	f7ff fdb4 	bl	8003e90 <xTaskGetSchedulerState>
 8004328:	4603      	mov	r3, r0
 800432a:	2b02      	cmp	r3, #2
 800432c:	d109      	bne.n	8004342 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800432e:	4b11      	ldr	r3, [pc, #68]	; (8004374 <xTimerGenericCommand+0x98>)
 8004330:	6818      	ldr	r0, [r3, #0]
 8004332:	f107 0110 	add.w	r1, r7, #16
 8004336:	2300      	movs	r3, #0
 8004338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800433a:	f7fe f9fd 	bl	8002738 <xQueueGenericSend>
 800433e:	6278      	str	r0, [r7, #36]	; 0x24
 8004340:	e012      	b.n	8004368 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004342:	4b0c      	ldr	r3, [pc, #48]	; (8004374 <xTimerGenericCommand+0x98>)
 8004344:	6818      	ldr	r0, [r3, #0]
 8004346:	f107 0110 	add.w	r1, r7, #16
 800434a:	2300      	movs	r3, #0
 800434c:	2200      	movs	r2, #0
 800434e:	f7fe f9f3 	bl	8002738 <xQueueGenericSend>
 8004352:	6278      	str	r0, [r7, #36]	; 0x24
 8004354:	e008      	b.n	8004368 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004356:	4b07      	ldr	r3, [pc, #28]	; (8004374 <xTimerGenericCommand+0x98>)
 8004358:	6818      	ldr	r0, [r3, #0]
 800435a:	f107 0110 	add.w	r1, r7, #16
 800435e:	2300      	movs	r3, #0
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	f7fe fae7 	bl	8002934 <xQueueGenericSendFromISR>
 8004366:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800436a:	4618      	mov	r0, r3
 800436c:	3728      	adds	r7, #40	; 0x28
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20002d48 	.word	0x20002d48

08004378 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af02      	add	r7, sp, #8
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004382:	4b22      	ldr	r3, [pc, #136]	; (800440c <prvProcessExpiredTimer+0x94>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	3304      	adds	r3, #4
 8004390:	4618      	mov	r0, r3
 8004392:	f7fe f869 	bl	8002468 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d022      	beq.n	80043ea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	699a      	ldr	r2, [r3, #24]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	18d1      	adds	r1, r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	6978      	ldr	r0, [r7, #20]
 80043b2:	f000 f8d1 	bl	8004558 <prvInsertTimerInActiveList>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01f      	beq.n	80043fc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80043bc:	2300      	movs	r3, #0
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	2300      	movs	r3, #0
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	2100      	movs	r1, #0
 80043c6:	6978      	ldr	r0, [r7, #20]
 80043c8:	f7ff ff88 	bl	80042dc <xTimerGenericCommand>
 80043cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d113      	bne.n	80043fc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	60fb      	str	r3, [r7, #12]
}
 80043e6:	bf00      	nop
 80043e8:	e7fe      	b.n	80043e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043f0:	f023 0301 	bic.w	r3, r3, #1
 80043f4:	b2da      	uxtb	r2, r3
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	6978      	ldr	r0, [r7, #20]
 8004402:	4798      	blx	r3
}
 8004404:	bf00      	nop
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	20002d40 	.word	0x20002d40

08004410 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004418:	f107 0308 	add.w	r3, r7, #8
 800441c:	4618      	mov	r0, r3
 800441e:	f000 f857 	bl	80044d0 <prvGetNextExpireTime>
 8004422:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	4619      	mov	r1, r3
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 f803 	bl	8004434 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800442e:	f000 f8d5 	bl	80045dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004432:	e7f1      	b.n	8004418 <prvTimerTask+0x8>

08004434 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800443e:	f7ff f93b 	bl	80036b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004442:	f107 0308 	add.w	r3, r7, #8
 8004446:	4618      	mov	r0, r3
 8004448:	f000 f866 	bl	8004518 <prvSampleTimeNow>
 800444c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d130      	bne.n	80044b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10a      	bne.n	8004470 <prvProcessTimerOrBlockTask+0x3c>
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	429a      	cmp	r2, r3
 8004460:	d806      	bhi.n	8004470 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004462:	f7ff f937 	bl	80036d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004466:	68f9      	ldr	r1, [r7, #12]
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f7ff ff85 	bl	8004378 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800446e:	e024      	b.n	80044ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d008      	beq.n	8004488 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004476:	4b13      	ldr	r3, [pc, #76]	; (80044c4 <prvProcessTimerOrBlockTask+0x90>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <prvProcessTimerOrBlockTask+0x50>
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <prvProcessTimerOrBlockTask+0x52>
 8004484:	2300      	movs	r3, #0
 8004486:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004488:	4b0f      	ldr	r3, [pc, #60]	; (80044c8 <prvProcessTimerOrBlockTask+0x94>)
 800448a:	6818      	ldr	r0, [r3, #0]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	4619      	mov	r1, r3
 8004496:	f7fe feb3 	bl	8003200 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800449a:	f7ff f91b 	bl	80036d4 <xTaskResumeAll>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10a      	bne.n	80044ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80044a4:	4b09      	ldr	r3, [pc, #36]	; (80044cc <prvProcessTimerOrBlockTask+0x98>)
 80044a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044aa:	601a      	str	r2, [r3, #0]
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	f3bf 8f6f 	isb	sy
}
 80044b4:	e001      	b.n	80044ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80044b6:	f7ff f90d 	bl	80036d4 <xTaskResumeAll>
}
 80044ba:	bf00      	nop
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	20002d44 	.word	0x20002d44
 80044c8:	20002d48 	.word	0x20002d48
 80044cc:	e000ed04 	.word	0xe000ed04

080044d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80044d8:	4b0e      	ldr	r3, [pc, #56]	; (8004514 <prvGetNextExpireTime+0x44>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <prvGetNextExpireTime+0x16>
 80044e2:	2201      	movs	r2, #1
 80044e4:	e000      	b.n	80044e8 <prvGetNextExpireTime+0x18>
 80044e6:	2200      	movs	r2, #0
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d105      	bne.n	8004500 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044f4:	4b07      	ldr	r3, [pc, #28]	; (8004514 <prvGetNextExpireTime+0x44>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60fb      	str	r3, [r7, #12]
 80044fe:	e001      	b.n	8004504 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004504:	68fb      	ldr	r3, [r7, #12]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	20002d40 	.word	0x20002d40

08004518 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004520:	f7ff f976 	bl	8003810 <xTaskGetTickCount>
 8004524:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <prvSampleTimeNow+0x3c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	429a      	cmp	r2, r3
 800452e:	d205      	bcs.n	800453c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004530:	f000 f936 	bl	80047a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	e002      	b.n	8004542 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004542:	4a04      	ldr	r2, [pc, #16]	; (8004554 <prvSampleTimeNow+0x3c>)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004548:	68fb      	ldr	r3, [r7, #12]
}
 800454a:	4618      	mov	r0, r3
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20002d50 	.word	0x20002d50

08004558 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
 8004564:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	429a      	cmp	r2, r3
 800457c:	d812      	bhi.n	80045a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	1ad2      	subs	r2, r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	429a      	cmp	r2, r3
 800458a:	d302      	bcc.n	8004592 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800458c:	2301      	movs	r3, #1
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	e01b      	b.n	80045ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004592:	4b10      	ldr	r3, [pc, #64]	; (80045d4 <prvInsertTimerInActiveList+0x7c>)
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	3304      	adds	r3, #4
 800459a:	4619      	mov	r1, r3
 800459c:	4610      	mov	r0, r2
 800459e:	f7fd ff2a 	bl	80023f6 <vListInsert>
 80045a2:	e012      	b.n	80045ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d206      	bcs.n	80045ba <prvInsertTimerInActiveList+0x62>
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d302      	bcc.n	80045ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80045b4:	2301      	movs	r3, #1
 80045b6:	617b      	str	r3, [r7, #20]
 80045b8:	e007      	b.n	80045ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80045ba:	4b07      	ldr	r3, [pc, #28]	; (80045d8 <prvInsertTimerInActiveList+0x80>)
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3304      	adds	r3, #4
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f7fd ff16 	bl	80023f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80045ca:	697b      	ldr	r3, [r7, #20]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3718      	adds	r7, #24
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	20002d44 	.word	0x20002d44
 80045d8:	20002d40 	.word	0x20002d40

080045dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08e      	sub	sp, #56	; 0x38
 80045e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80045e2:	e0ca      	b.n	800477a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	da18      	bge.n	800461c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80045ea:	1d3b      	adds	r3, r7, #4
 80045ec:	3304      	adds	r3, #4
 80045ee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80045f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10a      	bne.n	800460c <prvProcessReceivedCommands+0x30>
	__asm volatile
 80045f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fa:	f383 8811 	msr	BASEPRI, r3
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	f3bf 8f4f 	dsb	sy
 8004606:	61fb      	str	r3, [r7, #28]
}
 8004608:	bf00      	nop
 800460a:	e7fe      	b.n	800460a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800460c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004612:	6850      	ldr	r0, [r2, #4]
 8004614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004616:	6892      	ldr	r2, [r2, #8]
 8004618:	4611      	mov	r1, r2
 800461a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	f2c0 80aa 	blt.w	8004778 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d004      	beq.n	800463a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004632:	3304      	adds	r3, #4
 8004634:	4618      	mov	r0, r3
 8004636:	f7fd ff17 	bl	8002468 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800463a:	463b      	mov	r3, r7
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff ff6b 	bl	8004518 <prvSampleTimeNow>
 8004642:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b09      	cmp	r3, #9
 8004648:	f200 8097 	bhi.w	800477a <prvProcessReceivedCommands+0x19e>
 800464c:	a201      	add	r2, pc, #4	; (adr r2, 8004654 <prvProcessReceivedCommands+0x78>)
 800464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004652:	bf00      	nop
 8004654:	0800467d 	.word	0x0800467d
 8004658:	0800467d 	.word	0x0800467d
 800465c:	0800467d 	.word	0x0800467d
 8004660:	080046f1 	.word	0x080046f1
 8004664:	08004705 	.word	0x08004705
 8004668:	0800474f 	.word	0x0800474f
 800466c:	0800467d 	.word	0x0800467d
 8004670:	0800467d 	.word	0x0800467d
 8004674:	080046f1 	.word	0x080046f1
 8004678:	08004705 	.word	0x08004705
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004682:	f043 0301 	orr.w	r3, r3, #1
 8004686:	b2da      	uxtb	r2, r3
 8004688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800468a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	18d1      	adds	r1, r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800469a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800469c:	f7ff ff5c 	bl	8004558 <prvInsertTimerInActiveList>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d069      	beq.n	800477a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80046a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80046ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d05e      	beq.n	800477a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	441a      	add	r2, r3
 80046c4:	2300      	movs	r3, #0
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	2300      	movs	r3, #0
 80046ca:	2100      	movs	r1, #0
 80046cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046ce:	f7ff fe05 	bl	80042dc <xTimerGenericCommand>
 80046d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d14f      	bne.n	800477a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80046da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046de:	f383 8811 	msr	BASEPRI, r3
 80046e2:	f3bf 8f6f 	isb	sy
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	61bb      	str	r3, [r7, #24]
}
 80046ec:	bf00      	nop
 80046ee:	e7fe      	b.n	80046ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80046f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046f6:	f023 0301 	bic.w	r3, r3, #1
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004702:	e03a      	b.n	800477a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004706:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800470a:	f043 0301 	orr.w	r3, r3, #1
 800470e:	b2da      	uxtb	r2, r3
 8004710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004712:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800471c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10a      	bne.n	800473a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004728:	f383 8811 	msr	BASEPRI, r3
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	617b      	str	r3, [r7, #20]
}
 8004736:	bf00      	nop
 8004738:	e7fe      	b.n	8004738 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800473a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	18d1      	adds	r1, r2, r3
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004746:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004748:	f7ff ff06 	bl	8004558 <prvInsertTimerInActiveList>
					break;
 800474c:	e015      	b.n	800477a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800474e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004750:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d103      	bne.n	8004764 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800475c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800475e:	f000 fbdf 	bl	8004f20 <vPortFree>
 8004762:	e00a      	b.n	800477a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800476a:	f023 0301 	bic.w	r3, r3, #1
 800476e:	b2da      	uxtb	r2, r3
 8004770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004772:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004776:	e000      	b.n	800477a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004778:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800477a:	4b08      	ldr	r3, [pc, #32]	; (800479c <prvProcessReceivedCommands+0x1c0>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	1d39      	adds	r1, r7, #4
 8004780:	2200      	movs	r2, #0
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe f9fe 	bl	8002b84 <xQueueReceive>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	f47f af2a 	bne.w	80045e4 <prvProcessReceivedCommands+0x8>
	}
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	3730      	adds	r7, #48	; 0x30
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20002d48 	.word	0x20002d48

080047a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b088      	sub	sp, #32
 80047a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80047a6:	e048      	b.n	800483a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80047a8:	4b2d      	ldr	r3, [pc, #180]	; (8004860 <prvSwitchTimerLists+0xc0>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047b2:	4b2b      	ldr	r3, [pc, #172]	; (8004860 <prvSwitchTimerLists+0xc0>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	3304      	adds	r3, #4
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fd fe51 	bl	8002468 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d02e      	beq.n	800483a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4413      	add	r3, r2
 80047e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d90e      	bls.n	800480c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047fa:	4b19      	ldr	r3, [pc, #100]	; (8004860 <prvSwitchTimerLists+0xc0>)
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	3304      	adds	r3, #4
 8004802:	4619      	mov	r1, r3
 8004804:	4610      	mov	r0, r2
 8004806:	f7fd fdf6 	bl	80023f6 <vListInsert>
 800480a:	e016      	b.n	800483a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800480c:	2300      	movs	r3, #0
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	2300      	movs	r3, #0
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	2100      	movs	r1, #0
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7ff fd60 	bl	80042dc <xTimerGenericCommand>
 800481c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10a      	bne.n	800483a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	603b      	str	r3, [r7, #0]
}
 8004836:	bf00      	nop
 8004838:	e7fe      	b.n	8004838 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800483a:	4b09      	ldr	r3, [pc, #36]	; (8004860 <prvSwitchTimerLists+0xc0>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1b1      	bne.n	80047a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004844:	4b06      	ldr	r3, [pc, #24]	; (8004860 <prvSwitchTimerLists+0xc0>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800484a:	4b06      	ldr	r3, [pc, #24]	; (8004864 <prvSwitchTimerLists+0xc4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a04      	ldr	r2, [pc, #16]	; (8004860 <prvSwitchTimerLists+0xc0>)
 8004850:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004852:	4a04      	ldr	r2, [pc, #16]	; (8004864 <prvSwitchTimerLists+0xc4>)
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	6013      	str	r3, [r2, #0]
}
 8004858:	bf00      	nop
 800485a:	3718      	adds	r7, #24
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	20002d40 	.word	0x20002d40
 8004864:	20002d44 	.word	0x20002d44

08004868 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800486e:	f000 f969 	bl	8004b44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004872:	4b15      	ldr	r3, [pc, #84]	; (80048c8 <prvCheckForValidListAndQueue+0x60>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d120      	bne.n	80048bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800487a:	4814      	ldr	r0, [pc, #80]	; (80048cc <prvCheckForValidListAndQueue+0x64>)
 800487c:	f7fd fd6a 	bl	8002354 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004880:	4813      	ldr	r0, [pc, #76]	; (80048d0 <prvCheckForValidListAndQueue+0x68>)
 8004882:	f7fd fd67 	bl	8002354 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004886:	4b13      	ldr	r3, [pc, #76]	; (80048d4 <prvCheckForValidListAndQueue+0x6c>)
 8004888:	4a10      	ldr	r2, [pc, #64]	; (80048cc <prvCheckForValidListAndQueue+0x64>)
 800488a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800488c:	4b12      	ldr	r3, [pc, #72]	; (80048d8 <prvCheckForValidListAndQueue+0x70>)
 800488e:	4a10      	ldr	r2, [pc, #64]	; (80048d0 <prvCheckForValidListAndQueue+0x68>)
 8004890:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004892:	2300      	movs	r3, #0
 8004894:	9300      	str	r3, [sp, #0]
 8004896:	4b11      	ldr	r3, [pc, #68]	; (80048dc <prvCheckForValidListAndQueue+0x74>)
 8004898:	4a11      	ldr	r2, [pc, #68]	; (80048e0 <prvCheckForValidListAndQueue+0x78>)
 800489a:	2110      	movs	r1, #16
 800489c:	200a      	movs	r0, #10
 800489e:	f7fd fe75 	bl	800258c <xQueueGenericCreateStatic>
 80048a2:	4603      	mov	r3, r0
 80048a4:	4a08      	ldr	r2, [pc, #32]	; (80048c8 <prvCheckForValidListAndQueue+0x60>)
 80048a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80048a8:	4b07      	ldr	r3, [pc, #28]	; (80048c8 <prvCheckForValidListAndQueue+0x60>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80048b0:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <prvCheckForValidListAndQueue+0x60>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	490b      	ldr	r1, [pc, #44]	; (80048e4 <prvCheckForValidListAndQueue+0x7c>)
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fe fc78 	bl	80031ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80048bc:	f000 f972 	bl	8004ba4 <vPortExitCritical>
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	20002d48 	.word	0x20002d48
 80048cc:	20002d18 	.word	0x20002d18
 80048d0:	20002d2c 	.word	0x20002d2c
 80048d4:	20002d40 	.word	0x20002d40
 80048d8:	20002d44 	.word	0x20002d44
 80048dc:	20002df4 	.word	0x20002df4
 80048e0:	20002d54 	.word	0x20002d54
 80048e4:	08005ea4 	.word	0x08005ea4

080048e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	3b04      	subs	r3, #4
 80048f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004900:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3b04      	subs	r3, #4
 8004906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	f023 0201 	bic.w	r2, r3, #1
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	3b04      	subs	r3, #4
 8004916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004918:	4a0c      	ldr	r2, [pc, #48]	; (800494c <pxPortInitialiseStack+0x64>)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	3b14      	subs	r3, #20
 8004922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	3b04      	subs	r3, #4
 800492e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f06f 0202 	mvn.w	r2, #2
 8004936:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	3b20      	subs	r3, #32
 800493c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800493e:	68fb      	ldr	r3, [r7, #12]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3714      	adds	r7, #20
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	08004951 	.word	0x08004951

08004950 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004956:	2300      	movs	r3, #0
 8004958:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800495a:	4b12      	ldr	r3, [pc, #72]	; (80049a4 <prvTaskExitError+0x54>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004962:	d00a      	beq.n	800497a <prvTaskExitError+0x2a>
	__asm volatile
 8004964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	60fb      	str	r3, [r7, #12]
}
 8004976:	bf00      	nop
 8004978:	e7fe      	b.n	8004978 <prvTaskExitError+0x28>
	__asm volatile
 800497a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	60bb      	str	r3, [r7, #8]
}
 800498c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800498e:	bf00      	nop
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0fc      	beq.n	8004990 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004996:	bf00      	nop
 8004998:	bf00      	nop
 800499a:	3714      	adds	r7, #20
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr
 80049a4:	2000000c 	.word	0x2000000c
	...

080049b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <pxCurrentTCBConst2>)
 80049b2:	6819      	ldr	r1, [r3, #0]
 80049b4:	6808      	ldr	r0, [r1, #0]
 80049b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ba:	f380 8809 	msr	PSP, r0
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f04f 0000 	mov.w	r0, #0
 80049c6:	f380 8811 	msr	BASEPRI, r0
 80049ca:	4770      	bx	lr
 80049cc:	f3af 8000 	nop.w

080049d0 <pxCurrentTCBConst2>:
 80049d0:	20002818 	.word	0x20002818
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop

080049d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049d8:	4808      	ldr	r0, [pc, #32]	; (80049fc <prvPortStartFirstTask+0x24>)
 80049da:	6800      	ldr	r0, [r0, #0]
 80049dc:	6800      	ldr	r0, [r0, #0]
 80049de:	f380 8808 	msr	MSP, r0
 80049e2:	f04f 0000 	mov.w	r0, #0
 80049e6:	f380 8814 	msr	CONTROL, r0
 80049ea:	b662      	cpsie	i
 80049ec:	b661      	cpsie	f
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	df00      	svc	0
 80049f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049fa:	bf00      	nop
 80049fc:	e000ed08 	.word	0xe000ed08

08004a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004a06:	4b46      	ldr	r3, [pc, #280]	; (8004b20 <xPortStartScheduler+0x120>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a46      	ldr	r2, [pc, #280]	; (8004b24 <xPortStartScheduler+0x124>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d10a      	bne.n	8004a26 <xPortStartScheduler+0x26>
	__asm volatile
 8004a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a14:	f383 8811 	msr	BASEPRI, r3
 8004a18:	f3bf 8f6f 	isb	sy
 8004a1c:	f3bf 8f4f 	dsb	sy
 8004a20:	613b      	str	r3, [r7, #16]
}
 8004a22:	bf00      	nop
 8004a24:	e7fe      	b.n	8004a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004a26:	4b3e      	ldr	r3, [pc, #248]	; (8004b20 <xPortStartScheduler+0x120>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a3f      	ldr	r2, [pc, #252]	; (8004b28 <xPortStartScheduler+0x128>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d10a      	bne.n	8004a46 <xPortStartScheduler+0x46>
	__asm volatile
 8004a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a34:	f383 8811 	msr	BASEPRI, r3
 8004a38:	f3bf 8f6f 	isb	sy
 8004a3c:	f3bf 8f4f 	dsb	sy
 8004a40:	60fb      	str	r3, [r7, #12]
}
 8004a42:	bf00      	nop
 8004a44:	e7fe      	b.n	8004a44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a46:	4b39      	ldr	r3, [pc, #228]	; (8004b2c <xPortStartScheduler+0x12c>)
 8004a48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	22ff      	movs	r2, #255	; 0xff
 8004a56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a60:	78fb      	ldrb	r3, [r7, #3]
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	4b31      	ldr	r3, [pc, #196]	; (8004b30 <xPortStartScheduler+0x130>)
 8004a6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a6e:	4b31      	ldr	r3, [pc, #196]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a70:	2207      	movs	r2, #7
 8004a72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a74:	e009      	b.n	8004a8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004a76:	4b2f      	ldr	r3, [pc, #188]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	4a2d      	ldr	r2, [pc, #180]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a8a:	78fb      	ldrb	r3, [r7, #3]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a92:	2b80      	cmp	r3, #128	; 0x80
 8004a94:	d0ef      	beq.n	8004a76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a96:	4b27      	ldr	r3, [pc, #156]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f1c3 0307 	rsb	r3, r3, #7
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d00a      	beq.n	8004ab8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	60bb      	str	r3, [r7, #8]
}
 8004ab4:	bf00      	nop
 8004ab6:	e7fe      	b.n	8004ab6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ab8:	4b1e      	ldr	r3, [pc, #120]	; (8004b34 <xPortStartScheduler+0x134>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	021b      	lsls	r3, r3, #8
 8004abe:	4a1d      	ldr	r2, [pc, #116]	; (8004b34 <xPortStartScheduler+0x134>)
 8004ac0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ac2:	4b1c      	ldr	r3, [pc, #112]	; (8004b34 <xPortStartScheduler+0x134>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004aca:	4a1a      	ldr	r2, [pc, #104]	; (8004b34 <xPortStartScheduler+0x134>)
 8004acc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ad6:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <xPortStartScheduler+0x138>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a17      	ldr	r2, [pc, #92]	; (8004b38 <xPortStartScheduler+0x138>)
 8004adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ae0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ae2:	4b15      	ldr	r3, [pc, #84]	; (8004b38 <xPortStartScheduler+0x138>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a14      	ldr	r2, [pc, #80]	; (8004b38 <xPortStartScheduler+0x138>)
 8004ae8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004aec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004aee:	f000 f8dd 	bl	8004cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004af2:	4b12      	ldr	r3, [pc, #72]	; (8004b3c <xPortStartScheduler+0x13c>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004af8:	f000 f8fc 	bl	8004cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004afc:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <xPortStartScheduler+0x140>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0f      	ldr	r2, [pc, #60]	; (8004b40 <xPortStartScheduler+0x140>)
 8004b02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004b06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004b08:	f7ff ff66 	bl	80049d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004b0c:	f7fe ff4a 	bl	80039a4 <vTaskSwitchContext>
	prvTaskExitError();
 8004b10:	f7ff ff1e 	bl	8004950 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3718      	adds	r7, #24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	e000ed00 	.word	0xe000ed00
 8004b24:	410fc271 	.word	0x410fc271
 8004b28:	410fc270 	.word	0x410fc270
 8004b2c:	e000e400 	.word	0xe000e400
 8004b30:	20002e44 	.word	0x20002e44
 8004b34:	20002e48 	.word	0x20002e48
 8004b38:	e000ed20 	.word	0xe000ed20
 8004b3c:	2000000c 	.word	0x2000000c
 8004b40:	e000ef34 	.word	0xe000ef34

08004b44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
	__asm volatile
 8004b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	607b      	str	r3, [r7, #4]
}
 8004b5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b5e:	4b0f      	ldr	r3, [pc, #60]	; (8004b9c <vPortEnterCritical+0x58>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	3301      	adds	r3, #1
 8004b64:	4a0d      	ldr	r2, [pc, #52]	; (8004b9c <vPortEnterCritical+0x58>)
 8004b66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b68:	4b0c      	ldr	r3, [pc, #48]	; (8004b9c <vPortEnterCritical+0x58>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d10f      	bne.n	8004b90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b70:	4b0b      	ldr	r3, [pc, #44]	; (8004ba0 <vPortEnterCritical+0x5c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <vPortEnterCritical+0x4c>
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	603b      	str	r3, [r7, #0]
}
 8004b8c:	bf00      	nop
 8004b8e:	e7fe      	b.n	8004b8e <vPortEnterCritical+0x4a>
	}
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	2000000c 	.word	0x2000000c
 8004ba0:	e000ed04 	.word	0xe000ed04

08004ba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004baa:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10a      	bne.n	8004bc8 <vPortExitCritical+0x24>
	__asm volatile
 8004bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb6:	f383 8811 	msr	BASEPRI, r3
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	607b      	str	r3, [r7, #4]
}
 8004bc4:	bf00      	nop
 8004bc6:	e7fe      	b.n	8004bc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004bc8:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	4a09      	ldr	r2, [pc, #36]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004bd2:	4b08      	ldr	r3, [pc, #32]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d105      	bne.n	8004be6 <vPortExitCritical+0x42>
 8004bda:	2300      	movs	r3, #0
 8004bdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	f383 8811 	msr	BASEPRI, r3
}
 8004be4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	2000000c 	.word	0x2000000c
	...

08004c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004c00:	f3ef 8009 	mrs	r0, PSP
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	4b15      	ldr	r3, [pc, #84]	; (8004c60 <pxCurrentTCBConst>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	f01e 0f10 	tst.w	lr, #16
 8004c10:	bf08      	it	eq
 8004c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c1a:	6010      	str	r0, [r2, #0]
 8004c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004c20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004c24:	f380 8811 	msr	BASEPRI, r0
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f7fe feb8 	bl	80039a4 <vTaskSwitchContext>
 8004c34:	f04f 0000 	mov.w	r0, #0
 8004c38:	f380 8811 	msr	BASEPRI, r0
 8004c3c:	bc09      	pop	{r0, r3}
 8004c3e:	6819      	ldr	r1, [r3, #0]
 8004c40:	6808      	ldr	r0, [r1, #0]
 8004c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c46:	f01e 0f10 	tst.w	lr, #16
 8004c4a:	bf08      	it	eq
 8004c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c50:	f380 8809 	msr	PSP, r0
 8004c54:	f3bf 8f6f 	isb	sy
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	f3af 8000 	nop.w

08004c60 <pxCurrentTCBConst>:
 8004c60:	20002818 	.word	0x20002818
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c64:	bf00      	nop
 8004c66:	bf00      	nop

08004c68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	607b      	str	r3, [r7, #4]
}
 8004c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c82:	f7fe fdd5 	bl	8003830 <xTaskIncrementTick>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c8c:	4b06      	ldr	r3, [pc, #24]	; (8004ca8 <xPortSysTickHandler+0x40>)
 8004c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	2300      	movs	r3, #0
 8004c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	f383 8811 	msr	BASEPRI, r3
}
 8004c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ca0:	bf00      	nop
 8004ca2:	3708      	adds	r7, #8
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <vPortSetupTimerInterrupt+0x34>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <vPortSetupTimerInterrupt+0x38>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004cbc:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <vPortSetupTimerInterrupt+0x3c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a0a      	ldr	r2, [pc, #40]	; (8004cec <vPortSetupTimerInterrupt+0x40>)
 8004cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <vPortSetupTimerInterrupt+0x44>)
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004cce:	4b04      	ldr	r3, [pc, #16]	; (8004ce0 <vPortSetupTimerInterrupt+0x34>)
 8004cd0:	2207      	movs	r2, #7
 8004cd2:	601a      	str	r2, [r3, #0]
}
 8004cd4:	bf00      	nop
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	e000e010 	.word	0xe000e010
 8004ce4:	e000e018 	.word	0xe000e018
 8004ce8:	20000000 	.word	0x20000000
 8004cec:	10624dd3 	.word	0x10624dd3
 8004cf0:	e000e014 	.word	0xe000e014

08004cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004d04 <vPortEnableVFP+0x10>
 8004cf8:	6801      	ldr	r1, [r0, #0]
 8004cfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cfe:	6001      	str	r1, [r0, #0]
 8004d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004d02:	bf00      	nop
 8004d04:	e000ed88 	.word	0xe000ed88

08004d08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004d0e:	f3ef 8305 	mrs	r3, IPSR
 8004d12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2b0f      	cmp	r3, #15
 8004d18:	d914      	bls.n	8004d44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004d1a:	4a17      	ldr	r2, [pc, #92]	; (8004d78 <vPortValidateInterruptPriority+0x70>)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	4413      	add	r3, r2
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004d24:	4b15      	ldr	r3, [pc, #84]	; (8004d7c <vPortValidateInterruptPriority+0x74>)
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	7afa      	ldrb	r2, [r7, #11]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d20a      	bcs.n	8004d44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	607b      	str	r3, [r7, #4]
}
 8004d40:	bf00      	nop
 8004d42:	e7fe      	b.n	8004d42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d44:	4b0e      	ldr	r3, [pc, #56]	; (8004d80 <vPortValidateInterruptPriority+0x78>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d4c:	4b0d      	ldr	r3, [pc, #52]	; (8004d84 <vPortValidateInterruptPriority+0x7c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d90a      	bls.n	8004d6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	603b      	str	r3, [r7, #0]
}
 8004d66:	bf00      	nop
 8004d68:	e7fe      	b.n	8004d68 <vPortValidateInterruptPriority+0x60>
	}
 8004d6a:	bf00      	nop
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	e000e3f0 	.word	0xe000e3f0
 8004d7c:	20002e44 	.word	0x20002e44
 8004d80:	e000ed0c 	.word	0xe000ed0c
 8004d84:	20002e48 	.word	0x20002e48

08004d88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	; 0x28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d90:	2300      	movs	r3, #0
 8004d92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d94:	f7fe fc90 	bl	80036b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d98:	4b5b      	ldr	r3, [pc, #364]	; (8004f08 <pvPortMalloc+0x180>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004da0:	f000 f920 	bl	8004fe4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004da4:	4b59      	ldr	r3, [pc, #356]	; (8004f0c <pvPortMalloc+0x184>)
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f040 8093 	bne.w	8004ed8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01d      	beq.n	8004df4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004db8:	2208      	movs	r2, #8
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d014      	beq.n	8004df4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f023 0307 	bic.w	r3, r3, #7
 8004dd0:	3308      	adds	r3, #8
 8004dd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <pvPortMalloc+0x6c>
	__asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	617b      	str	r3, [r7, #20]
}
 8004df0:	bf00      	nop
 8004df2:	e7fe      	b.n	8004df2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d06e      	beq.n	8004ed8 <pvPortMalloc+0x150>
 8004dfa:	4b45      	ldr	r3, [pc, #276]	; (8004f10 <pvPortMalloc+0x188>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d869      	bhi.n	8004ed8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004e04:	4b43      	ldr	r3, [pc, #268]	; (8004f14 <pvPortMalloc+0x18c>)
 8004e06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004e08:	4b42      	ldr	r3, [pc, #264]	; (8004f14 <pvPortMalloc+0x18c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e0e:	e004      	b.n	8004e1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d903      	bls.n	8004e2c <pvPortMalloc+0xa4>
 8004e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1f1      	bne.n	8004e10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004e2c:	4b36      	ldr	r3, [pc, #216]	; (8004f08 <pvPortMalloc+0x180>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d050      	beq.n	8004ed8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e36:	6a3b      	ldr	r3, [r7, #32]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2208      	movs	r2, #8
 8004e3c:	4413      	add	r3, r2
 8004e3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	6a3b      	ldr	r3, [r7, #32]
 8004e46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	1ad2      	subs	r2, r2, r3
 8004e50:	2308      	movs	r3, #8
 8004e52:	005b      	lsls	r3, r3, #1
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d91f      	bls.n	8004e98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <pvPortMalloc+0xf8>
	__asm volatile
 8004e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6e:	f383 8811 	msr	BASEPRI, r3
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	613b      	str	r3, [r7, #16]
}
 8004e7c:	bf00      	nop
 8004e7e:	e7fe      	b.n	8004e7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	1ad2      	subs	r2, r2, r3
 8004e88:	69bb      	ldr	r3, [r7, #24]
 8004e8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e92:	69b8      	ldr	r0, [r7, #24]
 8004e94:	f000 f908 	bl	80050a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e98:	4b1d      	ldr	r3, [pc, #116]	; (8004f10 <pvPortMalloc+0x188>)
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	4a1b      	ldr	r2, [pc, #108]	; (8004f10 <pvPortMalloc+0x188>)
 8004ea4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ea6:	4b1a      	ldr	r3, [pc, #104]	; (8004f10 <pvPortMalloc+0x188>)
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	4b1b      	ldr	r3, [pc, #108]	; (8004f18 <pvPortMalloc+0x190>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d203      	bcs.n	8004eba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004eb2:	4b17      	ldr	r3, [pc, #92]	; (8004f10 <pvPortMalloc+0x188>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a18      	ldr	r2, [pc, #96]	; (8004f18 <pvPortMalloc+0x190>)
 8004eb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	4b13      	ldr	r3, [pc, #76]	; (8004f0c <pvPortMalloc+0x184>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004ece:	4b13      	ldr	r3, [pc, #76]	; (8004f1c <pvPortMalloc+0x194>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	4a11      	ldr	r2, [pc, #68]	; (8004f1c <pvPortMalloc+0x194>)
 8004ed6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ed8:	f7fe fbfc 	bl	80036d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	f003 0307 	and.w	r3, r3, #7
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <pvPortMalloc+0x174>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	60fb      	str	r3, [r7, #12]
}
 8004ef8:	bf00      	nop
 8004efa:	e7fe      	b.n	8004efa <pvPortMalloc+0x172>
	return pvReturn;
 8004efc:	69fb      	ldr	r3, [r7, #28]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3728      	adds	r7, #40	; 0x28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	200045c4 	.word	0x200045c4
 8004f0c:	200045d8 	.word	0x200045d8
 8004f10:	200045c8 	.word	0x200045c8
 8004f14:	200045bc 	.word	0x200045bc
 8004f18:	200045cc 	.word	0x200045cc
 8004f1c:	200045d0 	.word	0x200045d0

08004f20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d04d      	beq.n	8004fce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004f32:	2308      	movs	r3, #8
 8004f34:	425b      	negs	r3, r3
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	4413      	add	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	4b24      	ldr	r3, [pc, #144]	; (8004fd8 <vPortFree+0xb8>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10a      	bne.n	8004f64 <vPortFree+0x44>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	60fb      	str	r3, [r7, #12]
}
 8004f60:	bf00      	nop
 8004f62:	e7fe      	b.n	8004f62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <vPortFree+0x62>
	__asm volatile
 8004f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	60bb      	str	r3, [r7, #8]
}
 8004f7e:	bf00      	nop
 8004f80:	e7fe      	b.n	8004f80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	4b14      	ldr	r3, [pc, #80]	; (8004fd8 <vPortFree+0xb8>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d01e      	beq.n	8004fce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d11a      	bne.n	8004fce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	4b0e      	ldr	r3, [pc, #56]	; (8004fd8 <vPortFree+0xb8>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	401a      	ands	r2, r3
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004fa8:	f7fe fb86 	bl	80036b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	4b0a      	ldr	r3, [pc, #40]	; (8004fdc <vPortFree+0xbc>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	4a09      	ldr	r2, [pc, #36]	; (8004fdc <vPortFree+0xbc>)
 8004fb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004fba:	6938      	ldr	r0, [r7, #16]
 8004fbc:	f000 f874 	bl	80050a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004fc0:	4b07      	ldr	r3, [pc, #28]	; (8004fe0 <vPortFree+0xc0>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	4a06      	ldr	r2, [pc, #24]	; (8004fe0 <vPortFree+0xc0>)
 8004fc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004fca:	f7fe fb83 	bl	80036d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004fce:	bf00      	nop
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200045d8 	.word	0x200045d8
 8004fdc:	200045c8 	.word	0x200045c8
 8004fe0:	200045d4 	.word	0x200045d4

08004fe4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004fea:	f241 7370 	movw	r3, #6000	; 0x1770
 8004fee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004ff0:	4b27      	ldr	r3, [pc, #156]	; (8005090 <prvHeapInit+0xac>)
 8004ff2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00c      	beq.n	8005018 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	3307      	adds	r3, #7
 8005002:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0307 	bic.w	r3, r3, #7
 800500a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	4a1f      	ldr	r2, [pc, #124]	; (8005090 <prvHeapInit+0xac>)
 8005014:	4413      	add	r3, r2
 8005016:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800501c:	4a1d      	ldr	r2, [pc, #116]	; (8005094 <prvHeapInit+0xb0>)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005022:	4b1c      	ldr	r3, [pc, #112]	; (8005094 <prvHeapInit+0xb0>)
 8005024:	2200      	movs	r2, #0
 8005026:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	4413      	add	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005030:	2208      	movs	r2, #8
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f023 0307 	bic.w	r3, r3, #7
 800503e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	4a15      	ldr	r2, [pc, #84]	; (8005098 <prvHeapInit+0xb4>)
 8005044:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005046:	4b14      	ldr	r3, [pc, #80]	; (8005098 <prvHeapInit+0xb4>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2200      	movs	r2, #0
 800504c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800504e:	4b12      	ldr	r3, [pc, #72]	; (8005098 <prvHeapInit+0xb4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	1ad2      	subs	r2, r2, r3
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005064:	4b0c      	ldr	r3, [pc, #48]	; (8005098 <prvHeapInit+0xb4>)
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	4a0a      	ldr	r2, [pc, #40]	; (800509c <prvHeapInit+0xb8>)
 8005072:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	4a09      	ldr	r2, [pc, #36]	; (80050a0 <prvHeapInit+0xbc>)
 800507a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800507c:	4b09      	ldr	r3, [pc, #36]	; (80050a4 <prvHeapInit+0xc0>)
 800507e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005082:	601a      	str	r2, [r3, #0]
}
 8005084:	bf00      	nop
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr
 8005090:	20002e4c 	.word	0x20002e4c
 8005094:	200045bc 	.word	0x200045bc
 8005098:	200045c4 	.word	0x200045c4
 800509c:	200045cc 	.word	0x200045cc
 80050a0:	200045c8 	.word	0x200045c8
 80050a4:	200045d8 	.word	0x200045d8

080050a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80050b0:	4b28      	ldr	r3, [pc, #160]	; (8005154 <prvInsertBlockIntoFreeList+0xac>)
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	e002      	b.n	80050bc <prvInsertBlockIntoFreeList+0x14>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d8f7      	bhi.n	80050b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	4413      	add	r3, r2
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d108      	bne.n	80050ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	441a      	add	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	441a      	add	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d118      	bne.n	8005130 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	4b15      	ldr	r3, [pc, #84]	; (8005158 <prvInsertBlockIntoFreeList+0xb0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d00d      	beq.n	8005126 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	441a      	add	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	e008      	b.n	8005138 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005126:	4b0c      	ldr	r3, [pc, #48]	; (8005158 <prvInsertBlockIntoFreeList+0xb0>)
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	601a      	str	r2, [r3, #0]
 800512e:	e003      	b.n	8005138 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	429a      	cmp	r2, r3
 800513e:	d002      	beq.n	8005146 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005146:	bf00      	nop
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	200045bc 	.word	0x200045bc
 8005158:	200045c4 	.word	0x200045c4

0800515c <arm_max_q15>:
 800515c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005160:	4684      	mov	ip, r0
 8005162:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8005166:	ea5f 089e 	movs.w	r8, lr, lsr #2
 800516a:	f93c 4b02 	ldrsh.w	r4, [ip], #2
 800516e:	d044      	beq.n	80051fa <arm_max_q15+0x9e>
 8005170:	2500      	movs	r5, #0
 8005172:	300a      	adds	r0, #10
 8005174:	462f      	mov	r7, r5
 8005176:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800517a:	f930 6c08 	ldrsh.w	r6, [r0, #-8]
 800517e:	42b4      	cmp	r4, r6
 8005180:	bfb8      	it	lt
 8005182:	4634      	movlt	r4, r6
 8005184:	f930 6c06 	ldrsh.w	r6, [r0, #-6]
 8005188:	bfb8      	it	lt
 800518a:	1c6f      	addlt	r7, r5, #1
 800518c:	42b4      	cmp	r4, r6
 800518e:	bfb8      	it	lt
 8005190:	4634      	movlt	r4, r6
 8005192:	f930 6c04 	ldrsh.w	r6, [r0, #-4]
 8005196:	bfb8      	it	lt
 8005198:	1caf      	addlt	r7, r5, #2
 800519a:	42b4      	cmp	r4, r6
 800519c:	bfa8      	it	ge
 800519e:	4626      	movge	r6, r4
 80051a0:	f930 4c02 	ldrsh.w	r4, [r0, #-2]
 80051a4:	bfb8      	it	lt
 80051a6:	1cef      	addlt	r7, r5, #3
 80051a8:	42a6      	cmp	r6, r4
 80051aa:	f105 0504 	add.w	r5, r5, #4
 80051ae:	bfac      	ite	ge
 80051b0:	4634      	movge	r4, r6
 80051b2:	462f      	movlt	r7, r5
 80051b4:	45a9      	cmp	r9, r5
 80051b6:	f100 0008 	add.w	r0, r0, #8
 80051ba:	d1de      	bne.n	800517a <arm_max_q15+0x1e>
 80051bc:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 80051c0:	f01e 0003 	ands.w	r0, lr, #3
 80051c4:	d015      	beq.n	80051f2 <arm_max_q15+0x96>
 80051c6:	f9bc 5000 	ldrsh.w	r5, [ip]
 80051ca:	42a5      	cmp	r5, r4
 80051cc:	bfc4      	itt	gt
 80051ce:	462c      	movgt	r4, r5
 80051d0:	1a0f      	subgt	r7, r1, r0
 80051d2:	3801      	subs	r0, #1
 80051d4:	d00d      	beq.n	80051f2 <arm_max_q15+0x96>
 80051d6:	f9bc 5002 	ldrsh.w	r5, [ip, #2]
 80051da:	42ac      	cmp	r4, r5
 80051dc:	bfbc      	itt	lt
 80051de:	1a0f      	sublt	r7, r1, r0
 80051e0:	462c      	movlt	r4, r5
 80051e2:	2801      	cmp	r0, #1
 80051e4:	d005      	beq.n	80051f2 <arm_max_q15+0x96>
 80051e6:	f9bc 1004 	ldrsh.w	r1, [ip, #4]
 80051ea:	42a1      	cmp	r1, r4
 80051ec:	bfc4      	itt	gt
 80051ee:	4677      	movgt	r7, lr
 80051f0:	460c      	movgt	r4, r1
 80051f2:	8014      	strh	r4, [r2, #0]
 80051f4:	601f      	str	r7, [r3, #0]
 80051f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80051fa:	4647      	mov	r7, r8
 80051fc:	e7e0      	b.n	80051c0 <arm_max_q15+0x64>
 80051fe:	bf00      	nop

08005200 <arm_rfft_q15>:
 8005200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005204:	b083      	sub	sp, #12
 8005206:	6805      	ldr	r5, [r0, #0]
 8005208:	9200      	str	r2, [sp, #0]
 800520a:	7902      	ldrb	r2, [r0, #4]
 800520c:	086d      	lsrs	r5, r5, #1
 800520e:	00ab      	lsls	r3, r5, #2
 8005210:	2a01      	cmp	r2, #1
 8005212:	4604      	mov	r4, r0
 8005214:	9301      	str	r3, [sp, #4]
 8005216:	6940      	ldr	r0, [r0, #20]
 8005218:	460e      	mov	r6, r1
 800521a:	d051      	beq.n	80052c0 <arm_rfft_q15+0xc0>
 800521c:	7963      	ldrb	r3, [r4, #5]
 800521e:	f000 f9c3 	bl	80055a8 <arm_cfft_q15>
 8005222:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8005226:	6927      	ldr	r7, [r4, #16]
 8005228:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800522c:	00aa      	lsls	r2, r5, #2
 800522e:	f1a2 0804 	sub.w	r8, r2, #4
 8005232:	1e6a      	subs	r2, r5, #1
 8005234:	eb03 0c0e 	add.w	ip, r3, lr
 8005238:	4477      	add	r7, lr
 800523a:	44b0      	add	r8, r6
 800523c:	f106 0b04 	add.w	fp, r6, #4
 8005240:	ea4f 04c5 	mov.w	r4, r5, lsl #3
 8005244:	d025      	beq.n	8005292 <arm_rfft_q15+0x92>
 8005246:	9b00      	ldr	r3, [sp, #0]
 8005248:	3c08      	subs	r4, #8
 800524a:	441c      	add	r4, r3
 800524c:	f103 0508 	add.w	r5, r3, #8
 8005250:	f85b 3b04 	ldr.w	r3, [fp], #4
 8005254:	f8dc 9000 	ldr.w	r9, [ip]
 8005258:	fb43 f109 	smusd	r1, r3, r9
 800525c:	f858 0904 	ldr.w	r0, [r8], #-4
 8005260:	f8d7 a000 	ldr.w	sl, [r7]
 8005264:	fb20 110a 	smlad	r1, r0, sl, r1
 8005268:	fb40 f01a 	smusdx	r0, r0, sl
 800526c:	fb23 0319 	smladx	r3, r3, r9, r0
 8005270:	141b      	asrs	r3, r3, #16
 8005272:	1409      	asrs	r1, r1, #16
 8005274:	4258      	negs	r0, r3
 8005276:	3a01      	subs	r2, #1
 8005278:	f825 3c02 	strh.w	r3, [r5, #-2]
 800527c:	f825 1c04 	strh.w	r1, [r5, #-4]
 8005280:	4477      	add	r7, lr
 8005282:	80e0      	strh	r0, [r4, #6]
 8005284:	80a1      	strh	r1, [r4, #4]
 8005286:	44f4      	add	ip, lr
 8005288:	f105 0504 	add.w	r5, r5, #4
 800528c:	f1a4 0404 	sub.w	r4, r4, #4
 8005290:	d1de      	bne.n	8005250 <arm_rfft_q15+0x50>
 8005292:	f9b6 2002 	ldrsh.w	r2, [r6, #2]
 8005296:	f9b6 3000 	ldrsh.w	r3, [r6]
 800529a:	e9dd 0400 	ldrd	r0, r4, [sp]
 800529e:	1a9b      	subs	r3, r3, r2
 80052a0:	105b      	asrs	r3, r3, #1
 80052a2:	1901      	adds	r1, r0, r4
 80052a4:	5303      	strh	r3, [r0, r4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	804a      	strh	r2, [r1, #2]
 80052aa:	f9b6 3000 	ldrsh.w	r3, [r6]
 80052ae:	f9b6 1002 	ldrsh.w	r1, [r6, #2]
 80052b2:	8042      	strh	r2, [r0, #2]
 80052b4:	440b      	add	r3, r1
 80052b6:	105b      	asrs	r3, r3, #1
 80052b8:	8003      	strh	r3, [r0, #0]
 80052ba:	b003      	add	sp, #12
 80052bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052c0:	440b      	add	r3, r1
 80052c2:	469a      	mov	sl, r3
 80052c4:	e9d4 c703 	ldrd	ip, r7, [r4, #12]
 80052c8:	68a3      	ldr	r3, [r4, #8]
 80052ca:	b1f5      	cbz	r5, 800530a <arm_rfft_q15+0x10a>
 80052cc:	f8dd b000 	ldr.w	fp, [sp]
 80052d0:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80052d4:	f85a 1904 	ldr.w	r1, [sl], #-4
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	fb41 fe03 	smusd	lr, r1, r3
 80052de:	f856 8b04 	ldr.w	r8, [r6], #4
 80052e2:	f8dc 2000 	ldr.w	r2, [ip]
 80052e6:	fb28 ee02 	smlad	lr, r8, r2, lr
 80052ea:	fb21 f313 	smuadx	r3, r1, r3
 80052ee:	425b      	negs	r3, r3
 80052f0:	fb42 3218 	smlsdx	r2, r2, r8, r3
 80052f4:	0c13      	lsrs	r3, r2, #16
 80052f6:	041b      	lsls	r3, r3, #16
 80052f8:	ea43 431e 	orr.w	r3, r3, lr, lsr #16
 80052fc:	3d01      	subs	r5, #1
 80052fe:	f84b 3b04 	str.w	r3, [fp], #4
 8005302:	444f      	add	r7, r9
 8005304:	44cc      	add	ip, r9
 8005306:	d1e5      	bne.n	80052d4 <arm_rfft_q15+0xd4>
 8005308:	7922      	ldrb	r2, [r4, #4]
 800530a:	9d00      	ldr	r5, [sp, #0]
 800530c:	7963      	ldrb	r3, [r4, #5]
 800530e:	4629      	mov	r1, r5
 8005310:	f000 f94a 	bl	80055a8 <arm_cfft_q15>
 8005314:	6823      	ldr	r3, [r4, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0cf      	beq.n	80052ba <arm_rfft_q15+0xba>
 800531a:	1ea9      	subs	r1, r5, #2
 800531c:	2200      	movs	r2, #0
 800531e:	f931 3f02 	ldrsh.w	r3, [r1, #2]!
 8005322:	005b      	lsls	r3, r3, #1
 8005324:	800b      	strh	r3, [r1, #0]
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	3201      	adds	r2, #1
 800532a:	4293      	cmp	r3, r2
 800532c:	d8f7      	bhi.n	800531e <arm_rfft_q15+0x11e>
 800532e:	b003      	add	sp, #12
 8005330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005334 <arm_rfft_init_q15>:
 8005334:	b430      	push	{r4, r5}
 8005336:	b289      	uxth	r1, r1
 8005338:	4d2e      	ldr	r5, [pc, #184]	; (80053f4 <arm_rfft_init_q15+0xc0>)
 800533a:	4c2f      	ldr	r4, [pc, #188]	; (80053f8 <arm_rfft_init_q15+0xc4>)
 800533c:	7102      	strb	r2, [r0, #4]
 800533e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005342:	7143      	strb	r3, [r0, #5]
 8005344:	6001      	str	r1, [r0, #0]
 8005346:	e9c0 5403 	strd	r5, r4, [r0, #12]
 800534a:	d035      	beq.n	80053b8 <arm_rfft_init_q15+0x84>
 800534c:	d919      	bls.n	8005382 <arm_rfft_init_q15+0x4e>
 800534e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005352:	d037      	beq.n	80053c4 <arm_rfft_init_q15+0x90>
 8005354:	d90c      	bls.n	8005370 <arm_rfft_init_q15+0x3c>
 8005356:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800535a:	d039      	beq.n	80053d0 <arm_rfft_init_q15+0x9c>
 800535c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005360:	d126      	bne.n	80053b0 <arm_rfft_init_q15+0x7c>
 8005362:	2201      	movs	r2, #1
 8005364:	4b25      	ldr	r3, [pc, #148]	; (80053fc <arm_rfft_init_q15+0xc8>)
 8005366:	6082      	str	r2, [r0, #8]
 8005368:	6143      	str	r3, [r0, #20]
 800536a:	2000      	movs	r0, #0
 800536c:	bc30      	pop	{r4, r5}
 800536e:	4770      	bx	lr
 8005370:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005374:	d11c      	bne.n	80053b0 <arm_rfft_init_q15+0x7c>
 8005376:	2208      	movs	r2, #8
 8005378:	4b21      	ldr	r3, [pc, #132]	; (8005400 <arm_rfft_init_q15+0xcc>)
 800537a:	6082      	str	r2, [r0, #8]
 800537c:	6143      	str	r3, [r0, #20]
 800537e:	2000      	movs	r0, #0
 8005380:	e7f4      	b.n	800536c <arm_rfft_init_q15+0x38>
 8005382:	2940      	cmp	r1, #64	; 0x40
 8005384:	d02a      	beq.n	80053dc <arm_rfft_init_q15+0xa8>
 8005386:	d90a      	bls.n	800539e <arm_rfft_init_q15+0x6a>
 8005388:	2980      	cmp	r1, #128	; 0x80
 800538a:	d02d      	beq.n	80053e8 <arm_rfft_init_q15+0xb4>
 800538c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005390:	d10e      	bne.n	80053b0 <arm_rfft_init_q15+0x7c>
 8005392:	2220      	movs	r2, #32
 8005394:	4b1b      	ldr	r3, [pc, #108]	; (8005404 <arm_rfft_init_q15+0xd0>)
 8005396:	6082      	str	r2, [r0, #8]
 8005398:	6143      	str	r3, [r0, #20]
 800539a:	2000      	movs	r0, #0
 800539c:	e7e6      	b.n	800536c <arm_rfft_init_q15+0x38>
 800539e:	2920      	cmp	r1, #32
 80053a0:	d106      	bne.n	80053b0 <arm_rfft_init_q15+0x7c>
 80053a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80053a6:	4b18      	ldr	r3, [pc, #96]	; (8005408 <arm_rfft_init_q15+0xd4>)
 80053a8:	6082      	str	r2, [r0, #8]
 80053aa:	6143      	str	r3, [r0, #20]
 80053ac:	2000      	movs	r0, #0
 80053ae:	e7dd      	b.n	800536c <arm_rfft_init_q15+0x38>
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053b4:	bc30      	pop	{r4, r5}
 80053b6:	4770      	bx	lr
 80053b8:	2210      	movs	r2, #16
 80053ba:	4b14      	ldr	r3, [pc, #80]	; (800540c <arm_rfft_init_q15+0xd8>)
 80053bc:	6082      	str	r2, [r0, #8]
 80053be:	6143      	str	r3, [r0, #20]
 80053c0:	2000      	movs	r0, #0
 80053c2:	e7d3      	b.n	800536c <arm_rfft_init_q15+0x38>
 80053c4:	2204      	movs	r2, #4
 80053c6:	4b12      	ldr	r3, [pc, #72]	; (8005410 <arm_rfft_init_q15+0xdc>)
 80053c8:	6082      	str	r2, [r0, #8]
 80053ca:	6143      	str	r3, [r0, #20]
 80053cc:	2000      	movs	r0, #0
 80053ce:	e7cd      	b.n	800536c <arm_rfft_init_q15+0x38>
 80053d0:	2202      	movs	r2, #2
 80053d2:	4b10      	ldr	r3, [pc, #64]	; (8005414 <arm_rfft_init_q15+0xe0>)
 80053d4:	6082      	str	r2, [r0, #8]
 80053d6:	6143      	str	r3, [r0, #20]
 80053d8:	2000      	movs	r0, #0
 80053da:	e7c7      	b.n	800536c <arm_rfft_init_q15+0x38>
 80053dc:	2280      	movs	r2, #128	; 0x80
 80053de:	4b0e      	ldr	r3, [pc, #56]	; (8005418 <arm_rfft_init_q15+0xe4>)
 80053e0:	6082      	str	r2, [r0, #8]
 80053e2:	6143      	str	r3, [r0, #20]
 80053e4:	2000      	movs	r0, #0
 80053e6:	e7c1      	b.n	800536c <arm_rfft_init_q15+0x38>
 80053e8:	2240      	movs	r2, #64	; 0x40
 80053ea:	4b0c      	ldr	r3, [pc, #48]	; (800541c <arm_rfft_init_q15+0xe8>)
 80053ec:	6082      	str	r2, [r0, #8]
 80053ee:	6143      	str	r3, [r0, #20]
 80053f0:	2000      	movs	r0, #0
 80053f2:	e7bb      	b.n	800536c <arm_rfft_init_q15+0x38>
 80053f4:	08009d7c 	.word	0x08009d7c
 80053f8:	0800dd7c 	.word	0x0800dd7c
 80053fc:	08005f54 	.word	0x08005f54
 8005400:	08005f64 	.word	0x08005f64
 8005404:	08005f04 	.word	0x08005f04
 8005408:	08005f14 	.word	0x08005f14
 800540c:	08005f34 	.word	0x08005f34
 8005410:	08005ef4 	.word	0x08005ef4
 8005414:	08005f24 	.word	0x08005f24
 8005418:	08005f44 	.word	0x08005f44
 800541c:	08005f74 	.word	0x08005f74

08005420 <arm_cfft_radix4by2_q15>:
 8005420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005424:	084d      	lsrs	r5, r1, #1
 8005426:	b081      	sub	sp, #4
 8005428:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 800542c:	4616      	mov	r6, r2
 800542e:	d049      	beq.n	80054c4 <arm_cfft_radix4by2_q15+0xa4>
 8005430:	4604      	mov	r4, r0
 8005432:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80054e0 <arm_cfft_radix4by2_q15+0xc0>
 8005436:	4696      	mov	lr, r2
 8005438:	4638      	mov	r0, r7
 800543a:	4621      	mov	r1, r4
 800543c:	462a      	mov	r2, r5
 800543e:	f04f 0c00 	mov.w	ip, #0
 8005442:	f85e 3b04 	ldr.w	r3, [lr], #4
 8005446:	f8d1 9000 	ldr.w	r9, [r1]
 800544a:	fa99 f92c 	shadd16	r9, r9, ip
 800544e:	f8d0 b000 	ldr.w	fp, [r0]
 8005452:	fa9b fb2c 	shadd16	fp, fp, ip
 8005456:	fad9 fa1b 	qsub16	sl, r9, fp
 800545a:	fa99 f92b 	shadd16	r9, r9, fp
 800545e:	f841 9b04 	str.w	r9, [r1], #4
 8005462:	fb23 f90a 	smuad	r9, r3, sl
 8005466:	fb43 f31a 	smusdx	r3, r3, sl
 800546a:	ea03 0308 	and.w	r3, r3, r8
 800546e:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8005472:	3a01      	subs	r2, #1
 8005474:	f840 3b04 	str.w	r3, [r0], #4
 8005478:	d1e3      	bne.n	8005442 <arm_cfft_radix4by2_q15+0x22>
 800547a:	4629      	mov	r1, r5
 800547c:	2302      	movs	r3, #2
 800547e:	4632      	mov	r2, r6
 8005480:	4620      	mov	r0, r4
 8005482:	f000 f8fd 	bl	8005680 <arm_radix4_butterfly_q15>
 8005486:	4638      	mov	r0, r7
 8005488:	4629      	mov	r1, r5
 800548a:	4632      	mov	r2, r6
 800548c:	2302      	movs	r3, #2
 800548e:	f000 f8f7 	bl	8005680 <arm_radix4_butterfly_q15>
 8005492:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8005496:	4620      	mov	r0, r4
 8005498:	f9b0 6000 	ldrsh.w	r6, [r0]
 800549c:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 80054a0:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 80054a4:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80054a8:	0076      	lsls	r6, r6, #1
 80054aa:	0064      	lsls	r4, r4, #1
 80054ac:	0052      	lsls	r2, r2, #1
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	8006      	strh	r6, [r0, #0]
 80054b2:	8044      	strh	r4, [r0, #2]
 80054b4:	8082      	strh	r2, [r0, #4]
 80054b6:	80c3      	strh	r3, [r0, #6]
 80054b8:	3008      	adds	r0, #8
 80054ba:	4285      	cmp	r5, r0
 80054bc:	d1ec      	bne.n	8005498 <arm_cfft_radix4by2_q15+0x78>
 80054be:	b001      	add	sp, #4
 80054c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c4:	4629      	mov	r1, r5
 80054c6:	2302      	movs	r3, #2
 80054c8:	f000 f8da 	bl	8005680 <arm_radix4_butterfly_q15>
 80054cc:	4632      	mov	r2, r6
 80054ce:	4629      	mov	r1, r5
 80054d0:	4638      	mov	r0, r7
 80054d2:	2302      	movs	r3, #2
 80054d4:	b001      	add	sp, #4
 80054d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054da:	f000 b8d1 	b.w	8005680 <arm_radix4_butterfly_q15>
 80054de:	bf00      	nop
 80054e0:	ffff0000 	.word	0xffff0000

080054e4 <arm_cfft_radix4by2_inverse_q15>:
 80054e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e8:	084d      	lsrs	r5, r1, #1
 80054ea:	b081      	sub	sp, #4
 80054ec:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 80054f0:	4616      	mov	r6, r2
 80054f2:	d049      	beq.n	8005588 <arm_cfft_radix4by2_inverse_q15+0xa4>
 80054f4:	4604      	mov	r4, r0
 80054f6:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80055a4 <arm_cfft_radix4by2_inverse_q15+0xc0>
 80054fa:	4696      	mov	lr, r2
 80054fc:	4638      	mov	r0, r7
 80054fe:	4621      	mov	r1, r4
 8005500:	462a      	mov	r2, r5
 8005502:	f04f 0c00 	mov.w	ip, #0
 8005506:	f85e 3b04 	ldr.w	r3, [lr], #4
 800550a:	f8d1 9000 	ldr.w	r9, [r1]
 800550e:	fa99 f92c 	shadd16	r9, r9, ip
 8005512:	f8d0 b000 	ldr.w	fp, [r0]
 8005516:	fa9b fb2c 	shadd16	fp, fp, ip
 800551a:	fad9 fa1b 	qsub16	sl, r9, fp
 800551e:	fa99 f92b 	shadd16	r9, r9, fp
 8005522:	f841 9b04 	str.w	r9, [r1], #4
 8005526:	fb43 f90a 	smusd	r9, r3, sl
 800552a:	fb23 f31a 	smuadx	r3, r3, sl
 800552e:	ea03 0308 	and.w	r3, r3, r8
 8005532:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8005536:	3a01      	subs	r2, #1
 8005538:	f840 3b04 	str.w	r3, [r0], #4
 800553c:	d1e3      	bne.n	8005506 <arm_cfft_radix4by2_inverse_q15+0x22>
 800553e:	4629      	mov	r1, r5
 8005540:	2302      	movs	r3, #2
 8005542:	4632      	mov	r2, r6
 8005544:	4620      	mov	r0, r4
 8005546:	f000 f9cf 	bl	80058e8 <arm_radix4_butterfly_inverse_q15>
 800554a:	4638      	mov	r0, r7
 800554c:	4629      	mov	r1, r5
 800554e:	4632      	mov	r2, r6
 8005550:	2302      	movs	r3, #2
 8005552:	f000 f9c9 	bl	80058e8 <arm_radix4_butterfly_inverse_q15>
 8005556:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800555a:	4620      	mov	r0, r4
 800555c:	f9b0 6000 	ldrsh.w	r6, [r0]
 8005560:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8005564:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8005568:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 800556c:	0076      	lsls	r6, r6, #1
 800556e:	0064      	lsls	r4, r4, #1
 8005570:	0052      	lsls	r2, r2, #1
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	8006      	strh	r6, [r0, #0]
 8005576:	8044      	strh	r4, [r0, #2]
 8005578:	8082      	strh	r2, [r0, #4]
 800557a:	80c3      	strh	r3, [r0, #6]
 800557c:	3008      	adds	r0, #8
 800557e:	4285      	cmp	r5, r0
 8005580:	d1ec      	bne.n	800555c <arm_cfft_radix4by2_inverse_q15+0x78>
 8005582:	b001      	add	sp, #4
 8005584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005588:	4629      	mov	r1, r5
 800558a:	2302      	movs	r3, #2
 800558c:	f000 f9ac 	bl	80058e8 <arm_radix4_butterfly_inverse_q15>
 8005590:	4632      	mov	r2, r6
 8005592:	4629      	mov	r1, r5
 8005594:	4638      	mov	r0, r7
 8005596:	2302      	movs	r3, #2
 8005598:	b001      	add	sp, #4
 800559a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559e:	f000 b9a3 	b.w	80058e8 <arm_radix4_butterfly_inverse_q15>
 80055a2:	bf00      	nop
 80055a4:	ffff0000 	.word	0xffff0000

080055a8 <arm_cfft_q15>:
 80055a8:	b570      	push	{r4, r5, r6, lr}
 80055aa:	2a01      	cmp	r2, #1
 80055ac:	460e      	mov	r6, r1
 80055ae:	4604      	mov	r4, r0
 80055b0:	461d      	mov	r5, r3
 80055b2:	8801      	ldrh	r1, [r0, #0]
 80055b4:	d033      	beq.n	800561e <arm_cfft_q15+0x76>
 80055b6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80055ba:	d02a      	beq.n	8005612 <arm_cfft_q15+0x6a>
 80055bc:	d90b      	bls.n	80055d6 <arm_cfft_q15+0x2e>
 80055be:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80055c2:	d026      	beq.n	8005612 <arm_cfft_q15+0x6a>
 80055c4:	d91b      	bls.n	80055fe <arm_cfft_q15+0x56>
 80055c6:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80055ca:	d00b      	beq.n	80055e4 <arm_cfft_q15+0x3c>
 80055cc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80055d0:	d01f      	beq.n	8005612 <arm_cfft_q15+0x6a>
 80055d2:	b96d      	cbnz	r5, 80055f0 <arm_cfft_q15+0x48>
 80055d4:	bd70      	pop	{r4, r5, r6, pc}
 80055d6:	2920      	cmp	r1, #32
 80055d8:	d004      	beq.n	80055e4 <arm_cfft_q15+0x3c>
 80055da:	d918      	bls.n	800560e <arm_cfft_q15+0x66>
 80055dc:	2940      	cmp	r1, #64	; 0x40
 80055de:	d018      	beq.n	8005612 <arm_cfft_q15+0x6a>
 80055e0:	2980      	cmp	r1, #128	; 0x80
 80055e2:	d1f6      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 80055e4:	6862      	ldr	r2, [r4, #4]
 80055e6:	4630      	mov	r0, r6
 80055e8:	f7ff ff1a 	bl	8005420 <arm_cfft_radix4by2_q15>
 80055ec:	2d00      	cmp	r5, #0
 80055ee:	d0f1      	beq.n	80055d4 <arm_cfft_q15+0x2c>
 80055f0:	4630      	mov	r0, r6
 80055f2:	68a2      	ldr	r2, [r4, #8]
 80055f4:	89a1      	ldrh	r1, [r4, #12]
 80055f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80055fa:	f000 baa9 	b.w	8005b50 <arm_bitreversal_16>
 80055fe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005602:	d1e6      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 8005604:	6862      	ldr	r2, [r4, #4]
 8005606:	4630      	mov	r0, r6
 8005608:	f7ff ff0a 	bl	8005420 <arm_cfft_radix4by2_q15>
 800560c:	e7ee      	b.n	80055ec <arm_cfft_q15+0x44>
 800560e:	2910      	cmp	r1, #16
 8005610:	d1df      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 8005612:	2301      	movs	r3, #1
 8005614:	6862      	ldr	r2, [r4, #4]
 8005616:	4630      	mov	r0, r6
 8005618:	f000 f832 	bl	8005680 <arm_radix4_butterfly_q15>
 800561c:	e7d9      	b.n	80055d2 <arm_cfft_q15+0x2a>
 800561e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005622:	d00a      	beq.n	800563a <arm_cfft_q15+0x92>
 8005624:	d90f      	bls.n	8005646 <arm_cfft_q15+0x9e>
 8005626:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800562a:	d006      	beq.n	800563a <arm_cfft_q15+0x92>
 800562c:	d917      	bls.n	800565e <arm_cfft_q15+0xb6>
 800562e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005632:	d00f      	beq.n	8005654 <arm_cfft_q15+0xac>
 8005634:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005638:	d1cb      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 800563a:	2301      	movs	r3, #1
 800563c:	6862      	ldr	r2, [r4, #4]
 800563e:	4630      	mov	r0, r6
 8005640:	f000 f952 	bl	80058e8 <arm_radix4_butterfly_inverse_q15>
 8005644:	e7c5      	b.n	80055d2 <arm_cfft_q15+0x2a>
 8005646:	2920      	cmp	r1, #32
 8005648:	d004      	beq.n	8005654 <arm_cfft_q15+0xac>
 800564a:	d910      	bls.n	800566e <arm_cfft_q15+0xc6>
 800564c:	2940      	cmp	r1, #64	; 0x40
 800564e:	d0f4      	beq.n	800563a <arm_cfft_q15+0x92>
 8005650:	2980      	cmp	r1, #128	; 0x80
 8005652:	d1be      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 8005654:	6862      	ldr	r2, [r4, #4]
 8005656:	4630      	mov	r0, r6
 8005658:	f7ff ff44 	bl	80054e4 <arm_cfft_radix4by2_inverse_q15>
 800565c:	e7b9      	b.n	80055d2 <arm_cfft_q15+0x2a>
 800565e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005662:	d1b6      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 8005664:	6862      	ldr	r2, [r4, #4]
 8005666:	4630      	mov	r0, r6
 8005668:	f7ff ff3c 	bl	80054e4 <arm_cfft_radix4by2_inverse_q15>
 800566c:	e7b1      	b.n	80055d2 <arm_cfft_q15+0x2a>
 800566e:	2910      	cmp	r1, #16
 8005670:	d1af      	bne.n	80055d2 <arm_cfft_q15+0x2a>
 8005672:	2301      	movs	r3, #1
 8005674:	6862      	ldr	r2, [r4, #4]
 8005676:	4630      	mov	r0, r6
 8005678:	f000 f936 	bl	80058e8 <arm_radix4_butterfly_inverse_q15>
 800567c:	e7a9      	b.n	80055d2 <arm_cfft_q15+0x2a>
 800567e:	bf00      	nop

08005680 <arm_radix4_butterfly_q15>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	088f      	lsrs	r7, r1, #2
 8005686:	b095      	sub	sp, #84	; 0x54
 8005688:	00be      	lsls	r6, r7, #2
 800568a:	4684      	mov	ip, r0
 800568c:	9011      	str	r0, [sp, #68]	; 0x44
 800568e:	4430      	add	r0, r6
 8005690:	9103      	str	r1, [sp, #12]
 8005692:	1984      	adds	r4, r0, r6
 8005694:	2100      	movs	r1, #0
 8005696:	4d93      	ldr	r5, [pc, #588]	; (80058e4 <arm_radix4_butterfly_q15+0x264>)
 8005698:	9713      	str	r7, [sp, #76]	; 0x4c
 800569a:	469a      	mov	sl, r3
 800569c:	46b9      	mov	r9, r7
 800569e:	9212      	str	r2, [sp, #72]	; 0x48
 80056a0:	4667      	mov	r7, ip
 80056a2:	4426      	add	r6, r4
 80056a4:	460b      	mov	r3, r1
 80056a6:	4694      	mov	ip, r2
 80056a8:	f8d7 b000 	ldr.w	fp, [r7]
 80056ac:	fa9b fb23 	shadd16	fp, fp, r3
 80056b0:	fa9b fb23 	shadd16	fp, fp, r3
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	fa92 f223 	shadd16	r2, r2, r3
 80056ba:	fa92 f223 	shadd16	r2, r2, r3
 80056be:	fa9b fe12 	qadd16	lr, fp, r2
 80056c2:	fadb fb12 	qsub16	fp, fp, r2
 80056c6:	6802      	ldr	r2, [r0, #0]
 80056c8:	fa92 f223 	shadd16	r2, r2, r3
 80056cc:	fa92 f223 	shadd16	r2, r2, r3
 80056d0:	f8d6 8000 	ldr.w	r8, [r6]
 80056d4:	fa98 f823 	shadd16	r8, r8, r3
 80056d8:	fa98 f823 	shadd16	r8, r8, r3
 80056dc:	fa92 f218 	qadd16	r2, r2, r8
 80056e0:	fa9e f822 	shadd16	r8, lr, r2
 80056e4:	f847 8b04 	str.w	r8, [r7], #4
 80056e8:	fade fe12 	qsub16	lr, lr, r2
 80056ec:	f85c 2031 	ldr.w	r2, [ip, r1, lsl #3]
 80056f0:	fb22 f80e 	smuad	r8, r2, lr
 80056f4:	fb42 fe1e 	smusdx	lr, r2, lr
 80056f8:	6802      	ldr	r2, [r0, #0]
 80056fa:	fa92 f223 	shadd16	r2, r2, r3
 80056fe:	fa92 f223 	shadd16	r2, r2, r3
 8005702:	ea0e 0e05 	and.w	lr, lr, r5
 8005706:	ea4e 4e18 	orr.w	lr, lr, r8, lsr #16
 800570a:	f840 eb04 	str.w	lr, [r0], #4
 800570e:	f8d6 e000 	ldr.w	lr, [r6]
 8005712:	fa9e fe23 	shadd16	lr, lr, r3
 8005716:	fa9e fe23 	shadd16	lr, lr, r3
 800571a:	fad2 f21e 	qsub16	r2, r2, lr
 800571e:	faab f812 	qasx	r8, fp, r2
 8005722:	faeb fb12 	qsax	fp, fp, r2
 8005726:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 800572a:	fb22 fe0b 	smuad	lr, r2, fp
 800572e:	fb42 f21b 	smusdx	r2, r2, fp
 8005732:	402a      	ands	r2, r5
 8005734:	ea42 421e 	orr.w	r2, r2, lr, lsr #16
 8005738:	f844 2b04 	str.w	r2, [r4], #4
 800573c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005740:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8005744:	fb22 fe08 	smuad	lr, r2, r8
 8005748:	fb42 f218 	smusdx	r2, r2, r8
 800574c:	402a      	ands	r2, r5
 800574e:	ea42 421e 	orr.w	r2, r2, lr, lsr #16
 8005752:	f1b9 0901 	subs.w	r9, r9, #1
 8005756:	f846 2b04 	str.w	r2, [r6], #4
 800575a:	4451      	add	r1, sl
 800575c:	d1a4      	bne.n	80056a8 <arm_radix4_butterfly_q15+0x28>
 800575e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005760:	2a04      	cmp	r2, #4
 8005762:	ea4f 038a 	mov.w	r3, sl, lsl #2
 8005766:	f240 80ba 	bls.w	80058de <arm_radix4_butterfly_q15+0x25e>
 800576a:	f8df b178 	ldr.w	fp, [pc, #376]	; 80058e4 <arm_radix4_butterfly_q15+0x264>
 800576e:	f8cd 9010 	str.w	r9, [sp, #16]
 8005772:	9202      	str	r2, [sp, #8]
 8005774:	9c02      	ldr	r4, [sp, #8]
 8005776:	08a1      	lsrs	r1, r4, #2
 8005778:	0088      	lsls	r0, r1, #2
 800577a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800577e:	0092      	lsls	r2, r2, #2
 8005780:	900c      	str	r0, [sp, #48]	; 0x30
 8005782:	9803      	ldr	r0, [sp, #12]
 8005784:	920f      	str	r2, [sp, #60]	; 0x3c
 8005786:	009a      	lsls	r2, r3, #2
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	4605      	mov	r5, r0
 800578c:	930d      	str	r3, [sp, #52]	; 0x34
 800578e:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005790:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005792:	9110      	str	r1, [sp, #64]	; 0x40
 8005794:	428d      	cmp	r5, r1
 8005796:	bf28      	it	cs
 8005798:	460d      	movcs	r5, r1
 800579a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800579e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80057a2:	9306      	str	r3, [sp, #24]
 80057a4:	2300      	movs	r3, #0
 80057a6:	950e      	str	r5, [sp, #56]	; 0x38
 80057a8:	9107      	str	r1, [sp, #28]
 80057aa:	00a7      	lsls	r7, r4, #2
 80057ac:	920b      	str	r2, [sp, #44]	; 0x2c
 80057ae:	9008      	str	r0, [sp, #32]
 80057b0:	9305      	str	r3, [sp, #20]
 80057b2:	9b06      	ldr	r3, [sp, #24]
 80057b4:	9a08      	ldr	r2, [sp, #32]
 80057b6:	f8d3 a000 	ldr.w	sl, [r3]
 80057ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057bc:	f8dd e014 	ldr.w	lr, [sp, #20]
 80057c0:	f8d3 9000 	ldr.w	r9, [r3]
 80057c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057c6:	f8d3 8000 	ldr.w	r8, [r3]
 80057ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057cc:	4616      	mov	r6, r2
 80057ce:	1898      	adds	r0, r3, r2
 80057d0:	9a07      	ldr	r2, [sp, #28]
 80057d2:	4615      	mov	r5, r2
 80057d4:	1899      	adds	r1, r3, r2
 80057d6:	6832      	ldr	r2, [r6, #0]
 80057d8:	682c      	ldr	r4, [r5, #0]
 80057da:	fa92 f314 	qadd16	r3, r2, r4
 80057de:	fad2 f214 	qsub16	r2, r2, r4
 80057e2:	6804      	ldr	r4, [r0, #0]
 80057e4:	f8d1 c000 	ldr.w	ip, [r1]
 80057e8:	fa94 f41c 	qadd16	r4, r4, ip
 80057ec:	9301      	str	r3, [sp, #4]
 80057ee:	fa93 fc24 	shadd16	ip, r3, r4
 80057f2:	9b04      	ldr	r3, [sp, #16]
 80057f4:	fa9c fc23 	shadd16	ip, ip, r3
 80057f8:	f8c6 c000 	str.w	ip, [r6]
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	443e      	add	r6, r7
 8005800:	fad3 f324 	shsub16	r3, r3, r4
 8005804:	fb29 fc03 	smuad	ip, r9, r3
 8005808:	fb49 f313 	smusdx	r3, r9, r3
 800580c:	ea03 030b 	and.w	r3, r3, fp
 8005810:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
 8005814:	f8d0 c000 	ldr.w	ip, [r0]
 8005818:	6003      	str	r3, [r0, #0]
 800581a:	680c      	ldr	r4, [r1, #0]
 800581c:	4438      	add	r0, r7
 800581e:	fadc f414 	qsub16	r4, ip, r4
 8005822:	faa2 f324 	shasx	r3, r2, r4
 8005826:	fae2 f224 	shsax	r2, r2, r4
 800582a:	fb2a f402 	smuad	r4, sl, r2
 800582e:	fb4a f212 	smusdx	r2, sl, r2
 8005832:	ea02 020b 	and.w	r2, r2, fp
 8005836:	ea42 4214 	orr.w	r2, r2, r4, lsr #16
 800583a:	602a      	str	r2, [r5, #0]
 800583c:	443d      	add	r5, r7
 800583e:	fb28 f203 	smuad	r2, r8, r3
 8005842:	fb48 f313 	smusdx	r3, r8, r3
 8005846:	ea03 030b 	and.w	r3, r3, fp
 800584a:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800584e:	9a02      	ldr	r2, [sp, #8]
 8005850:	600b      	str	r3, [r1, #0]
 8005852:	9b03      	ldr	r3, [sp, #12]
 8005854:	4496      	add	lr, r2
 8005856:	4573      	cmp	r3, lr
 8005858:	4439      	add	r1, r7
 800585a:	d8bc      	bhi.n	80057d6 <arm_radix4_butterfly_q15+0x156>
 800585c:	9a06      	ldr	r2, [sp, #24]
 800585e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005860:	9b05      	ldr	r3, [sp, #20]
 8005862:	440a      	add	r2, r1
 8005864:	9206      	str	r2, [sp, #24]
 8005866:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005868:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800586a:	440a      	add	r2, r1
 800586c:	920a      	str	r2, [sp, #40]	; 0x28
 800586e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005870:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005872:	440a      	add	r2, r1
 8005874:	9209      	str	r2, [sp, #36]	; 0x24
 8005876:	9a08      	ldr	r2, [sp, #32]
 8005878:	3204      	adds	r2, #4
 800587a:	9208      	str	r2, [sp, #32]
 800587c:	9a07      	ldr	r2, [sp, #28]
 800587e:	3204      	adds	r2, #4
 8005880:	9207      	str	r2, [sp, #28]
 8005882:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005884:	3301      	adds	r3, #1
 8005886:	4293      	cmp	r3, r2
 8005888:	9305      	str	r3, [sp, #20]
 800588a:	d392      	bcc.n	80057b2 <arm_radix4_butterfly_q15+0x132>
 800588c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800588e:	9202      	str	r2, [sp, #8]
 8005890:	2a04      	cmp	r2, #4
 8005892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005894:	f63f af6e 	bhi.w	8005774 <arm_radix4_butterfly_q15+0xf4>
 8005898:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800589a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	6859      	ldr	r1, [r3, #4]
 80058a0:	689f      	ldr	r7, [r3, #8]
 80058a2:	68dc      	ldr	r4, [r3, #12]
 80058a4:	fa92 f017 	qadd16	r0, r2, r7
 80058a8:	fa91 f514 	qadd16	r5, r1, r4
 80058ac:	fa90 f525 	shadd16	r5, r0, r5
 80058b0:	601d      	str	r5, [r3, #0]
 80058b2:	fa91 f514 	qadd16	r5, r1, r4
 80058b6:	fad0 f025 	shsub16	r0, r0, r5
 80058ba:	6058      	str	r0, [r3, #4]
 80058bc:	fad2 f217 	qsub16	r2, r2, r7
 80058c0:	fad1 f114 	qsub16	r1, r1, r4
 80058c4:	fae2 f021 	shsax	r0, r2, r1
 80058c8:	6098      	str	r0, [r3, #8]
 80058ca:	faa2 f221 	shasx	r2, r2, r1
 80058ce:	3e01      	subs	r6, #1
 80058d0:	60da      	str	r2, [r3, #12]
 80058d2:	f103 0310 	add.w	r3, r3, #16
 80058d6:	d1e1      	bne.n	800589c <arm_radix4_butterfly_q15+0x21c>
 80058d8:	b015      	add	sp, #84	; 0x54
 80058da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058de:	4616      	mov	r6, r2
 80058e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80058e2:	e7db      	b.n	800589c <arm_radix4_butterfly_q15+0x21c>
 80058e4:	ffff0000 	.word	0xffff0000

080058e8 <arm_radix4_butterfly_inverse_q15>:
 80058e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ec:	088f      	lsrs	r7, r1, #2
 80058ee:	b095      	sub	sp, #84	; 0x54
 80058f0:	00be      	lsls	r6, r7, #2
 80058f2:	4684      	mov	ip, r0
 80058f4:	9011      	str	r0, [sp, #68]	; 0x44
 80058f6:	4430      	add	r0, r6
 80058f8:	9103      	str	r1, [sp, #12]
 80058fa:	1984      	adds	r4, r0, r6
 80058fc:	2100      	movs	r1, #0
 80058fe:	4d93      	ldr	r5, [pc, #588]	; (8005b4c <arm_radix4_butterfly_inverse_q15+0x264>)
 8005900:	9713      	str	r7, [sp, #76]	; 0x4c
 8005902:	469a      	mov	sl, r3
 8005904:	46b9      	mov	r9, r7
 8005906:	9212      	str	r2, [sp, #72]	; 0x48
 8005908:	4667      	mov	r7, ip
 800590a:	4426      	add	r6, r4
 800590c:	460b      	mov	r3, r1
 800590e:	4694      	mov	ip, r2
 8005910:	f8d7 b000 	ldr.w	fp, [r7]
 8005914:	fa9b fb23 	shadd16	fp, fp, r3
 8005918:	fa9b fb23 	shadd16	fp, fp, r3
 800591c:	6822      	ldr	r2, [r4, #0]
 800591e:	fa92 f223 	shadd16	r2, r2, r3
 8005922:	fa92 f223 	shadd16	r2, r2, r3
 8005926:	fa9b fe12 	qadd16	lr, fp, r2
 800592a:	fadb fb12 	qsub16	fp, fp, r2
 800592e:	6802      	ldr	r2, [r0, #0]
 8005930:	fa92 f223 	shadd16	r2, r2, r3
 8005934:	fa92 f223 	shadd16	r2, r2, r3
 8005938:	f8d6 8000 	ldr.w	r8, [r6]
 800593c:	fa98 f823 	shadd16	r8, r8, r3
 8005940:	fa98 f823 	shadd16	r8, r8, r3
 8005944:	fa92 f218 	qadd16	r2, r2, r8
 8005948:	fa9e f822 	shadd16	r8, lr, r2
 800594c:	f847 8b04 	str.w	r8, [r7], #4
 8005950:	fade fe12 	qsub16	lr, lr, r2
 8005954:	f85c 2031 	ldr.w	r2, [ip, r1, lsl #3]
 8005958:	fb42 f80e 	smusd	r8, r2, lr
 800595c:	fb22 fe1e 	smuadx	lr, r2, lr
 8005960:	6802      	ldr	r2, [r0, #0]
 8005962:	fa92 f223 	shadd16	r2, r2, r3
 8005966:	fa92 f223 	shadd16	r2, r2, r3
 800596a:	ea0e 0e05 	and.w	lr, lr, r5
 800596e:	ea4e 4e18 	orr.w	lr, lr, r8, lsr #16
 8005972:	f840 eb04 	str.w	lr, [r0], #4
 8005976:	f8d6 e000 	ldr.w	lr, [r6]
 800597a:	fa9e fe23 	shadd16	lr, lr, r3
 800597e:	fa9e fe23 	shadd16	lr, lr, r3
 8005982:	fad2 f21e 	qsub16	r2, r2, lr
 8005986:	faeb f812 	qsax	r8, fp, r2
 800598a:	faab fb12 	qasx	fp, fp, r2
 800598e:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 8005992:	fb42 fe0b 	smusd	lr, r2, fp
 8005996:	fb22 f21b 	smuadx	r2, r2, fp
 800599a:	402a      	ands	r2, r5
 800599c:	ea42 421e 	orr.w	r2, r2, lr, lsr #16
 80059a0:	f844 2b04 	str.w	r2, [r4], #4
 80059a4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80059a8:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 80059ac:	fb42 fe08 	smusd	lr, r2, r8
 80059b0:	fb22 f218 	smuadx	r2, r2, r8
 80059b4:	402a      	ands	r2, r5
 80059b6:	ea42 421e 	orr.w	r2, r2, lr, lsr #16
 80059ba:	f1b9 0901 	subs.w	r9, r9, #1
 80059be:	f846 2b04 	str.w	r2, [r6], #4
 80059c2:	4451      	add	r1, sl
 80059c4:	d1a4      	bne.n	8005910 <arm_radix4_butterfly_inverse_q15+0x28>
 80059c6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80059c8:	2a04      	cmp	r2, #4
 80059ca:	ea4f 038a 	mov.w	r3, sl, lsl #2
 80059ce:	f240 80ba 	bls.w	8005b46 <arm_radix4_butterfly_inverse_q15+0x25e>
 80059d2:	f8df b178 	ldr.w	fp, [pc, #376]	; 8005b4c <arm_radix4_butterfly_inverse_q15+0x264>
 80059d6:	f8cd 9010 	str.w	r9, [sp, #16]
 80059da:	9202      	str	r2, [sp, #8]
 80059dc:	9c02      	ldr	r4, [sp, #8]
 80059de:	08a1      	lsrs	r1, r4, #2
 80059e0:	0088      	lsls	r0, r1, #2
 80059e2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80059e6:	0092      	lsls	r2, r2, #2
 80059e8:	900c      	str	r0, [sp, #48]	; 0x30
 80059ea:	9803      	ldr	r0, [sp, #12]
 80059ec:	920f      	str	r2, [sp, #60]	; 0x3c
 80059ee:	009a      	lsls	r2, r3, #2
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	4605      	mov	r5, r0
 80059f4:	930d      	str	r3, [sp, #52]	; 0x34
 80059f6:	9811      	ldr	r0, [sp, #68]	; 0x44
 80059f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80059fa:	9110      	str	r1, [sp, #64]	; 0x40
 80059fc:	428d      	cmp	r5, r1
 80059fe:	bf28      	it	cs
 8005a00:	460d      	movcs	r5, r1
 8005a02:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8005a06:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8005a0a:	9306      	str	r3, [sp, #24]
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	950e      	str	r5, [sp, #56]	; 0x38
 8005a10:	9107      	str	r1, [sp, #28]
 8005a12:	00a7      	lsls	r7, r4, #2
 8005a14:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a16:	9008      	str	r0, [sp, #32]
 8005a18:	9305      	str	r3, [sp, #20]
 8005a1a:	9b06      	ldr	r3, [sp, #24]
 8005a1c:	9a08      	ldr	r2, [sp, #32]
 8005a1e:	f8d3 a000 	ldr.w	sl, [r3]
 8005a22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a24:	f8dd e014 	ldr.w	lr, [sp, #20]
 8005a28:	f8d3 9000 	ldr.w	r9, [r3]
 8005a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a2e:	f8d3 8000 	ldr.w	r8, [r3]
 8005a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a34:	4616      	mov	r6, r2
 8005a36:	1898      	adds	r0, r3, r2
 8005a38:	9a07      	ldr	r2, [sp, #28]
 8005a3a:	4615      	mov	r5, r2
 8005a3c:	1899      	adds	r1, r3, r2
 8005a3e:	6832      	ldr	r2, [r6, #0]
 8005a40:	682c      	ldr	r4, [r5, #0]
 8005a42:	fa92 f314 	qadd16	r3, r2, r4
 8005a46:	fad2 f214 	qsub16	r2, r2, r4
 8005a4a:	6804      	ldr	r4, [r0, #0]
 8005a4c:	f8d1 c000 	ldr.w	ip, [r1]
 8005a50:	fa94 f41c 	qadd16	r4, r4, ip
 8005a54:	9301      	str	r3, [sp, #4]
 8005a56:	fa93 fc24 	shadd16	ip, r3, r4
 8005a5a:	9b04      	ldr	r3, [sp, #16]
 8005a5c:	fa9c fc23 	shadd16	ip, ip, r3
 8005a60:	f8c6 c000 	str.w	ip, [r6]
 8005a64:	9b01      	ldr	r3, [sp, #4]
 8005a66:	443e      	add	r6, r7
 8005a68:	fad3 f324 	shsub16	r3, r3, r4
 8005a6c:	fb49 fc03 	smusd	ip, r9, r3
 8005a70:	fb29 f313 	smuadx	r3, r9, r3
 8005a74:	ea03 030b 	and.w	r3, r3, fp
 8005a78:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
 8005a7c:	f8d0 c000 	ldr.w	ip, [r0]
 8005a80:	6003      	str	r3, [r0, #0]
 8005a82:	680c      	ldr	r4, [r1, #0]
 8005a84:	4438      	add	r0, r7
 8005a86:	fadc f414 	qsub16	r4, ip, r4
 8005a8a:	fae2 f324 	shsax	r3, r2, r4
 8005a8e:	faa2 f224 	shasx	r2, r2, r4
 8005a92:	fb4a f402 	smusd	r4, sl, r2
 8005a96:	fb2a f212 	smuadx	r2, sl, r2
 8005a9a:	ea02 020b 	and.w	r2, r2, fp
 8005a9e:	ea42 4214 	orr.w	r2, r2, r4, lsr #16
 8005aa2:	602a      	str	r2, [r5, #0]
 8005aa4:	443d      	add	r5, r7
 8005aa6:	fb48 f203 	smusd	r2, r8, r3
 8005aaa:	fb28 f313 	smuadx	r3, r8, r3
 8005aae:	ea03 030b 	and.w	r3, r3, fp
 8005ab2:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8005ab6:	9a02      	ldr	r2, [sp, #8]
 8005ab8:	600b      	str	r3, [r1, #0]
 8005aba:	9b03      	ldr	r3, [sp, #12]
 8005abc:	4496      	add	lr, r2
 8005abe:	4573      	cmp	r3, lr
 8005ac0:	4439      	add	r1, r7
 8005ac2:	d8bc      	bhi.n	8005a3e <arm_radix4_butterfly_inverse_q15+0x156>
 8005ac4:	9a06      	ldr	r2, [sp, #24]
 8005ac6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ac8:	9b05      	ldr	r3, [sp, #20]
 8005aca:	440a      	add	r2, r1
 8005acc:	9206      	str	r2, [sp, #24]
 8005ace:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ad2:	440a      	add	r2, r1
 8005ad4:	920a      	str	r2, [sp, #40]	; 0x28
 8005ad6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ada:	440a      	add	r2, r1
 8005adc:	9209      	str	r2, [sp, #36]	; 0x24
 8005ade:	9a08      	ldr	r2, [sp, #32]
 8005ae0:	3204      	adds	r2, #4
 8005ae2:	9208      	str	r2, [sp, #32]
 8005ae4:	9a07      	ldr	r2, [sp, #28]
 8005ae6:	3204      	adds	r2, #4
 8005ae8:	9207      	str	r2, [sp, #28]
 8005aea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005aec:	3301      	adds	r3, #1
 8005aee:	4293      	cmp	r3, r2
 8005af0:	9305      	str	r3, [sp, #20]
 8005af2:	d392      	bcc.n	8005a1a <arm_radix4_butterfly_inverse_q15+0x132>
 8005af4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005af6:	9202      	str	r2, [sp, #8]
 8005af8:	2a04      	cmp	r2, #4
 8005afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005afc:	f63f af6e 	bhi.w	80059dc <arm_radix4_butterfly_inverse_q15+0xf4>
 8005b00:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8005b02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	6859      	ldr	r1, [r3, #4]
 8005b08:	689f      	ldr	r7, [r3, #8]
 8005b0a:	68dc      	ldr	r4, [r3, #12]
 8005b0c:	fa92 f017 	qadd16	r0, r2, r7
 8005b10:	fa91 f514 	qadd16	r5, r1, r4
 8005b14:	fa90 f525 	shadd16	r5, r0, r5
 8005b18:	601d      	str	r5, [r3, #0]
 8005b1a:	fa91 f514 	qadd16	r5, r1, r4
 8005b1e:	fad0 f025 	shsub16	r0, r0, r5
 8005b22:	6058      	str	r0, [r3, #4]
 8005b24:	fad2 f217 	qsub16	r2, r2, r7
 8005b28:	fad1 f114 	qsub16	r1, r1, r4
 8005b2c:	faa2 f021 	shasx	r0, r2, r1
 8005b30:	6098      	str	r0, [r3, #8]
 8005b32:	fae2 f221 	shsax	r2, r2, r1
 8005b36:	3e01      	subs	r6, #1
 8005b38:	60da      	str	r2, [r3, #12]
 8005b3a:	f103 0310 	add.w	r3, r3, #16
 8005b3e:	d1e1      	bne.n	8005b04 <arm_radix4_butterfly_inverse_q15+0x21c>
 8005b40:	b015      	add	sp, #84	; 0x54
 8005b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b46:	4616      	mov	r6, r2
 8005b48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b4a:	e7db      	b.n	8005b04 <arm_radix4_butterfly_inverse_q15+0x21c>
 8005b4c:	ffff0000 	.word	0xffff0000

08005b50 <arm_bitreversal_16>:
 8005b50:	b1f1      	cbz	r1, 8005b90 <arm_bitreversal_16+0x40>
 8005b52:	b4f0      	push	{r4, r5, r6, r7}
 8005b54:	2400      	movs	r4, #0
 8005b56:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 8005b5a:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8005b5e:	886d      	ldrh	r5, [r5, #2]
 8005b60:	08ad      	lsrs	r5, r5, #2
 8005b62:	089b      	lsrs	r3, r3, #2
 8005b64:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 8005b68:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 8005b6c:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 8005b70:	006e      	lsls	r6, r5, #1
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 8005b78:	3302      	adds	r3, #2
 8005b7a:	1cb5      	adds	r5, r6, #2
 8005b7c:	3402      	adds	r4, #2
 8005b7e:	b2a4      	uxth	r4, r4
 8005b80:	5ac6      	ldrh	r6, [r0, r3]
 8005b82:	5b47      	ldrh	r7, [r0, r5]
 8005b84:	52c7      	strh	r7, [r0, r3]
 8005b86:	42a1      	cmp	r1, r4
 8005b88:	5346      	strh	r6, [r0, r5]
 8005b8a:	d8e4      	bhi.n	8005b56 <arm_bitreversal_16+0x6>
 8005b8c:	bcf0      	pop	{r4, r5, r6, r7}
 8005b8e:	4770      	bx	lr
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop

08005b94 <__libc_init_array>:
 8005b94:	b570      	push	{r4, r5, r6, lr}
 8005b96:	4d0d      	ldr	r5, [pc, #52]	; (8005bcc <__libc_init_array+0x38>)
 8005b98:	4c0d      	ldr	r4, [pc, #52]	; (8005bd0 <__libc_init_array+0x3c>)
 8005b9a:	1b64      	subs	r4, r4, r5
 8005b9c:	10a4      	asrs	r4, r4, #2
 8005b9e:	2600      	movs	r6, #0
 8005ba0:	42a6      	cmp	r6, r4
 8005ba2:	d109      	bne.n	8005bb8 <__libc_init_array+0x24>
 8005ba4:	4d0b      	ldr	r5, [pc, #44]	; (8005bd4 <__libc_init_array+0x40>)
 8005ba6:	4c0c      	ldr	r4, [pc, #48]	; (8005bd8 <__libc_init_array+0x44>)
 8005ba8:	f000 f952 	bl	8005e50 <_init>
 8005bac:	1b64      	subs	r4, r4, r5
 8005bae:	10a4      	asrs	r4, r4, #2
 8005bb0:	2600      	movs	r6, #0
 8005bb2:	42a6      	cmp	r6, r4
 8005bb4:	d105      	bne.n	8005bc2 <__libc_init_array+0x2e>
 8005bb6:	bd70      	pop	{r4, r5, r6, pc}
 8005bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bbc:	4798      	blx	r3
 8005bbe:	3601      	adds	r6, #1
 8005bc0:	e7ee      	b.n	8005ba0 <__libc_init_array+0xc>
 8005bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bc6:	4798      	blx	r3
 8005bc8:	3601      	adds	r6, #1
 8005bca:	e7f2      	b.n	8005bb2 <__libc_init_array+0x1e>
 8005bcc:	08017dd4 	.word	0x08017dd4
 8005bd0:	08017dd4 	.word	0x08017dd4
 8005bd4:	08017dd4 	.word	0x08017dd4
 8005bd8:	08017dd8 	.word	0x08017dd8

08005bdc <__itoa>:
 8005bdc:	1e93      	subs	r3, r2, #2
 8005bde:	2b22      	cmp	r3, #34	; 0x22
 8005be0:	b510      	push	{r4, lr}
 8005be2:	460c      	mov	r4, r1
 8005be4:	d904      	bls.n	8005bf0 <__itoa+0x14>
 8005be6:	2300      	movs	r3, #0
 8005be8:	700b      	strb	r3, [r1, #0]
 8005bea:	461c      	mov	r4, r3
 8005bec:	4620      	mov	r0, r4
 8005bee:	bd10      	pop	{r4, pc}
 8005bf0:	2a0a      	cmp	r2, #10
 8005bf2:	d109      	bne.n	8005c08 <__itoa+0x2c>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	da07      	bge.n	8005c08 <__itoa+0x2c>
 8005bf8:	232d      	movs	r3, #45	; 0x2d
 8005bfa:	700b      	strb	r3, [r1, #0]
 8005bfc:	4240      	negs	r0, r0
 8005bfe:	2101      	movs	r1, #1
 8005c00:	4421      	add	r1, r4
 8005c02:	f000 f887 	bl	8005d14 <__utoa>
 8005c06:	e7f1      	b.n	8005bec <__itoa+0x10>
 8005c08:	2100      	movs	r1, #0
 8005c0a:	e7f9      	b.n	8005c00 <__itoa+0x24>

08005c0c <itoa>:
 8005c0c:	f7ff bfe6 	b.w	8005bdc <__itoa>

08005c10 <__retarget_lock_acquire_recursive>:
 8005c10:	4770      	bx	lr

08005c12 <__retarget_lock_release_recursive>:
 8005c12:	4770      	bx	lr

08005c14 <memcpy>:
 8005c14:	440a      	add	r2, r1
 8005c16:	4291      	cmp	r1, r2
 8005c18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005c1c:	d100      	bne.n	8005c20 <memcpy+0xc>
 8005c1e:	4770      	bx	lr
 8005c20:	b510      	push	{r4, lr}
 8005c22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c2a:	4291      	cmp	r1, r2
 8005c2c:	d1f9      	bne.n	8005c22 <memcpy+0xe>
 8005c2e:	bd10      	pop	{r4, pc}

08005c30 <memset>:
 8005c30:	4402      	add	r2, r0
 8005c32:	4603      	mov	r3, r0
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d100      	bne.n	8005c3a <memset+0xa>
 8005c38:	4770      	bx	lr
 8005c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c3e:	e7f9      	b.n	8005c34 <memset+0x4>

08005c40 <cleanup_glue>:
 8005c40:	b538      	push	{r3, r4, r5, lr}
 8005c42:	460c      	mov	r4, r1
 8005c44:	6809      	ldr	r1, [r1, #0]
 8005c46:	4605      	mov	r5, r0
 8005c48:	b109      	cbz	r1, 8005c4e <cleanup_glue+0xe>
 8005c4a:	f7ff fff9 	bl	8005c40 <cleanup_glue>
 8005c4e:	4621      	mov	r1, r4
 8005c50:	4628      	mov	r0, r5
 8005c52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c56:	f000 b8ab 	b.w	8005db0 <_free_r>
	...

08005c5c <_reclaim_reent>:
 8005c5c:	4b2c      	ldr	r3, [pc, #176]	; (8005d10 <_reclaim_reent+0xb4>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4283      	cmp	r3, r0
 8005c62:	b570      	push	{r4, r5, r6, lr}
 8005c64:	4604      	mov	r4, r0
 8005c66:	d051      	beq.n	8005d0c <_reclaim_reent+0xb0>
 8005c68:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005c6a:	b143      	cbz	r3, 8005c7e <_reclaim_reent+0x22>
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d14a      	bne.n	8005d08 <_reclaim_reent+0xac>
 8005c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c74:	6819      	ldr	r1, [r3, #0]
 8005c76:	b111      	cbz	r1, 8005c7e <_reclaim_reent+0x22>
 8005c78:	4620      	mov	r0, r4
 8005c7a:	f000 f899 	bl	8005db0 <_free_r>
 8005c7e:	6961      	ldr	r1, [r4, #20]
 8005c80:	b111      	cbz	r1, 8005c88 <_reclaim_reent+0x2c>
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 f894 	bl	8005db0 <_free_r>
 8005c88:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005c8a:	b111      	cbz	r1, 8005c92 <_reclaim_reent+0x36>
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	f000 f88f 	bl	8005db0 <_free_r>
 8005c92:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005c94:	b111      	cbz	r1, 8005c9c <_reclaim_reent+0x40>
 8005c96:	4620      	mov	r0, r4
 8005c98:	f000 f88a 	bl	8005db0 <_free_r>
 8005c9c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005c9e:	b111      	cbz	r1, 8005ca6 <_reclaim_reent+0x4a>
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 f885 	bl	8005db0 <_free_r>
 8005ca6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005ca8:	b111      	cbz	r1, 8005cb0 <_reclaim_reent+0x54>
 8005caa:	4620      	mov	r0, r4
 8005cac:	f000 f880 	bl	8005db0 <_free_r>
 8005cb0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005cb2:	b111      	cbz	r1, 8005cba <_reclaim_reent+0x5e>
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f000 f87b 	bl	8005db0 <_free_r>
 8005cba:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005cbc:	b111      	cbz	r1, 8005cc4 <_reclaim_reent+0x68>
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	f000 f876 	bl	8005db0 <_free_r>
 8005cc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cc6:	b111      	cbz	r1, 8005cce <_reclaim_reent+0x72>
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f000 f871 	bl	8005db0 <_free_r>
 8005cce:	69a3      	ldr	r3, [r4, #24]
 8005cd0:	b1e3      	cbz	r3, 8005d0c <_reclaim_reent+0xb0>
 8005cd2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	4798      	blx	r3
 8005cd8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005cda:	b1b9      	cbz	r1, 8005d0c <_reclaim_reent+0xb0>
 8005cdc:	4620      	mov	r0, r4
 8005cde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005ce2:	f7ff bfad 	b.w	8005c40 <cleanup_glue>
 8005ce6:	5949      	ldr	r1, [r1, r5]
 8005ce8:	b941      	cbnz	r1, 8005cfc <_reclaim_reent+0xa0>
 8005cea:	3504      	adds	r5, #4
 8005cec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cee:	2d80      	cmp	r5, #128	; 0x80
 8005cf0:	68d9      	ldr	r1, [r3, #12]
 8005cf2:	d1f8      	bne.n	8005ce6 <_reclaim_reent+0x8a>
 8005cf4:	4620      	mov	r0, r4
 8005cf6:	f000 f85b 	bl	8005db0 <_free_r>
 8005cfa:	e7ba      	b.n	8005c72 <_reclaim_reent+0x16>
 8005cfc:	680e      	ldr	r6, [r1, #0]
 8005cfe:	4620      	mov	r0, r4
 8005d00:	f000 f856 	bl	8005db0 <_free_r>
 8005d04:	4631      	mov	r1, r6
 8005d06:	e7ef      	b.n	8005ce8 <_reclaim_reent+0x8c>
 8005d08:	2500      	movs	r5, #0
 8005d0a:	e7ef      	b.n	8005cec <_reclaim_reent+0x90>
 8005d0c:	bd70      	pop	{r4, r5, r6, pc}
 8005d0e:	bf00      	nop
 8005d10:	20000010 	.word	0x20000010

08005d14 <__utoa>:
 8005d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d16:	4c1f      	ldr	r4, [pc, #124]	; (8005d94 <__utoa+0x80>)
 8005d18:	b08b      	sub	sp, #44	; 0x2c
 8005d1a:	4605      	mov	r5, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	466e      	mov	r6, sp
 8005d20:	f104 0c20 	add.w	ip, r4, #32
 8005d24:	6820      	ldr	r0, [r4, #0]
 8005d26:	6861      	ldr	r1, [r4, #4]
 8005d28:	4637      	mov	r7, r6
 8005d2a:	c703      	stmia	r7!, {r0, r1}
 8005d2c:	3408      	adds	r4, #8
 8005d2e:	4564      	cmp	r4, ip
 8005d30:	463e      	mov	r6, r7
 8005d32:	d1f7      	bne.n	8005d24 <__utoa+0x10>
 8005d34:	7921      	ldrb	r1, [r4, #4]
 8005d36:	7139      	strb	r1, [r7, #4]
 8005d38:	1e91      	subs	r1, r2, #2
 8005d3a:	6820      	ldr	r0, [r4, #0]
 8005d3c:	6038      	str	r0, [r7, #0]
 8005d3e:	2922      	cmp	r1, #34	; 0x22
 8005d40:	f04f 0100 	mov.w	r1, #0
 8005d44:	d904      	bls.n	8005d50 <__utoa+0x3c>
 8005d46:	7019      	strb	r1, [r3, #0]
 8005d48:	460b      	mov	r3, r1
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	b00b      	add	sp, #44	; 0x2c
 8005d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d50:	1e58      	subs	r0, r3, #1
 8005d52:	4684      	mov	ip, r0
 8005d54:	fbb5 f7f2 	udiv	r7, r5, r2
 8005d58:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8005d5c:	fb02 5617 	mls	r6, r2, r7, r5
 8005d60:	4476      	add	r6, lr
 8005d62:	460c      	mov	r4, r1
 8005d64:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8005d68:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8005d6c:	462e      	mov	r6, r5
 8005d6e:	42b2      	cmp	r2, r6
 8005d70:	f101 0101 	add.w	r1, r1, #1
 8005d74:	463d      	mov	r5, r7
 8005d76:	d9ed      	bls.n	8005d54 <__utoa+0x40>
 8005d78:	2200      	movs	r2, #0
 8005d7a:	545a      	strb	r2, [r3, r1]
 8005d7c:	1919      	adds	r1, r3, r4
 8005d7e:	1aa5      	subs	r5, r4, r2
 8005d80:	42aa      	cmp	r2, r5
 8005d82:	dae2      	bge.n	8005d4a <__utoa+0x36>
 8005d84:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8005d88:	780e      	ldrb	r6, [r1, #0]
 8005d8a:	7006      	strb	r6, [r0, #0]
 8005d8c:	3201      	adds	r2, #1
 8005d8e:	f801 5901 	strb.w	r5, [r1], #-1
 8005d92:	e7f4      	b.n	8005d7e <__utoa+0x6a>
 8005d94:	08017dac 	.word	0x08017dac

08005d98 <__malloc_lock>:
 8005d98:	4801      	ldr	r0, [pc, #4]	; (8005da0 <__malloc_lock+0x8>)
 8005d9a:	f7ff bf39 	b.w	8005c10 <__retarget_lock_acquire_recursive>
 8005d9e:	bf00      	nop
 8005da0:	20004684 	.word	0x20004684

08005da4 <__malloc_unlock>:
 8005da4:	4801      	ldr	r0, [pc, #4]	; (8005dac <__malloc_unlock+0x8>)
 8005da6:	f7ff bf34 	b.w	8005c12 <__retarget_lock_release_recursive>
 8005daa:	bf00      	nop
 8005dac:	20004684 	.word	0x20004684

08005db0 <_free_r>:
 8005db0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005db2:	2900      	cmp	r1, #0
 8005db4:	d048      	beq.n	8005e48 <_free_r+0x98>
 8005db6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dba:	9001      	str	r0, [sp, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f1a1 0404 	sub.w	r4, r1, #4
 8005dc2:	bfb8      	it	lt
 8005dc4:	18e4      	addlt	r4, r4, r3
 8005dc6:	f7ff ffe7 	bl	8005d98 <__malloc_lock>
 8005dca:	4a20      	ldr	r2, [pc, #128]	; (8005e4c <_free_r+0x9c>)
 8005dcc:	9801      	ldr	r0, [sp, #4]
 8005dce:	6813      	ldr	r3, [r2, #0]
 8005dd0:	4615      	mov	r5, r2
 8005dd2:	b933      	cbnz	r3, 8005de2 <_free_r+0x32>
 8005dd4:	6063      	str	r3, [r4, #4]
 8005dd6:	6014      	str	r4, [r2, #0]
 8005dd8:	b003      	add	sp, #12
 8005dda:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005dde:	f7ff bfe1 	b.w	8005da4 <__malloc_unlock>
 8005de2:	42a3      	cmp	r3, r4
 8005de4:	d90b      	bls.n	8005dfe <_free_r+0x4e>
 8005de6:	6821      	ldr	r1, [r4, #0]
 8005de8:	1862      	adds	r2, r4, r1
 8005dea:	4293      	cmp	r3, r2
 8005dec:	bf04      	itt	eq
 8005dee:	681a      	ldreq	r2, [r3, #0]
 8005df0:	685b      	ldreq	r3, [r3, #4]
 8005df2:	6063      	str	r3, [r4, #4]
 8005df4:	bf04      	itt	eq
 8005df6:	1852      	addeq	r2, r2, r1
 8005df8:	6022      	streq	r2, [r4, #0]
 8005dfa:	602c      	str	r4, [r5, #0]
 8005dfc:	e7ec      	b.n	8005dd8 <_free_r+0x28>
 8005dfe:	461a      	mov	r2, r3
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	b10b      	cbz	r3, 8005e08 <_free_r+0x58>
 8005e04:	42a3      	cmp	r3, r4
 8005e06:	d9fa      	bls.n	8005dfe <_free_r+0x4e>
 8005e08:	6811      	ldr	r1, [r2, #0]
 8005e0a:	1855      	adds	r5, r2, r1
 8005e0c:	42a5      	cmp	r5, r4
 8005e0e:	d10b      	bne.n	8005e28 <_free_r+0x78>
 8005e10:	6824      	ldr	r4, [r4, #0]
 8005e12:	4421      	add	r1, r4
 8005e14:	1854      	adds	r4, r2, r1
 8005e16:	42a3      	cmp	r3, r4
 8005e18:	6011      	str	r1, [r2, #0]
 8005e1a:	d1dd      	bne.n	8005dd8 <_free_r+0x28>
 8005e1c:	681c      	ldr	r4, [r3, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	6053      	str	r3, [r2, #4]
 8005e22:	4421      	add	r1, r4
 8005e24:	6011      	str	r1, [r2, #0]
 8005e26:	e7d7      	b.n	8005dd8 <_free_r+0x28>
 8005e28:	d902      	bls.n	8005e30 <_free_r+0x80>
 8005e2a:	230c      	movs	r3, #12
 8005e2c:	6003      	str	r3, [r0, #0]
 8005e2e:	e7d3      	b.n	8005dd8 <_free_r+0x28>
 8005e30:	6825      	ldr	r5, [r4, #0]
 8005e32:	1961      	adds	r1, r4, r5
 8005e34:	428b      	cmp	r3, r1
 8005e36:	bf04      	itt	eq
 8005e38:	6819      	ldreq	r1, [r3, #0]
 8005e3a:	685b      	ldreq	r3, [r3, #4]
 8005e3c:	6063      	str	r3, [r4, #4]
 8005e3e:	bf04      	itt	eq
 8005e40:	1949      	addeq	r1, r1, r5
 8005e42:	6021      	streq	r1, [r4, #0]
 8005e44:	6054      	str	r4, [r2, #4]
 8005e46:	e7c7      	b.n	8005dd8 <_free_r+0x28>
 8005e48:	b003      	add	sp, #12
 8005e4a:	bd30      	pop	{r4, r5, pc}
 8005e4c:	200045dc 	.word	0x200045dc

08005e50 <_init>:
 8005e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e52:	bf00      	nop
 8005e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e56:	bc08      	pop	{r3}
 8005e58:	469e      	mov	lr, r3
 8005e5a:	4770      	bx	lr

08005e5c <_fini>:
 8005e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5e:	bf00      	nop
 8005e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e62:	bc08      	pop	{r3}
 8005e64:	469e      	mov	lr, r3
 8005e66:	4770      	bx	lr
