// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sun Jun  4 11:43:43 2023
// Host        : LAPTOP-ST2QD1SE running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ peashooter_sim_netlist.v
// Design      : peashooter
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "peashooter,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "peashooter.mem" *) 
  (* C_INIT_FILE_NAME = "peashooter.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "3600" *) 
  (* C_READ_DEPTH_B = "3600" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "3600" *) 
  (* C_WRITE_DEPTH_B = "3600" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hEEEEFEEFF8325EFEEEEEEEEEEEEEEFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_01(256'hEEEEEEEEFEFF503400DFEEEEEEEEEEEFFEB9766679BEFFEEEEEEEEEEEEEEEEEE),
    .INIT_02(256'hEEEEEEEEEEEEFEF70565611FFEEEEEEEEFFA5210111110125AFFEEEEEEEEEEEE),
    .INIT_03(256'hEEEEEEEEEEEEEEEEFFC046555615FFEEEEEFFA40134555555543104AFFEEEEEE),
    .INIT_04(256'h00BFEEEEEEEEEEEEEEEEFF51623555615FFEEEFE501565555555555565105EFE),
    .INIT_05(256'h4688710AFEEEEEEFEEEEEEEEFD132003556702AFFFA104655555555555555554),
    .INIT_06(256'h555548DEDA309FEEFFEEEFFFEEEEF91411115548800354024555555555555555),
    .INIT_07(256'h5555555547DFFE920BFFB643347CFFEEF61311114555C8421242145555555555),
    .INIT_08(256'h41035555555545AFFFB605F6012332117FFEF42211103653BB3566208A355555),
    .INIT_09(256'h0464029645555555546BDEC643414434555405FFF432111135549C4555213555),
    .INIT_0A(256'h5542455207FC2555555555458985620432345555506FF332111125547B555521),
    .INIT_0B(256'h69555555555212843555555555544445541224555555550BF341111125556A54),
    .INIT_0C(256'h2555685555555552110055555555555555555512555555555626F34111112555),
    .INIT_0D(256'h11112555675555555553111455555555555555555522555555323453F3421111),
    .INIT_0E(256'hF43211113555665555555555334555555555555555555530255540351123F342),
    .INIT_0F(256'hA107F42211113655655555555555555555555555555555555525601116DF6113),
    .INIT_10(256'hFEEFA03EF51311114655555555555555555555555555555555555518F978CFFF),
    .INIT_11(256'hFEEEEEEFB7EFF81411114545445555555555555555555555555555555508FFFF),
    .INIT_12(256'h522EFEEEEEEEEFFEFC142102555435555555555555555555555555555555541B),
    .INIT_13(256'h5555606FEEEEEEEEEEEEFF325115555235555555555555555555555555555555),
    .INIT_14(256'h5555555532EFEEEEEEEEEEEEFF90555555314455555555555555555555555555),
    .INIT_15(256'h55555555555508FEEEEEEEEEEEEEFEF506655301541155555555555555555555),
    .INIT_16(256'h55555555555555602FFEEEEEEEEEEEEEFEFF3034007DEEB21555555555555555),
    .INIT_17(256'h55555555555555555600DFEEEEEEEEEEEEEEFEEFF6103CFFEFFF106555555555),
    .INIT_18(256'h56555555555555555556501DFEEEEEEEEEEEEEEEFEEEFFDBFFEEEEEFD0065555),
    .INIT_19(256'hEFE40355555555555555555204EFEEEEEEEEEEEEEEEEFEEEEEFFEEEEEEEEFD10),
    .INIT_1A(256'hEEEEEEFF810355555555555652018FFEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEE),
    .INIT_1B(256'hEEEEEEEEEEEEFD72113444444442127EFEEEEEEEEEEEEEEEEEEEFEEEEEEEEEEE),
    .INIT_1C(256'hEEEEEEEEEEEEEEEEEFFEB80021111201BFFFEEEEEEEEEEEEEEEEEEEEFEEEEEEE),
    .INIT_1D(256'hFEEEEEEEEEEEEEEEEEEEEEEEFFA03444430AFFEEEEEEEEEEEEEEEEEEEEEEFEEE),
    .INIT_1E(256'hEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEF90233219FEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_1F(256'hEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEFD322317FEEEEEEEEEEEEEEEEEEEEE),
    .INIT_20(256'hEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEFD43454CFEEEEEEEEEEEEEEEEE),
    .INIT_21(256'hEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEFE43536FEEEEEEEEEEEEEE),
    .INIT_22(256'hEEEEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEEE43529FEEEEEEEEEE),
    .INIT_23(256'h9ACFFEEEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEFFEEFFFFEFD4344DFFFFFFE),
    .INIT_24(256'hD5222236AFFEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEFFFE9665679DFFC3437FFBA),
    .INIT_25(256'h15562145555107FEEEEEEEEEEEEEEEEEFEEEEEEEEFFFEDDF8002332239FB243C),
    .INIT_26(256'h4422353245444454309FEEEEEEEEEEEEEEEEFEEEEEEEFE9754453144545541A9),
    .INIT_27(256'h34544422454444444447608FEEEEEEEEEEEEEEEEFEEEEEEFC323444444534544),
    .INIT_28(256'h44454345454354344444445464DFEEEEEEEEEEEEEEEEFEEEEEFD235555555553),
    .INIT_29(256'h5555554443354434533554444542BFFEEEEEEEEEEEEEEEEEFEEEEEF525555555),
    .INIT_2A(256'h55555555555554345335425433444432BFFFEEEEEEEEEEEEEEEEFEEEEFA25555),
    .INIT_2B(256'hFC3555555555555555335245234445555544459EFEEEEEEEEEEEEEEEFEEEEF53),
    .INIT_2C(256'hFEEEFB35555555555555555234532445555555555324CFEEEEEEEEEEEEEEFEEE),
    .INIT_2D(256'hEEEEFEEEFA355555555555555553134345444555555555533CFEEEEEEEEEEEEE),
    .INIT_2E(256'hEEEEEEEEFEEEFA3643335555555555543455555555555555555526FEEEEEEEEE),
    .INIT_2F(256'hEEEEEEEEEEEEFEEEFB354AB72465555555545555555555555555555524DFEEEE),
    .INIT_30(256'h54DFEEEEEEEEEEEEFEEEFD42AFFFB236555555545555555555555555555538FE),
    .INIT_31(256'h5555539FEEEEEEEEEEEEFEEEEF61DFFEFD335555555455555555555555555555),
    .INIT_32(256'h55555555538FEEEEEEEEEEEEFEEEEFD1AFADEFC2455555435555555555555555),
    .INIT_33(256'h555553343246539FEEEEEEEEEEEEFEEEEEFA358FEEFA15555542455555555555),
    .INIT_34(256'h5555555236ACCA4363BFEEEEEEEEEEEEFEEEEEEFBAFEEEEF8134436925555555),
    .INIT_35(256'hE50255543236BFFFFFE335EEEEEEEEEEEEEEFEEEEEEEFFEEEEEEFB5005DF5244),
    .INIT_36(256'hFEEEFEB6133468DFFEEEFBE60AFEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEFF88FFF),
    .INIT_37(256'hEEEEEEEEEFFEBBCDFFFEEEEEFA459FEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEF),
    .INIT_38(256'h000000000000000000000000000000000000000000000000FEEEEEEEEEEEEEEE),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_01(256'hEEEEEEEEFFEEEEFFFF88332245DDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFF),
    .INIT_02(256'hFFEEBB88666655666688BBEEFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_03(256'hEEEEEEEEEEEEEEEEFFEEFFFF4401799B2400CCFFEEEEEEEEEEEEEEEEEEEEEEFF),
    .INIT_04(256'hEEFFFF994423232435454645352423234499FFFFEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_05(256'hEEEEEEEEEEEEEEEEEEEEEEEEFFEEFF6601ADBEBDCF4611EEFFEEEEEEEEEEEEEE),
    .INIT_06(256'hEEEEEEFFFFAA33124589ACCECECECECECECEAC79451233AAFFFFEEEEEEEEEEEE),
    .INIT_07(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFCC009BCFADACACDF4544FFFFEEEE),
    .INIT_08(256'h44FFFFFEEEEEFFED440156BDDFCEBDBDBCBCBCBCBCBDBDCEDFBD560144EEFFEE),
    .INIT_09(256'h2300BBFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFF4445BE3557AD9CBDDE12),
    .INIT_0A(256'hBE9CDEAB002299FFFFFF991145BCDFBDACBCBCBCBCBCBCBCBCBCBCBCACBDDFAC),
    .INIT_0B(256'hACBDCDDEDF570099FFEEEEEEEEEEEEFEFEEEEEEEEEEEEEEEFFDD228B46000078),
    .INIT_0C(256'h01120123ACADACDEBB46123355332257ACCEBCBCBCBCBCBCBCBCBCBCBCBCBCBC),
    .INIT_0D(256'hBCBCBCBCACCDEFFFFFFF8A0088FFEEEEFFFFEEEDEEFFFFFFEEEEEEEEFF98348A),
    .INIT_0E(256'hFF5557570112120179BDACBDEFDFAC7857798A35128ACEBCBCBDBDBCBCBCBCBC),
    .INIT_0F(256'hACBCBCBCBCBCBCBCACCDEFFFFFFFFF8A00BBFFFFBB664535455577CCFFFFEEEE),
    .INIT_10(256'h77FFFFEEFF5568351212120168BEACACEEDEACCEDFDF460078BCACBDCEBDBDBD),
    .INIT_11(256'h7923138ACEBCBCBCBCBCBCBCACBCDEFFFFFFDEDF5655FF770103375948361413),
    .INIT_12(256'h6A7B7B591355FFFFFF5568241212120157BEACACCEEEACBCBDAC24122379BECE),
    .INIT_13(256'h028ADF7901238878ACBDBCBCBCBCBCBCBCACBDDEFFFFEECDBD45441349595758),
    .INIT_14(256'h57343648696A696B8C2466FFFF5669231212120146BDACACCDEEBCACBDBD3400),
    .INIT_15(256'hBCCE8A2479CECD350078FFCC68CDBCBCBCBCBCBCBCBCACBDCDDECDBCDF560069),
    .INIT_16(256'hCE9A223424486A6A6A6A696A6B9C23AAFF5679131212120145ADACACBDDEBDAC),
    .INIT_17(256'hBDDEBDACBCBCBDBDBDBDAC341234894579CEBCBCBCBCBCBCBCBCBCACACACACAC),
    .INIT_18(256'hBCACBCBCBDCD3313596A6A6A6A696A7C6B9E6756FF5679131212120145ADACAC),
    .INIT_19(256'h45ADACACBDCDBCBCBCBCBCBDBDBDAC2413230002ACBDBCBCBCBCBCBCBCBCBCBC),
    .INIT_1A(256'hBCBCBCBCBCBCBCBCBCCE55036B6B6A6A6A7B593747599B56FF56791312121201),
    .INIT_1B(256'h1212120146AD9CACBDCDBCBCBCBCBCBCBCBDCE5701020269CEBCBCBCBCBCBCBC),
    .INIT_1C(256'hBCBCBCBCBCBCBCBCBCBCBCBCBCCE6800256B7B7B5915346612234545FF567913),
    .INIT_1D(256'hFF5569241212120157BE9C9BCDBDACBCBCBCBCBCBCBCBDBD68467ABDBDBCBCBC),
    .INIT_1E(256'hACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDACBE5744661325242466DDFF66252434),
    .INIT_1F(256'hAA240378FF5568351212120168BE8B9BCDBDACBCBCBCBCBCBCBCACBDCEBECEBD),
    .INIT_20(256'hBCBDBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCAC9CBD4577FF997788CCFFFFFF),
    .INIT_21(256'hFFEEEEFFBB0034EEFF5557571112120179BE8B9BBD9BACBCBCBCBCBCBCBCBCBC),
    .INIT_22(256'hBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCAC9C9BAD3477FFFFFFFF),
    .INIT_23(256'hFFEEEEEEEEEEEEFFBB77EEFFFF774579011212128BBE7AAC8A8AACACBCBCBCBC),
    .INIT_24(256'hACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACAC9C9B8B9C23AA),
    .INIT_25(256'h8C6823EEFFEEEEEEEEEEEEEEEEFFFFEEFFBB238B23010045BE9C8B9A569C9B9C),
    .INIT_26(256'h479C8B9B9CACACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACAC9C9B8B),
    .INIT_27(256'h9B8B8B6A9D3455FFEEEEEEEEEEEEEEEEEEEEEEEEFFFF33688B01239BBE8B9B56),
    .INIT_28(256'h9C8B67235A698B9C9B9B9CACACACBCBCBDBCBCBCBCBCBCBCBCBCBCBCACACAC9C),
    .INIT_29(256'h9C9B9B8B8B7B6A7B8A33DDFFEEEEEEEEEEEEEEEEEEEEEEEEFFFF9801BE9C9BBE),
    .INIT_2A(256'h12BEBE9C8B460013564513368C8B8B9B9B9CACACACACACACACACACACACACACAC),
    .INIT_2B(256'h9C9C9B9B8B8B8B7A7A6A6AAD2277FFEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEFF44),
    .INIT_2C(256'hFFEEFFFF22015869130077DCEDEDAA22248C8B8B8B8B9B9B9C9C9C9CACAC9C9C),
    .INIT_2D(256'h9B9B9B8B8B8B8B8B8B7A7A6A6A6A9D3522FFFFEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_2E(256'hEEEEEEEEFFEEEEFFFF66121233BBFFFFEEFFFFFF11148C7B7A8B8B8B8B8B9B9B),
    .INIT_2F(256'h7A7B8B8B8B8B8B8B7B7A7A7A7A6A6A6A7B8C3500DDFFEEEEEEEEEEEEEEEEEEEE),
    .INIT_30(256'hEEEEEEEEEEEEEEEEFFEEEEEEFFFFDDBBFFFFEEEEEEEEEEFFDD00147C7B6A7A7A),
    .INIT_31(256'h7B7C6A6A6A6A7A7A7A7A7A7A6A6A6A6A6A6A6A7C7B1311DDFFEEEEEEEEEEEEEE),
    .INIT_32(256'hEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEFFFFEEEEEEEEEEEEEEEEFFDD1103),
    .INIT_33(256'hEEFFEE3300477C7B6A6A6A6A6A6A6A6A6A6A6A6A6A7B7C470033EEFFEEEEEEEE),
    .INIT_34(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_35(256'hEEEEEEEEEEEEFFFF881102487B7C7B7B7B7B7B7B7B7B7B7C7B47021188FFFFEE),
    .INIT_36(256'hFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_37(256'hEEEEEEEEEEEEEEEEEEEEEEFEFFDD76332425476969696A6969585736233376ED),
    .INIT_38(256'hBAFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEE),
    .INIT_39(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFEEBB8811012423232312231311),
    .INIT_3A(256'h483814AAFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE),
    .INIT_3B(256'hFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFEFFFFAA0326373737),
    .INIT_3C(256'h13253636361399FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_3D(256'hEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFAA),
    .INIT_3E(256'hEEEEFFED352525251578FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_3F(256'hEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_40(256'hEEEEEEEEEEEEFFDD4637485A58CCFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_41(256'hEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_42(256'hEEEEEEEEEEEEEEEEEEEEFEED46375A4A79FEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_43(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_44(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEFEED46275B48AAFFEEEEEEEEEEEEEEEEEEEE),
    .INIT_45(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_46(256'hEEEEEEEEEEEEEEEEEEFFFFFEEEFEFFFFFFEEFFDD45275B68CCFFFFFFFFFFFFEE),
    .INIT_47(256'hAAAACBFEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEE),
    .INIT_48(256'hEEEEEEEEEEEEEEEEEEFFFFFFEE9968685767789ADCFFFFCC35384989FFFFCBAA),
    .INIT_49(256'hDC66363726374778AAFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE),
    .INIT_4A(256'hFFEEEEEEEEEEEEEEEEFFFFFFEDDCDCFE88020427382727264799FFCB144959CC),
    .INIT_4B(256'h145B69762515494949496C370278FEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_4C(256'hEEEEEEEEFFEEEEEEEEEEEEEEFFED99785747476835144447494949493927ABA9),
    .INIT_4D(256'h49492423376C58144949484849485A6724039AFFEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_4E(256'hEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEFFCB352638494A4A4A4A48563449494848),
    .INIT_4F(256'h3649494849483625486B58494849494948485B8B660299FFEEEEEEEEEEEEEEEE),
    .INIT_50(256'hEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEFFDD35395B5A5A5A5A5A5A5B5B47),
    .INIT_51(256'h5948485A48364949484959365A6A36484849494948496B696756DDFFEEEEEEEE),
    .INIT_52(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEFF56386B5A5A5A5A5A5A),
    .INIT_53(256'h5A5A5A5A5A5A594859373749494937376B47365A49494848486B5B35BBFFFEEE),
    .INIT_54(256'hBAFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFFAA266B5A5A5A),
    .INIT_55(256'h6B5A5A5A5A5A5A5A5A5A5A5B5A5935485A36355A58355A373737474748594935),
    .INIT_56(256'h6A5A5959586799EDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFE5749),
    .INIT_57(256'hFFCC476B6A5A5A5A5A5A5A5A5A5A5A5A5A6B47365935485A35474848595A6B6B),
    .INIT_58(256'h6B6B6B6B6B6B6B6C6B4A3857CBFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE),
    .INIT_59(256'hFFEEEEEEFFBA376C6B6B6B6B6B6B5A5A5A5A5A5A5A5A5A3536375A362448596B),
    .INIT_5A(256'h595A5A59595A6A6B6B6B6B6B6B6B7C4A36CCFFEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_5B(256'hEEEEEEEEFFEEEEEEFFAA376C6B6C6C6C6B6B5A5A5A5A5A5A5A5A6B4723374847),
    .INIT_5C(256'h36496A7C6C6B6B6B6B6A6A7B7B7B7B7B7B7B7B7C4968FFEEEEEEEEEEEEEEEEEE),
    .INIT_5D(256'hEEEEEEEEEEEEEEEEFFEEEEEEFFAA377C6B5847487C6C6B5A5A5A5A5A5A5A5B49),
    .INIT_5E(256'h5A5A5A48596B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B8C4645EDFFEEEEEEEE),
    .INIT_5F(256'hEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEFFBA377C68A9BB88366B7C6B6B6B6A5A),
    .INIT_60(256'h6B6B6B6B6B6B6A485A6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7C5A89FEEE),
    .INIT_61(256'h7C69CCFFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEFFDC4749AAFFFFFFBA356A7C),
    .INIT_62(256'hFFCC456A7C6B6B6B6B6B6A485A6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B),
    .INIT_63(256'h7B7B7B7B8C5999FFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFF7825DDFFFFEE),
    .INIT_64(256'hBBFFAAEDEEFFBB357C7B6B6B6B6B5A375A6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B),
    .INIT_65(256'h6B6B6C7C7C8C7C7B7C5999FFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFFDD12),
    .INIT_66(256'hEEEEFFAA455699FFEEEEFFAA367C7C7B6A6C5A24496B6B6B6B6B6B6B6B6B6B6B),
    .INIT_67(256'h6B6B6B6C6C49485858476A8C7C599AFFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE),
    .INIT_68(256'hFFEEEEEEEEEEEEFFBBAAFFEEEEEEEEFF88356B69584A6898265B6B6B6B6B6B6B),
    .INIT_69(256'h7C6B6B6B6B6C5B383778BACCCBA946598D58BBFFEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_6A(256'hEEEEEEEEFFEEEEEEEEEEEEEEFFFFEEEEEEEEEEEEFFBB67131468DDFF5627485A),
    .INIT_6B(256'hEE5602356C6B5B5A39374678BBFEFFFFFFFFED466B79EDEEEEEEEEEEEEEEEEEE),
    .INIT_6C(256'hEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFE8988FEFFFF),
    .INIT_6D(256'hFFEEEEEEFFEEBB67153736476799DCFFFFEEEEEEFECCDD7804BBFFEEEEEEEEEE),
    .INIT_6E(256'hEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFF),
    .INIT_6F(256'hEEEEEEEEEEEEEEEEEEFEFFEDBABBCBEDFFFFFFEEEEEEEEEEFFAB455699FFEEEE),
    .INIT_70(256'h00000000000000000000000000000000FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "peashooter.mem" *) 
(* C_INIT_FILE_NAME = "peashooter.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "3600" *) (* C_READ_DEPTH_B = "3600" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "3600" *) 
(* C_WRITE_DEPTH_B = "3600" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
