<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="reset.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="testReset.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testReset.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testReset.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testReset.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testReset.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="testReset.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testReset.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="testReset.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="testReset.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="testReset.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testReset.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="testReset.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testReset.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testReset.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="testReset.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="testReset.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="testReset.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testReset.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="testReset.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testReset.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testReset_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="testReset_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testReset_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testReset_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testReset_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="testReset_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testReset_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testReset_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="testReset_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="testReset_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testReset_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testReset_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="testReset_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="testReset_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testReset_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testreset.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testreset.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testreset.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9099714731907308220" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6254584561684540716" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3187068398853266234" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530818" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3406193935618462858" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530823" xil_pn:in_ck="182517512938943047" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4110761164860655475" xil_pn:start_ts="1666530818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testReset.lso"/>
      <outfile xil_pn:name="testReset.ngc"/>
      <outfile xil_pn:name="testReset.ngr"/>
      <outfile xil_pn:name="testReset.prj"/>
      <outfile xil_pn:name="testReset.stx"/>
      <outfile xil_pn:name="testReset.syr"/>
      <outfile xil_pn:name="testReset.xst"/>
      <outfile xil_pn:name="testReset_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1666530823" xil_pn:in_ck="-4152613220296087313" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119187416944140059" xil_pn:start_ts="1666530823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530827" xil_pn:in_ck="4501150479443697464" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6340200456455681679" xil_pn:start_ts="1666530823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="testReset.bld"/>
      <outfile xil_pn:name="testReset.ngd"/>
      <outfile xil_pn:name="testReset_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666530829" xil_pn:in_ck="4201272251763546329" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="113730145005983477" xil_pn:start_ts="1666530827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="testReset.pcf"/>
      <outfile xil_pn:name="testReset_map.map"/>
      <outfile xil_pn:name="testReset_map.mrp"/>
      <outfile xil_pn:name="testReset_map.ncd"/>
      <outfile xil_pn:name="testReset_map.ngm"/>
      <outfile xil_pn:name="testReset_map.xrpt"/>
      <outfile xil_pn:name="testReset_summary.xml"/>
      <outfile xil_pn:name="testReset_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666530836" xil_pn:in_ck="-6401423567294585710" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1666530829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="testReset.ncd"/>
      <outfile xil_pn:name="testReset.pad"/>
      <outfile xil_pn:name="testReset.par"/>
      <outfile xil_pn:name="testReset.ptwx"/>
      <outfile xil_pn:name="testReset.unroutes"/>
      <outfile xil_pn:name="testReset.xpi"/>
      <outfile xil_pn:name="testReset_pad.csv"/>
      <outfile xil_pn:name="testReset_pad.txt"/>
      <outfile xil_pn:name="testReset_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1666530841" xil_pn:in_ck="-4152613220296094938" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1666530836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testReset.ut"/>
      <outfile xil_pn:name="testreset.bgn"/>
      <outfile xil_pn:name="testreset.bit"/>
      <outfile xil_pn:name="testreset.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1666530864" xil_pn:in_ck="-4152568215220324080" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1666530863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666530836" xil_pn:in_ck="6891710158124392917" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1666530834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="testReset.twr"/>
      <outfile xil_pn:name="testReset.twx"/>
    </transform>
  </transforms>

</generated_project>
