// Seed: 3237148759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = id_3 <= -1'b0;
  wire id_5;
  uwire id_6, id_7, id_8;
  wire id_9;
  assign #id_10 id_7 = id_5;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  wor   id_4,
    input  tri   id_5,
    output uwire id_6,
    input  wand  id_7
);
  logic [-1 : 'b0 +  1] id_9;
  ;
  assign id_9 = id_3;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_0 = id_7;
endmodule
