<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-exynos › clock-exynos4.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-exynos4.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010-2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * EXYNOS4 - Clock support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/pll.h&gt;</span>
<span class="cp">#include &lt;plat/s5p-clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/pm.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/sysmmu.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;clock-exynos4.h&quot;</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sleep_save</span> <span class="n">exynos4_clock_save</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_LEFTBUS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_LEFTBUS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_RIGHTBUS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_RIGHTBUS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_TOP1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_TV</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MFC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_G3D</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_LCD0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MAUDIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_FSYS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_PERIL0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_PERIL1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_TV</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_MFC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_G3D</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_LCD0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_MAUDIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_FSYS0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_FSYS1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_FSYS2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_FSYS3</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_PERIL0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_PERIL1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_PERIL2</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_PERIL3</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_PERIL4</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_PERIL5</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_TOP</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_TOP</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_CAM</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_TV</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_LCD0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_MAUDIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_FSYS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_PERIL0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_PERIL1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV2_RATIO</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_SCLKCAM</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_CAM</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_TV</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_MFC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_G3D</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_LCD0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_FSYS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_GPS</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_PERIL</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_BLOCK</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_DMC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_DMC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_DMC0</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_DMC1</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_DMC</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_CPU</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKDIV_CPU</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_SCLKCPU</span><span class="p">),</span>
	<span class="n">SAVE_ITEM</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_CPU</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_sclk_hdmi27m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmi27m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_sclk_hdmiphy</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmiphy&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_sclk_usbphy0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_usbphy0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_sclk_usbphy1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_usbphy1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dummy_apb_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_top_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_TOP</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_cam_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_CAM</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_lcd0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_LCD0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_fsys_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_FSYS</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_peril0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_PERIL0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_peril1_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_PERIL1</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_ip_mfc_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_MFC</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clksrc_mask_tv_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKSRC_MASK_TV</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_ip_cam_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_CAM</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_ip_tv_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_TV</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos4_clk_ip_image_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_IMAGE</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_ip_lcd0_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_LCD0</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos4_clk_ip_lcd1_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4210_CLKGATE_IP_LCD1</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos4_clk_ip_fsys_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_FSYS</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_ip_peril_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_PERIL</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_ip_perir_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_PERIR</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">exynos4_clk_ip_dmc_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">EXYNOS4_CLKGATE_IP_DMC</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_hdmiphy_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">S5P_HDMI_PHY_CONTROL</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clk_dac_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s5p_gatectrl</span><span class="p">(</span><span class="n">S5P_DAC_PHY_CONTROL</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Core list of CMU_CPU side */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_apll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_apll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_apll&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_epll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_epll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_src_mpll</span><span class="p">,</span>

	<span class="cm">/* reg_src will be added in each SoCs&#39; clock */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_moutcore_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_moutcore</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_moutcore_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_moutcore_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_moutcore</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;moutcore&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_moutcore</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_coreclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_clk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_moutcore</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_armclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_coreclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_corem0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_corem0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_coreclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_cores</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_cores&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_coreclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_corem1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_corem1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_coreclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_periphclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;periphclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_coreclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CPU</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Core list of CMU_CORE side */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_corebus_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_corebus</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_corebus_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_corebus_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_corebus</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_corebus&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_corebus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_DMC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_dmc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_dmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_corebus</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_DMC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_cored</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_cored&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_dmc</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_DMC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_corep</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_corep&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_cored</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_DMC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_acp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_acp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_corebus</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_DMC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_pclk_acp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk_acp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_acp</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_DMC0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Core list of CMU_TOP side */</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_aclk_top_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_aclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_aclk_top_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_aclk_top_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_200</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_200&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_aclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_TOP</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_100</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_100&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_aclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_TOP</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_160</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_160&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_aclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_TOP</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_aclk_133</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aclk_133&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_aclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_TOP</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_vpllsrc_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_vpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmi27m</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_vpllsrc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_vpllsrc_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_vpllsrc_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_vpllsrc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpll_src&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_top_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_vpllsrc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_sclk_vpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_vpllsrc</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_vpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_sclk_vpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_sclk_vpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_sclk_vpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_vpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_vpll&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_sclk_vpll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TOP0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timers&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;csis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mipi-csis.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;csis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mipi-csis.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;jpeg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fimc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fimc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fimc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fimc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dwmmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dac&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-sdo&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mixer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mixer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mixer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdmiphy&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_hdmiphy_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dacphy&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-sdo&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_dac_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;keypad&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_perir_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_perir_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_perir_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbhost&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span> <span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;otg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-i2s.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ac97&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;samsung-ac97&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fimg2d&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_image_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_mfc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.5&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.6&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-i2c.7&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-hdmiphy-i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">mfc_l</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_mfc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">mfc_r</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_mfc_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">tv</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">jpeg</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">rot</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_image_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">fimc0</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">fimc1</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">fimc2</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">fimc3</span><span class="p">,</span> <span class="mi">8</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_cam_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">SYSMMU_CLOCK_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">SYSMMU_CLOCK_DEVNAME</span><span class="p">(</span><span class="n">fimd0</span><span class="p">,</span> <span class="mi">10</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_lcd0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_init_clocks_on</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5pv210-uart.5&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_peril_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_pdma0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_pdma1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_fsys_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_mdma1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;dma-pl330.2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_image_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">exynos4_clk_fimd0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fimd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fb.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clk_ip_lcd0_ctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_group_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xusbxti</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmi27m</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_usbphy0</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_usbphy1</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmiphy</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_group</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_group_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_group_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_mout_g2d0_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_g2d0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_mout_g2d0_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_mout_g2d0_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_g2d0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_g2d0&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_g2d0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_IMAGE</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_mout_g2d1_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_g2d1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_mout_g2d1_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_mout_g2d1_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_g2d1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_g2d1&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_g2d1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_IMAGE</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_mout_g2d_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_g2d0</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_g2d1</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_g2d</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_mout_g2d_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_mout_g2d_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_mout_mfc0_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_apll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_mfc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_mout_mfc0_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_mout_mfc0_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_mfc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mfc0&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_mfc0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MFC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_mout_mfc1_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_epll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_mfc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_mout_mfc1_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_mout_mfc1_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_mout_mfc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mout_mfc1&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_mfc1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MFC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_mout_mfc_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mfc0</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mout_mfc1</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_mout_mfc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_mout_mfc_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_mout_mfc_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_sclk_dac_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmiphy</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_sclk_dac</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_sclk_dac_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_sclk_dac_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_dac</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_dac&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_sclk_dac</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TV</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_pixel</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_pixel&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_vpll</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_TV</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_sclk_hdmi_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_pixel</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmiphy</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_sclk_hdmi</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_sclk_hdmi_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_sclk_hdmi_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_hdmi</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_sclk_hdmi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TV</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clkset_sclk_mixer_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_dac</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmi</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">exynos4_clkset_sclk_mixer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">exynos4_clkset_sclk_mixer_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clkset_sclk_mixer_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_mixer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mixer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_tv_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_sclk_mixer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_TV</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">exynos4_sclk_tv</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_dac</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_pixel</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmi</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mixer</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_dout_mmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc0&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_dout_mmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc1&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_dout_mmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc2&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_dout_mmc3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc3&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_dout_mmc4</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dout_mmc4&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_FSYS</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clksrcs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_pwm&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril0_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_csis&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mipi-csis.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_csis&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mipi-csis.1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_cam0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_cam1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.2&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fimc.3&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_cam_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_CAM</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimd&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-fb.0&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_lcd0_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_LCD0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_LCD0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_fimg2d&quot;</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_g2d</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_IMAGE</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_IMAGE</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mfc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s5p-mfc&quot;</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_mout_mfc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_MFC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_MFC</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_dwmmc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc4</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS3</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_uart0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_uart1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_uart2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_uart3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uclk1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4210-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril0_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL0</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_mmc0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc0</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_mmc1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc1</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_mmc2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc2</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_mmc3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_mmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;exynos4-sdhci.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc3</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_fsys_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_FSYS2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_spi0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_spi1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">exynos4_clk_sclk_spi2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sclk_spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">exynos4_clksrc_mask_peril1_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_clkset_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKSRC_PERIL1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXYNOS4_CLKDIV_PERIL2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Clock initialization code */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">exynos4_sysclks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mout_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mout_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_moutcore</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_coreclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_armclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_corem0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_cores</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_corem1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_periphclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mout_corebus</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_dmc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_cored</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_corep</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_acp</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_pclk_acp</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_vpllsrc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_vpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_200</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_160</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_dout_mmc4</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mout_mfc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mout_mfc1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clk_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_pdma0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_pdma1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_mdma1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_fimd0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">exynos4_clksrc_cdev</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_spi0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_spi1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_spi2</span><span class="p">,</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">exynos4_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.0&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.1&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.2&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4210-uart.3&quot;</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_uart3</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.0&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.2&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-sdhci.3&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_mmc3</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;exynos4-fb.0&quot;</span><span class="p">,</span> <span class="s">&quot;lcd&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_fimd0</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;dma-pl330.0&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_pdma0</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;dma-pl330.1&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_pdma1</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;dma-pl330.2&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_mdma1</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_spi0</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.1&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_spi1</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.2&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">exynos4_clk_sclk_spi2</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">xtal_rate</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">exynos4_fout_apll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4210</span><span class="p">())</span>
		<span class="k">return</span> <span class="n">s5p_get_pll45xx</span><span class="p">(</span><span class="n">xtal_rate</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">),</span>
					<span class="n">pll_4508</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_exynos4412</span><span class="p">())</span>
		<span class="k">return</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal_rate</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">exynos4_fout_apll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">exynos4_fout_apll_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">exynos4_vpll_div</span><span class="p">[][</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>  <span class="mi">54000000</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">108000000</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">exynos4_vpll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_vpll_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vpll_con0</span><span class="p">,</span> <span class="n">vpll_con1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Return if nothing changed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">vpll_con0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON0</span><span class="p">);</span>
	<span class="n">vpll_con0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span> <span class="o">|</span>					\
			<span class="n">PLL90XX_MDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MDIV_SHIFT</span> <span class="o">|</span>	\
			<span class="n">PLL90XX_PDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_PDIV_SHIFT</span> <span class="o">|</span>	\
			<span class="n">PLL90XX_SDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_SDIV_SHIFT</span><span class="p">);</span>

	<span class="n">vpll_con1</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON1</span><span class="p">);</span>
	<span class="n">vpll_con1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL46XX_MRR_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MRR_SHIFT</span> <span class="o">|</span>	\
			<span class="n">PLL46XX_MFR_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MFR_SHIFT</span> <span class="o">|</span>	\
			<span class="n">PLL4650C_KDIV_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_KDIV_SHIFT</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_vpll_div</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">vpll_con0</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_PDIV_SHIFT</span><span class="p">;</span>
			<span class="n">vpll_con0</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MDIV_SHIFT</span><span class="p">;</span>
			<span class="n">vpll_con0</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_SDIV_SHIFT</span><span class="p">;</span>
			<span class="n">vpll_con1</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_KDIV_SHIFT</span><span class="p">;</span>
			<span class="n">vpll_con1</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MFR_SHIFT</span><span class="p">;</span>
			<span class="n">vpll_con1</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_MRR_SHIFT</span><span class="p">;</span>
			<span class="n">vpll_con0</span> <span class="o">|=</span> <span class="n">exynos4_vpll_div</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_vpll_div</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: Invalid Clock VPLL Frequency</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">vpll_con0</span><span class="p">,</span> <span class="n">EXYNOS4_VPLL_CON0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">vpll_con1</span><span class="p">,</span> <span class="n">EXYNOS4_VPLL_CON1</span><span class="p">);</span>

	<span class="cm">/* Wait for VPLL lock */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">PLL46XX_LOCKED_SHIFT</span><span class="p">)))</span>
		<span class="k">continue</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">exynos4_vpll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">exynos4_vpll_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">exynos4_vpll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init_or_cpufreq</span> <span class="nf">exynos4_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">xtal_clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">apll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mpll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">epll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vpll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vpllsrc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">armclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sclk_dmc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_200</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_100</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_160</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">aclk_133</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: registering clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">xtal_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;xtal&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">));</span>

	<span class="n">xtal</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">xtal_rate</span> <span class="o">=</span> <span class="n">xtal</span><span class="p">;</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s: xtal is %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">xtal</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4210</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">apll</span> <span class="o">=</span> <span class="n">s5p_get_pll45xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">),</span>
					<span class="n">pll_4508</span><span class="p">);</span>
		<span class="n">mpll</span> <span class="o">=</span> <span class="n">s5p_get_pll45xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MPLL_CON0</span><span class="p">),</span>
					<span class="n">pll_4508</span><span class="p">);</span>
		<span class="n">epll</span> <span class="o">=</span> <span class="n">s5p_get_pll46xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON0</span><span class="p">),</span>
					<span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON1</span><span class="p">),</span> <span class="n">pll_4600</span><span class="p">);</span>

		<span class="n">vpllsrc</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_vpllsrc</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">vpll</span> <span class="o">=</span> <span class="n">s5p_get_pll46xx</span><span class="p">(</span><span class="n">vpllsrc</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON0</span><span class="p">),</span>
					<span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON1</span><span class="p">),</span> <span class="n">pll_4650c</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_exynos4212</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_exynos4412</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">apll</span> <span class="o">=</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_APLL_CON0</span><span class="p">));</span>
		<span class="n">mpll</span> <span class="o">=</span> <span class="n">s5p_get_pll35xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_MPLL_CON0</span><span class="p">));</span>
		<span class="n">epll</span> <span class="o">=</span> <span class="n">s5p_get_pll36xx</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON0</span><span class="p">),</span>
					<span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_EPLL_CON1</span><span class="p">));</span>

		<span class="n">vpllsrc</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_vpllsrc</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">vpll</span> <span class="o">=</span> <span class="n">s5p_get_pll36xx</span><span class="p">(</span><span class="n">vpllsrc</span><span class="p">,</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON0</span><span class="p">),</span>
					<span class="n">__raw_readl</span><span class="p">(</span><span class="n">EXYNOS4_VPLL_CON1</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* nothing */</span>
	<span class="p">}</span>

	<span class="n">clk_fout_apll</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_fout_apll_ops</span><span class="p">;</span>
	<span class="n">clk_fout_mpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="n">clk_fout_epll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">epll</span><span class="p">;</span>
	<span class="n">clk_fout_vpll</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos4_vpll_ops</span><span class="p">;</span>
	<span class="n">clk_fout_vpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">vpll</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;EXYNOS4: PLL settings, A=%ld, M=%ld, E=%ld V=%ld&quot;</span><span class="p">,</span>
			<span class="n">apll</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">epll</span><span class="p">,</span> <span class="n">vpll</span><span class="p">);</span>

	<span class="n">armclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_armclk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">sclk_dmc</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_sclk_dmc</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">aclk_200</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_aclk_200</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_100</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_aclk_100</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_160</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_aclk_160</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">aclk_133</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clk_aclk_133</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;EXYNOS4: ARMCLK=%ld, DMC=%ld, ACLK200=%ld</span><span class="se">\n</span><span class="s">&quot;</span>
			 <span class="s">&quot;ACLK100=%ld, ACLK160=%ld, ACLK133=%ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">armclk</span><span class="p">,</span> <span class="n">sclk_dmc</span><span class="p">,</span> <span class="n">aclk_200</span><span class="p">,</span>
			<span class="n">aclk_100</span><span class="p">,</span> <span class="n">aclk_160</span><span class="p">,</span> <span class="n">aclk_133</span><span class="p">);</span>

	<span class="n">clk_f</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">armclk</span><span class="p">;</span>
	<span class="n">clk_h</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">sclk_dmc</span><span class="p">;</span>
	<span class="n">clk_p</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">aclk_100</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clksrcs</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_set_clksrc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clksrcs</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">exynos4_clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmi27m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_hdmiphy</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_usbphy0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">exynos4_clk_sclk_usbphy1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos4_clock_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_pm_do_save</span><span class="p">(</span><span class="n">exynos4_clock_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clock_save</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos4_clock_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_pm_do_restore_core</span><span class="p">(</span><span class="n">exynos4_clock_save</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clock_save</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define exynos4_clock_suspend NULL</span>
<span class="cp">#define exynos4_clock_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">exynos4_clock_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">exynos4_clock_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">exynos4_clock_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">exynos4_register_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">exynos4_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clks</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_sysclks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos4_sysclks</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_sclk_tv</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos4_sclk_tv</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clksrc_cdev</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos4_clksrc_cdev</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">exynos4_clksrcs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clksrcs</span><span class="p">));</span>
	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">exynos4_init_clocks_on</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_init_clocks_on</span><span class="p">));</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">exynos4_clk_cdev</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clk_cdev</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clk_cdev</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">exynos4_clk_cdev</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">exynos4_init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">exynos4_init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_init_clocks_off</span><span class="p">));</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">exynos4_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">exynos4_clk_lookup</span><span class="p">));</span>

	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exynos4_clock_syscore_ops</span><span class="p">);</span>
	<span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dummy_apb_pclk</span><span class="p">);</span>

	<span class="n">s3c_pwmclk_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
