srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "E:/VIVADO2023/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "E:/VIVADO2023/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module dna_capture (VERI-9002)
INFO: analyzing module pcie_7x_0 (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_rx (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_rx_null_gen (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_rx_pipeline (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_top (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_tx (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_tx_pipeline (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_tx_thrtl_ctl (VERI-9002)
INFO: analyzing module pcie_7x_0_core_top (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_common (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_rx_valid_filter_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_top (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_wrapper (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_cpllpd_ovrd (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_pipe_drp (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_pipe_rate (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_pipe_reset (VERI-9002)
INFO: analyzing module pcie_7x_0_gtx_cpllpd_ovrd (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie2_top (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_bram_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_bram_top_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_brams_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_pipe_lane (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_pipe_misc (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_pipe_pipeline (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_top (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_clock (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_drp (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_eq (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_rate (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_reset (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_sync (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_user (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_wrapper (VERI-9002)
INFO: analyzing module pcie_7x_0_qpll_drp (VERI-9002)
INFO: analyzing module pcie_7x_0_qpll_reset (VERI-9002)
INFO: analyzing module pcie_7x_0_qpll_wrapper (VERI-9002)
INFO: analyzing module pcie_7x_0_rxeq_scan (VERI-9002)
INFO: analyzing module spi_flash_rd (VERI-9002)
INFO: analyzing module pcileech_com (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(11): INFO: Compiling verilog file "D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(11): INFO: back to file 'D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv' (VERI-2320)
INFO: analyzing module pcileech_enigma_x1_top (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(138): INFO: undeclared symbol 'spi_clk', assumed default net type 'wire' (VERI-2561)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv(12): INFO: Compiling verilog file "D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 12. (VERI-9003)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv(12): INFO: back to file 'D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv' (VERI-2320)
INFO: analyzing module pcileech_fifo (VERI-9002)
INFO: analyzing module pcileech_ft601 (VERI-9002)
INFO: analyzing module pcileech_mux (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv(11): INFO: Compiling verilog file "D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv(11): INFO: back to file 'D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_a7.sv' (VERI-2320)
INFO: analyzing module pcileech_pcie_a7 (VERI-9002)
INFO: analyzing module pcileech_tlps128_dst64 (VERI-9002)
INFO: analyzing module pcileech_tlps128_src64 (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv(11): INFO: Compiling verilog file "D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv(11): INFO: back to file 'D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv' (VERI-2320)
INFO: analyzing module pcileech_pcie_cfg_a7 (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(11): INFO: Compiling verilog file "D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(11): INFO: back to file 'D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv' (VERI-2320)
INFO: analyzing module pcileech_pcie_tlp_a7 (VERI-9002)
INFO: analyzing module pcileech_tlps128_dst_fifo (VERI-9002)
INFO: analyzing module pcileech_tlps128_filter (VERI-9002)
INFO: analyzing module pcileech_tlps128_src_fifo (VERI-9002)
INFO: analyzing module pcileech_tlps128_sink_mux1 (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(40): INFO: Compiling verilog file "D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 40. (VERI-9003)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(40): INFO: back to file 'D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv' (VERI-2320)
INFO: analyzing module pcileech_tlps128_bar_controller (VERI-9002)
INFO: analyzing module pcileech_tlps128_bar_wrengine (VERI-9002)
INFO: analyzing module pcileech_tlps128_bar_rdengine (VERI-9002)
INFO: analyzing module pcileech_bar_impl_none (VERI-9002)
INFO: analyzing module pcileech_bar_impl_loopaddr (VERI-9002)
INFO: analyzing module pcileech_bar_impl_zerowrite4k (VERI-9002)
INFO: analyzing module pcileech_bar_impl_RTL8812AE_wifi (VERI-9002)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(1358): WARNING: case statement must have case items (VERI-1707)
INFO: analyzing module pcileech_tlps128_cfgspace_shadow (VERI-9002)
INFO: analyzing module pcileech_cfgspace_pcie_tx (VERI-9002)
INFO: analyzing module pcileech_mem_wrap (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:pcileech_enigma_x1_top
VeriTop library:xil_defaultlib mod:pcileech_bar_impl_zerowrite4k
END of tops
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(13): INFO: compiling module 'pcileech_enigma_x1_top_default' (VERI-1018)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_com.sv(121): WARNING: Module <fifo_64_64_clk2_comrx> not found while processing module instance <i_fifo_64_64_clk2_comrx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_com.sv(157): WARNING: Module <fifo_32_32_clk1_comtx> not found while processing module instance <i_fifo_32_32_clk2_comtx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_com.sv(171): WARNING: Module <fifo_256_32_clk2_comtx> not found while processing module instance <i_fifo_256_32_clk2_comtx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv(109): WARNING: Module <fifo_34_34> not found while processing module instance <i_fifo_loop_tx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv(334): WARNING: Module <fifo_64_64_clk1_fifocmd> not found while processing module instance <i_fifo_cmd_rx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv(48): WARNING: Module <fifo_64_64> not found while processing module instance <i_fifo_pcie_cfg_tx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv(69): WARNING: Module <fifo_32_32_clk2> not found while processing module instance <i_fifo_pcie_cfg_rx> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(443): WARNING: Module <fifo_74_74_clk1_bar_rd1> not found while processing module instance <i_fifo_74_74_clk1_bar_rd1> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(454): WARNING: Module <fifo_4_4_clk1_bar_rd1> not found while processing module instance <i_fifo_4_4_clk1_bar_rd1> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(676): WARNING: Module <fifo_134_134_clk1_bar_rdrsp> not found while processing module instance <i_fifo_134_134_clk1_bar_rdrsp> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(292): WARNING: Module <fifo_141_141_clk1_bar_wr> not found while processing module instance <i_fifo_141_141_clk1_bar_wr> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv(47): WARNING: Module <fifo_49_49_clk2> not found while processing module instance <i_fifo_49_49_clk2> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv(237): WARNING: Module <bram_pcie_cfgspace> not found while processing module instance <i_bram_pcie_cfgspace> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv(248): WARNING: Module <drom_pcie_cfgspace_writemask> not found while processing module instance <i_drom_pcie_cfgspace_writemask> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv(171): WARNING: Module <fifo_129_129_clk1> not found while processing module instance <i_fifo_129_129_clk1> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_cfgspace_shadow.sv(129): WARNING: Module <fifo_43_43_clk2> not found while processing module instance <i_fifo_43_43_clk2> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(122): WARNING: Module <fifo_134_134_clk2> not found while processing module instance <i_fifo_134_134_clk2> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(256): WARNING: Module <fifo_1_1_clk2> not found while processing module instance <i_fifo_1_1_clk2> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(275): WARNING: Module <fifo_134_134_clk2_rxfifo> not found while processing module instance <i_fifo_134_134_clk2_rxfifo> (VERI-1063)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(781): INFO: compiling module 'pcileech_bar_impl_zerowrite4k_default' (VERI-1018)
D:/926_luekr/8192ee_warrior/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_tlps128_bar_controller.sv(811): WARNING: Module <bram_bar_zero4k> not found while processing module instance <i_bram_bar_zero4k> (VERI-1063)
ModName: pcie_7x_0_axi_basic_rx(C_DATA_WIDTH=64,REM_WIDTH=1,KEEP_WIDTH=8)
ModName: pcie_7x_0_axi_basic_rx_null_gen(C_DATA_WIDTH=64,KEEP_WIDTH=8)
ModName: pcie_7x_0_axi_basic_rx_pipeline(C_DATA_WIDTH=64,REM_WIDTH=1,KEEP_WIDTH=8)
ModName: pcie_7x_0_axi_basic_top(C_DATA_WIDTH=64)
ModName: pcie_7x_0_axi_basic_tx(C_DATA_WIDTH=64,REM_WIDTH=1,KEEP_WIDTH=8)
ModName: pcie_7x_0_axi_basic_tx_pipeline(C_DATA_WIDTH=64,REM_WIDTH=1,KEEP_WIDTH=8)
ModName: pcie_7x_0_axi_basic_tx_thrtl_ctl(C_DATA_WIDTH=64)
ModName: pcie_7x_0_core_top(KEEP_WIDTH=8)
ModName: pcie_7x_0_gt_common(PCIE_GT_DEVICE="GTP",PCIE_USE_MODE="1.0")
ModName: pcie_7x_0_gt_top(LINK_CAP_MAX_LINK_WIDTH=6'b01,USER_CLK_FREQ=1,PCIE_GT_DEVICE="GTP",PCIE_CHAN_BOND=1)
ModName: pcie_7x_0_gt_wrapper(PCIE_GT_DEVICE="GTP",PCIE_USE_MODE="1.0",PCIE_CHAN_BOND=1,PCIE_LANE=6'b01,PCIE_TX_EIDLE_ASSERT_DELAY=3'b010)
ModName: pcie_7x_0_gtp_pipe_reset(PCIE_LANE=6'b01)
ModName: pcie_7x_0_pcie2_top(c_component_name="pcie_7x_0",max_lnk_wdt="000001",max_lnk_spd="2",c_gen1=1'b1,pci_exp_int_freq=1,bar_0="FFE00000",dev_id="0666",rev_id="02",class_code="020000",ext_tag_fld_sup="TRUE",c_dev_control_ext_tag_default="TRUE",ep_l0s_accpt_lat="111",c_ep_l0s_accpt_lat="7",c_buf_opt_bma="FALSE",c_fc_ph="4",c_fc_pd="64",c_fc_nph="4",c_fc_npd="8",c_fc_cplh="72",c_fc_cpld="850",c_trgt_lnk_spd="2",c_dsn_next_ptr="ffc",c_pci_cfg_space_addr="2A",c_disable_tx_aspm_l0s="FALSE",c_pcie_dbg_ports="TRUE",c_silicon_rev="2",PCIE_EXT_CLK="FALSE",EXT_CH_GT_DRP="FALSE",RCV_MSG_IF="FALSE",CFG_FC_IF="FALSE",ERR_REPORTING_IF="FALSE",LINK_CAP_MAX_LINK_WIDTH=1,KEEP_WIDTH=8,PCIE_ID_IF="FALSE")
ModName: pcie_7x_0_pcie_7x(AER_BASE_PTR=12'b0100000000,AER_CAP_ECRC_CHECK_CAPABLE="TRUE",AER_CAP_NEXTPTR=12'b0101000000,AER_CAP_ON="TRUE",AER_CAP_PERMIT_ROOTERR_UPDATE="FALSE",BAR0=32'b11111111111111111111111100000001,BAR1=32'b0,BAR2=32'b11111111111111111100000000000100,CLASS_CODE=24'b0101000000000000000,CPL_TIMEOUT_DISABLE_SUPPORTED="TRUE",DEV_CAP2_LTR_MECHANISM_SUPPORTED="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE=2'b01,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE=8'b01100100,DEV_CAP_ENDPOINT_L0S_LATENCY=6,DEV_CAP_ENDPOINT_L1_LATENCY=6,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=0,DISABLE_LANE_REVERSAL="TRUE",DSN_BASE_PTR=12'b0101000000,DSN_CAP_NEXTPTR=12'b0,EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b101010,EXT_CFG_XP_CAP_PTR=10'b0101010,LINK_CAP_ASPM_OPTIONALITY="FALSE",LINK_CAP_ASPM_SUPPORT=3,LINK_CAP_CLOCK_POWER_MANAGEMENT="TRUE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=3,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=3,LINK_CAP_L0S_EXIT_LATENCY_GEN1=3,LINK_CAP_L0S_EXIT_LATENCY_GEN2=3,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=6,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=6,LINK_CAP_L1_EXIT_LATENCY_GEN1=6,LINK_CAP_L1_EXIT_LATENCY_GEN2=6,LINK_CAP_MAX_LINK_WIDTH=6'b01,LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LL_REPLAY_TIMEOUT_FUNC=1,MSIX_BASE_PTR=8'b10110000,MSIX_CAP_NEXTPTR=8'b11010000,MSIX_CAP_PBA_BIR=4,MSIX_CAP_PBA_OFFSET=29'b0100000000,MSIX_CAP_TABLE_BIR=4,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b011,MSI_BASE_PTR=8'b01010000,MSI_CAP_NEXTPTR=8'b01110000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",PCIE_BASE_PTR=8'b01110000,PCIE_CAP_NEXTPTR=8'b0,PM_CAP_AUXCURRENT=7,PM_CAP_NEXTPTR=8'b01010000,PM_CAP_PMESUPPORT=5'b11111,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,RBAR_BASE_PTR=12'b0,RBAR_CAP_SUP0=32'b01,RBAR_CAP_SUP1=32'b01,RBAR_CAP_SUP2=32'b01,RBAR_CAP_SUP3=32'b01,RBAR_CAP_SUP4=32'b01,RBAR_CAP_SUP5=32'b01,RBAR_NUM=3'b0,TRN_NP_FC="TRUE",UR_ATOMIC="FALSE",USER_CLK_FREQ=1,VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=850,VC0_TOTAL_CREDITS_CH=72,VC0_TOTAL_CREDITS_NPD=8,VC0_TOTAL_CREDITS_NPH=4,VC0_TOTAL_CREDITS_PD=64,VC0_TOTAL_CREDITS_PH=4,VC0_TX_LASTPACKET=29,VC_BASE_PTR=12'b0101000000,VC_CAP_NEXTPTR=12'b0101100000,VSEC_BASE_PTR=12'b0,VSEC_CAP_NEXTPTR=12'b0)
ModName: pcie_7x_0_pcie_bram_7x(LINK_CAP_MAX_LINK_WIDTH=6'b01,DOB_REG=1,WIDTH=7'b010010)
ModName: pcie_7x_0_pcie_bram_7x(LINK_CAP_MAX_LINK_WIDTH=6'b01,DOB_REG=1,WIDTH=7'b0100100)
ModName: pcie_7x_0_pcie_bram_top_7x(LINK_CAP_MAX_LINK_WIDTH=6'b01,VC0_TX_LASTPACKET=29,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_WRITE_LATENCY=0,VC0_RX_RAM_LIMIT=13'b011111111111,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_WRITE_LATENCY=0)
ModName: pcie_7x_0_pcie_brams_7x(LINK_CAP_MAX_LINK_WIDTH=6'b01,NUM_BRAMS=2,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)
ModName: pcie_7x_0_pcie_brams_7x(LINK_CAP_MAX_LINK_WIDTH=6'b01,NUM_BRAMS=4,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)
ModName: pcie_7x_0_pcie_pipe_lane(PIPE_PIPELINE_STAGES=1)
ModName: pcie_7x_0_pcie_pipe_misc(PIPE_PIPELINE_STAGES=1)
ModName: pcie_7x_0_pcie_pipe_pipeline(LINK_CAP_MAX_LINK_WIDTH=6'b01,PIPE_PIPELINE_STAGES=1)
ModName: pcie_7x_0_pcie_top(PIPE_PIPELINE_STAGES=1,AER_BASE_PTR=12'b0100000000,AER_CAP_ECRC_CHECK_CAPABLE="TRUE",AER_CAP_NEXTPTR=12'b0101000000,AER_CAP_ON="TRUE",AER_CAP_PERMIT_ROOTERR_UPDATE="FALSE",BAR0=32'b11111111111111111111111100000001,BAR1=32'b0,BAR2=32'b11111111111111111100000000000100,CLASS_CODE=24'b0101000000000000000,CPL_TIMEOUT_DISABLE_SUPPORTED="TRUE",DEV_CAP2_LTR_MECHANISM_SUPPORTED="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE=2'b01,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE=8'b01100100,DEV_CAP_ENDPOINT_L0S_LATENCY=6,DEV_CAP_ENDPOINT_L1_LATENCY=6,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=0,DISABLE_LANE_REVERSAL="TRUE",DSN_BASE_PTR=12'b0101000000,DSN_CAP_NEXTPTR=12'b0,EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b101010,EXT_CFG_XP_CAP_PTR=10'b0101010,LINK_CAP_ASPM_OPTIONALITY="FALSE",LINK_CAP_ASPM_SUPPORT=3,LINK_CAP_CLOCK_POWER_MANAGEMENT="TRUE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=3,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=3,LINK_CAP_L0S_EXIT_LATENCY_GEN1=3,LINK_CAP_L0S_EXIT_LATENCY_GEN2=3,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=6,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=6,LINK_CAP_L1_EXIT_LATENCY_GEN1=6,LINK_CAP_L1_EXIT_LATENCY_GEN2=6,LINK_CAP_MAX_LINK_WIDTH=6'b01,LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LL_REPLAY_TIMEOUT_FUNC=1,MSIX_BASE_PTR=8'b10110000,MSIX_CAP_NEXTPTR=8'b11010000,MSIX_CAP_PBA_BIR=4,MSIX_CAP_PBA_OFFSET=29'b0100000000,MSIX_CAP_TABLE_BIR=4,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b011,MSI_BASE_PTR=8'b01010000,MSI_CAP_NEXTPTR=8'b01110000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",PCIE_BASE_PTR=8'b01110000,PCIE_CAP_NEXTPTR=8'b0,PM_CAP_AUXCURRENT=7,PM_CAP_NEXTPTR=8'b01010000,PM_CAP_PMESUPPORT=5'b11111,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,RBAR_BASE_PTR=12'b0,RBAR_CAP_SUP0=32'b01,RBAR_CAP_SUP1=32'b01,RBAR_CAP_SUP2=32'b01,RBAR_CAP_SUP3=32'b01,RBAR_CAP_SUP4=32'b01,RBAR_CAP_SUP5=32'b01,RBAR_NUM=3'b0,TRN_NP_FC="TRUE",UR_ATOMIC="FALSE",USER_CLK_FREQ=1,VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=850,VC0_TOTAL_CREDITS_CH=72,VC0_TOTAL_CREDITS_NPD=8,VC0_TOTAL_CREDITS_NPH=4,VC0_TOTAL_CREDITS_PD=64,VC0_TOTAL_CREDITS_PH=4,VC0_TX_LASTPACKET=29,VC_BASE_PTR=12'b0101000000,VC_CAP_NEXTPTR=12'b0101100000,VSEC_BASE_PTR=12'b0,VSEC_CAP_NEXTPTR=12'b0)
ModName: pcie_7x_0_pipe_clock(PCIE_LANE=6'b01)
ModName: pcie_7x_0_pipe_eq(PCIE_GT_DEVICE="GTP")
ModName: pcie_7x_0_pipe_sync(PCIE_GT_DEVICE="GTP",PCIE_LANE=6'b01)
ModName: pcie_7x_0_pipe_user(PCIE_USE_MODE="1.0")
ModName: pcie_7x_0_pipe_wrapper(PCIE_LANE=6'b01,PCIE_LINK_SPEED=3)
ModName: pcie_7x_0_qpll_drp(PCIE_GT_DEVICE="GTP",PCIE_USE_MODE="1.0")
ModName: pcie_7x_0_qpll_reset(PCIE_LANE=6'b01)
ModName: pcie_7x_0_qpll_wrapper(PCIE_GT_DEVICE="GTP",PCIE_USE_MODE="1.0")
ModName: pcie_7x_0_rxeq_scan(PCIE_GT_DEVICE="GTP")
ModName: pcileech_fifo(PARAM_DEVICE_ID=9,PARAM_VERSION_NUMBER_MAJOR=4,PARAM_VERSION_NUMBER_MINOR=13,PARAM_CUSTOM_VALUE=32'b11111111111111111111111111111111)
BaseName pcie_7x_0_axi_basic_rx has 1 entries
BaseName pcie_7x_0_axi_basic_rx_null_gen has 1 entries
BaseName pcie_7x_0_axi_basic_rx_pipeline has 1 entries
BaseName pcie_7x_0_axi_basic_top has 1 entries
BaseName pcie_7x_0_axi_basic_tx has 1 entries
BaseName pcie_7x_0_axi_basic_tx_pipeline has 1 entries
BaseName pcie_7x_0_axi_basic_tx_thrtl_ctl has 1 entries
BaseName pcie_7x_0_core_top has 1 entries
BaseName pcie_7x_0_gt_common has 1 entries
BaseName pcie_7x_0_gt_top has 1 entries
BaseName pcie_7x_0_gt_wrapper has 1 entries
BaseName pcie_7x_0_gtp_pipe_reset has 1 entries
BaseName pcie_7x_0_pcie2_top has 1 entries
BaseName pcie_7x_0_pcie_7x has 1 entries
BaseName pcie_7x_0_pcie_bram_7x has 2 entries
BaseName pcie_7x_0_pcie_bram_top_7x has 1 entries
BaseName pcie_7x_0_pcie_brams_7x has 2 entries
BaseName pcie_7x_0_pcie_pipe_lane has 1 entries
BaseName pcie_7x_0_pcie_pipe_misc has 1 entries
BaseName pcie_7x_0_pcie_pipe_pipeline has 1 entries
BaseName pcie_7x_0_pcie_top has 1 entries
BaseName pcie_7x_0_pipe_clock has 1 entries
BaseName pcie_7x_0_pipe_eq has 1 entries
BaseName pcie_7x_0_pipe_sync has 1 entries
BaseName pcie_7x_0_pipe_user has 1 entries
BaseName pcie_7x_0_pipe_wrapper has 1 entries
BaseName pcie_7x_0_qpll_drp has 1 entries
BaseName pcie_7x_0_qpll_reset has 1 entries
BaseName pcie_7x_0_qpll_wrapper has 1 entries
BaseName pcie_7x_0_rxeq_scan has 1 entries
BaseName pcileech_fifo has 1 entries
srcscan exits with return value 0
