ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32f1xx_hal_msp.c ****   *
  18:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f1xx_hal_msp.c ****   */
  20:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f1xx_hal_msp.c **** 
  22:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f1xx_hal_msp.c **** 
  26:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  28:Src/stm32f1xx_hal_msp.c **** 
  29:Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  30:Src/stm32f1xx_hal_msp.c **** 
  31:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 2


  33:Src/stm32f1xx_hal_msp.c **** 
  34:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  35:Src/stm32f1xx_hal_msp.c **** 
  36:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Src/stm32f1xx_hal_msp.c ****  
  39:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  40:Src/stm32f1xx_hal_msp.c **** 
  41:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Src/stm32f1xx_hal_msp.c **** 
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Src/stm32f1xx_hal_msp.c **** 
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Src/stm32f1xx_hal_msp.c **** 
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Src/stm32f1xx_hal_msp.c **** 
  59:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  64:Src/stm32f1xx_hal_msp.c **** /**
  65:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Src/stm32f1xx_hal_msp.c ****   */
  67:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  68:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 68 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  69:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 73 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 73 3 view .LVU2
  41              		.loc 1 73 3 view .LVU3
  42 0004 154B     		ldr	r3, .L3
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 3


  43 0006 9A69     		ldr	r2, [r3, #24]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 9A61     		str	r2, [r3, #24]
  46              		.loc 1 73 3 view .LVU4
  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57              		.loc 1 74 3 view .LVU9
  58 0018 DA69     		ldr	r2, [r3, #28]
  59 001a 42F08052 		orr	r2, r2, #268435456
  60 001e DA61     		str	r2, [r3, #28]
  61              		.loc 1 74 3 view .LVU10
  62 0020 DB69     		ldr	r3, [r3, #28]
  63 0022 03F08053 		and	r3, r3, #268435456
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 74 3 view .LVU11
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 74 3 view .LVU12
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  77:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  78:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  69              		.loc 1 78 3 view .LVU13
  70 002a 0022     		movs	r2, #0
  71 002c 0F21     		movs	r1, #15
  72 002e 6FF00100 		mvn	r0, #1
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL0:
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c ****   /* Peripheral interrupt init */
  81:Src/stm32f1xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  82:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
  75              		.loc 1 82 3 view .LVU14
  76 0036 0022     		movs	r2, #0
  77 0038 0521     		movs	r1, #5
  78 003a 0846     		mov	r0, r1
  79 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL1:
  83:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
  81              		.loc 1 83 3 view .LVU15
  82 0040 0520     		movs	r0, #5
  83 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  84              	.LVL2:
  84:Src/stm32f1xx_hal_msp.c **** 
  85:Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  86:Src/stm32f1xx_hal_msp.c ****   */
  87:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  85              		.loc 1 87 3 view .LVU16
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 4


  86              	.LBB4:
  87              		.loc 1 87 3 view .LVU17
  88 0046 064A     		ldr	r2, .L3+4
  89 0048 5368     		ldr	r3, [r2, #4]
  90              	.LVL3:
  91              		.loc 1 87 3 view .LVU18
  92 004a 23F0E063 		bic	r3, r3, #117440512
  93              	.LVL4:
  94              		.loc 1 87 3 view .LVU19
  95 004e 43F00073 		orr	r3, r3, #33554432
  96              	.LVL5:
  97              		.loc 1 87 3 view .LVU20
  98 0052 5360     		str	r3, [r2, #4]
  99              	.LBE4:
 100              		.loc 1 87 3 view .LVU21
  88:Src/stm32f1xx_hal_msp.c **** 
  89:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Src/stm32f1xx_hal_msp.c **** 
  91:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Src/stm32f1xx_hal_msp.c **** }
 101              		.loc 1 92 1 is_stmt 0 view .LVU22
 102 0054 03B0     		add	sp, sp, #12
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 4
 105              		@ sp needed
 106 0056 5DF804FB 		ldr	pc, [sp], #4
 107              	.L4:
 108 005a 00BF     		.align	2
 109              	.L3:
 110 005c 00100240 		.word	1073876992
 111 0060 00000140 		.word	1073807360
 112              		.cfi_endproc
 113              	.LFE65:
 115              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 116              		.align	1
 117              		.global	HAL_UART_MspInit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu softvfp
 123              	HAL_UART_MspInit:
 124              	.LVL6:
 125              	.LFB66:
  93:Src/stm32f1xx_hal_msp.c **** 
  94:Src/stm32f1xx_hal_msp.c **** /**
  95:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
  96:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  97:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
  98:Src/stm32f1xx_hal_msp.c **** * @retval None
  99:Src/stm32f1xx_hal_msp.c **** */
 100:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 101:Src/stm32f1xx_hal_msp.c **** {
 126              		.loc 1 101 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 24
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		.loc 1 101 1 is_stmt 0 view .LVU24
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 5


 131 0000 70B5     		push	{r4, r5, r6, lr}
 132              	.LCFI3:
 133              		.cfi_def_cfa_offset 16
 134              		.cfi_offset 4, -16
 135              		.cfi_offset 5, -12
 136              		.cfi_offset 6, -8
 137              		.cfi_offset 14, -4
 138 0002 86B0     		sub	sp, sp, #24
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 40
 102:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 141              		.loc 1 102 3 is_stmt 1 view .LVU25
 142              		.loc 1 102 20 is_stmt 0 view .LVU26
 143 0004 0023     		movs	r3, #0
 144 0006 0293     		str	r3, [sp, #8]
 145 0008 0393     		str	r3, [sp, #12]
 146 000a 0493     		str	r3, [sp, #16]
 147 000c 0593     		str	r3, [sp, #20]
 103:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 148              		.loc 1 103 3 is_stmt 1 view .LVU27
 149              		.loc 1 103 11 is_stmt 0 view .LVU28
 150 000e 0268     		ldr	r2, [r0]
 151              		.loc 1 103 5 view .LVU29
 152 0010 314B     		ldr	r3, .L13
 153 0012 9A42     		cmp	r2, r3
 154 0014 01D0     		beq	.L10
 155              	.LVL7:
 156              	.L5:
 104:Src/stm32f1xx_hal_msp.c ****   {
 105:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 106:Src/stm32f1xx_hal_msp.c **** 
 107:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 108:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 110:Src/stm32f1xx_hal_msp.c ****   
 111:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 112:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 113:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 114:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 115:Src/stm32f1xx_hal_msp.c ****     */
 116:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 117:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 119:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 120:Src/stm32f1xx_hal_msp.c **** 
 121:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 122:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 123:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125:Src/stm32f1xx_hal_msp.c **** 
 126:Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA Init */
 127:Src/stm32f1xx_hal_msp.c ****     /* USART1_RX Init */
 128:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 129:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 130:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 131:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 132:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 6


 133:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 134:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 135:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 136:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 137:Src/stm32f1xx_hal_msp.c ****     {
 138:Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 139:Src/stm32f1xx_hal_msp.c ****     }
 140:Src/stm32f1xx_hal_msp.c **** 
 141:Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 142:Src/stm32f1xx_hal_msp.c **** 
 143:Src/stm32f1xx_hal_msp.c ****     /* USART1_TX Init */
 144:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Channel4;
 145:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 146:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 147:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 148:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 149:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 150:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 151:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 152:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 153:Src/stm32f1xx_hal_msp.c ****     {
 154:Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 155:Src/stm32f1xx_hal_msp.c ****     }
 156:Src/stm32f1xx_hal_msp.c **** 
 157:Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 158:Src/stm32f1xx_hal_msp.c **** 
 159:Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 160:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 161:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 162:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 163:Src/stm32f1xx_hal_msp.c **** 
 164:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 165:Src/stm32f1xx_hal_msp.c ****   }
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c **** }
 157              		.loc 1 167 1 view .LVU30
 158 0016 06B0     		add	sp, sp, #24
 159              	.LCFI5:
 160              		.cfi_remember_state
 161              		.cfi_def_cfa_offset 16
 162              		@ sp needed
 163 0018 70BD     		pop	{r4, r5, r6, pc}
 164              	.LVL8:
 165              	.L10:
 166              	.LCFI6:
 167              		.cfi_restore_state
 168              		.loc 1 167 1 view .LVU31
 169 001a 0446     		mov	r4, r0
 109:Src/stm32f1xx_hal_msp.c ****   
 170              		.loc 1 109 5 is_stmt 1 view .LVU32
 171              	.LBB5:
 109:Src/stm32f1xx_hal_msp.c ****   
 172              		.loc 1 109 5 view .LVU33
 109:Src/stm32f1xx_hal_msp.c ****   
 173              		.loc 1 109 5 view .LVU34
 174 001c 03F55843 		add	r3, r3, #55296
 175 0020 9A69     		ldr	r2, [r3, #24]
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 7


 176 0022 42F48042 		orr	r2, r2, #16384
 177 0026 9A61     		str	r2, [r3, #24]
 109:Src/stm32f1xx_hal_msp.c ****   
 178              		.loc 1 109 5 view .LVU35
 179 0028 9A69     		ldr	r2, [r3, #24]
 180 002a 02F48042 		and	r2, r2, #16384
 181 002e 0092     		str	r2, [sp]
 109:Src/stm32f1xx_hal_msp.c ****   
 182              		.loc 1 109 5 view .LVU36
 183 0030 009A     		ldr	r2, [sp]
 184              	.LBE5:
 109:Src/stm32f1xx_hal_msp.c ****   
 185              		.loc 1 109 5 view .LVU37
 111:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 186              		.loc 1 111 5 view .LVU38
 187              	.LBB6:
 111:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 188              		.loc 1 111 5 view .LVU39
 111:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 189              		.loc 1 111 5 view .LVU40
 190 0032 9A69     		ldr	r2, [r3, #24]
 191 0034 42F00402 		orr	r2, r2, #4
 192 0038 9A61     		str	r2, [r3, #24]
 111:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 193              		.loc 1 111 5 view .LVU41
 194 003a 9B69     		ldr	r3, [r3, #24]
 195 003c 03F00403 		and	r3, r3, #4
 196 0040 0193     		str	r3, [sp, #4]
 111:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 197              		.loc 1 111 5 view .LVU42
 198 0042 019B     		ldr	r3, [sp, #4]
 199              	.LBE6:
 111:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 200              		.loc 1 111 5 view .LVU43
 116:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 201              		.loc 1 116 5 view .LVU44
 116:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202              		.loc 1 116 25 is_stmt 0 view .LVU45
 203 0044 4FF40073 		mov	r3, #512
 204 0048 0293     		str	r3, [sp, #8]
 117:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 205              		.loc 1 117 5 is_stmt 1 view .LVU46
 117:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 206              		.loc 1 117 26 is_stmt 0 view .LVU47
 207 004a 0223     		movs	r3, #2
 208 004c 0393     		str	r3, [sp, #12]
 118:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 118 5 is_stmt 1 view .LVU48
 118:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 118 27 is_stmt 0 view .LVU49
 211 004e 0323     		movs	r3, #3
 212 0050 0593     		str	r3, [sp, #20]
 119:Src/stm32f1xx_hal_msp.c **** 
 213              		.loc 1 119 5 is_stmt 1 view .LVU50
 214 0052 224E     		ldr	r6, .L13+4
 215 0054 02A9     		add	r1, sp, #8
 216 0056 3046     		mov	r0, r6
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 8


 217              	.LVL9:
 119:Src/stm32f1xx_hal_msp.c **** 
 218              		.loc 1 119 5 is_stmt 0 view .LVU51
 219 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL10:
 121:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 221              		.loc 1 121 5 is_stmt 1 view .LVU52
 121:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 222              		.loc 1 121 25 is_stmt 0 view .LVU53
 223 005c 4FF48063 		mov	r3, #1024
 224 0060 0293     		str	r3, [sp, #8]
 122:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 122 5 is_stmt 1 view .LVU54
 122:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 122 26 is_stmt 0 view .LVU55
 227 0062 0025     		movs	r5, #0
 228 0064 0395     		str	r5, [sp, #12]
 123:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 229              		.loc 1 123 5 is_stmt 1 view .LVU56
 123:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 230              		.loc 1 123 26 is_stmt 0 view .LVU57
 231 0066 0495     		str	r5, [sp, #16]
 124:Src/stm32f1xx_hal_msp.c **** 
 232              		.loc 1 124 5 is_stmt 1 view .LVU58
 233 0068 02A9     		add	r1, sp, #8
 234 006a 3046     		mov	r0, r6
 235 006c FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL11:
 128:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 237              		.loc 1 128 5 view .LVU59
 128:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 238              		.loc 1 128 29 is_stmt 0 view .LVU60
 239 0070 1B48     		ldr	r0, .L13+8
 240 0072 1C4B     		ldr	r3, .L13+12
 241 0074 0360     		str	r3, [r0]
 129:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 242              		.loc 1 129 5 is_stmt 1 view .LVU61
 129:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 243              		.loc 1 129 35 is_stmt 0 view .LVU62
 244 0076 4560     		str	r5, [r0, #4]
 130:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 245              		.loc 1 130 5 is_stmt 1 view .LVU63
 130:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 246              		.loc 1 130 35 is_stmt 0 view .LVU64
 247 0078 8560     		str	r5, [r0, #8]
 131:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 248              		.loc 1 131 5 is_stmt 1 view .LVU65
 131:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 249              		.loc 1 131 32 is_stmt 0 view .LVU66
 250 007a 8023     		movs	r3, #128
 251 007c C360     		str	r3, [r0, #12]
 132:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 252              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 253              		.loc 1 132 45 is_stmt 0 view .LVU68
 254 007e 0561     		str	r5, [r0, #16]
 133:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 9


 255              		.loc 1 133 5 is_stmt 1 view .LVU69
 133:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 256              		.loc 1 133 42 is_stmt 0 view .LVU70
 257 0080 4561     		str	r5, [r0, #20]
 134:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 258              		.loc 1 134 5 is_stmt 1 view .LVU71
 134:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 259              		.loc 1 134 30 is_stmt 0 view .LVU72
 260 0082 8561     		str	r5, [r0, #24]
 135:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 261              		.loc 1 135 5 is_stmt 1 view .LVU73
 135:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 262              		.loc 1 135 34 is_stmt 0 view .LVU74
 263 0084 C561     		str	r5, [r0, #28]
 136:Src/stm32f1xx_hal_msp.c ****     {
 264              		.loc 1 136 5 is_stmt 1 view .LVU75
 136:Src/stm32f1xx_hal_msp.c ****     {
 265              		.loc 1 136 9 is_stmt 0 view .LVU76
 266 0086 FFF7FEFF 		bl	HAL_DMA_Init
 267              	.LVL12:
 136:Src/stm32f1xx_hal_msp.c ****     {
 268              		.loc 1 136 8 view .LVU77
 269 008a F0B9     		cbnz	r0, .L11
 270              	.L7:
 141:Src/stm32f1xx_hal_msp.c **** 
 271              		.loc 1 141 5 is_stmt 1 view .LVU78
 141:Src/stm32f1xx_hal_msp.c **** 
 272              		.loc 1 141 5 view .LVU79
 273 008c 144B     		ldr	r3, .L13+8
 274 008e 6363     		str	r3, [r4, #52]
 141:Src/stm32f1xx_hal_msp.c **** 
 275              		.loc 1 141 5 view .LVU80
 276 0090 5C62     		str	r4, [r3, #36]
 141:Src/stm32f1xx_hal_msp.c **** 
 277              		.loc 1 141 5 view .LVU81
 144:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 278              		.loc 1 144 5 view .LVU82
 144:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 279              		.loc 1 144 29 is_stmt 0 view .LVU83
 280 0092 1548     		ldr	r0, .L13+16
 281 0094 154B     		ldr	r3, .L13+20
 282 0096 0360     		str	r3, [r0]
 145:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 283              		.loc 1 145 5 is_stmt 1 view .LVU84
 145:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 284              		.loc 1 145 35 is_stmt 0 view .LVU85
 285 0098 1023     		movs	r3, #16
 286 009a 4360     		str	r3, [r0, #4]
 146:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 287              		.loc 1 146 5 is_stmt 1 view .LVU86
 146:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 288              		.loc 1 146 35 is_stmt 0 view .LVU87
 289 009c 0023     		movs	r3, #0
 290 009e 8360     		str	r3, [r0, #8]
 147:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 291              		.loc 1 147 5 is_stmt 1 view .LVU88
 147:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 10


 292              		.loc 1 147 32 is_stmt 0 view .LVU89
 293 00a0 8022     		movs	r2, #128
 294 00a2 C260     		str	r2, [r0, #12]
 148:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 295              		.loc 1 148 5 is_stmt 1 view .LVU90
 148:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 296              		.loc 1 148 45 is_stmt 0 view .LVU91
 297 00a4 0361     		str	r3, [r0, #16]
 149:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 298              		.loc 1 149 5 is_stmt 1 view .LVU92
 149:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 299              		.loc 1 149 42 is_stmt 0 view .LVU93
 300 00a6 4361     		str	r3, [r0, #20]
 150:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 301              		.loc 1 150 5 is_stmt 1 view .LVU94
 150:Src/stm32f1xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 302              		.loc 1 150 30 is_stmt 0 view .LVU95
 303 00a8 8361     		str	r3, [r0, #24]
 151:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 304              		.loc 1 151 5 is_stmt 1 view .LVU96
 151:Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 305              		.loc 1 151 34 is_stmt 0 view .LVU97
 306 00aa C361     		str	r3, [r0, #28]
 152:Src/stm32f1xx_hal_msp.c ****     {
 307              		.loc 1 152 5 is_stmt 1 view .LVU98
 152:Src/stm32f1xx_hal_msp.c ****     {
 308              		.loc 1 152 9 is_stmt 0 view .LVU99
 309 00ac FFF7FEFF 		bl	HAL_DMA_Init
 310              	.LVL13:
 152:Src/stm32f1xx_hal_msp.c ****     {
 311              		.loc 1 152 8 view .LVU100
 312 00b0 70B9     		cbnz	r0, .L12
 313              	.L8:
 157:Src/stm32f1xx_hal_msp.c **** 
 314              		.loc 1 157 5 is_stmt 1 view .LVU101
 157:Src/stm32f1xx_hal_msp.c **** 
 315              		.loc 1 157 5 view .LVU102
 316 00b2 0D4B     		ldr	r3, .L13+16
 317 00b4 2363     		str	r3, [r4, #48]
 157:Src/stm32f1xx_hal_msp.c **** 
 318              		.loc 1 157 5 view .LVU103
 319 00b6 5C62     		str	r4, [r3, #36]
 157:Src/stm32f1xx_hal_msp.c **** 
 320              		.loc 1 157 5 view .LVU104
 160:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 321              		.loc 1 160 5 view .LVU105
 322 00b8 0022     		movs	r2, #0
 323 00ba 0521     		movs	r1, #5
 324 00bc 2520     		movs	r0, #37
 325 00be FFF7FEFF 		bl	HAL_NVIC_SetPriority
 326              	.LVL14:
 161:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 327              		.loc 1 161 5 view .LVU106
 328 00c2 2520     		movs	r0, #37
 329 00c4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 330              	.LVL15:
 331              		.loc 1 167 1 is_stmt 0 view .LVU107
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 11


 332 00c8 A5E7     		b	.L5
 333              	.L11:
 138:Src/stm32f1xx_hal_msp.c ****     }
 334              		.loc 1 138 7 is_stmt 1 view .LVU108
 335 00ca FFF7FEFF 		bl	Error_Handler
 336              	.LVL16:
 337 00ce DDE7     		b	.L7
 338              	.L12:
 154:Src/stm32f1xx_hal_msp.c ****     }
 339              		.loc 1 154 7 view .LVU109
 340 00d0 FFF7FEFF 		bl	Error_Handler
 341              	.LVL17:
 342 00d4 EDE7     		b	.L8
 343              	.L14:
 344 00d6 00BF     		.align	2
 345              	.L13:
 346 00d8 00380140 		.word	1073821696
 347 00dc 00080140 		.word	1073809408
 348 00e0 00000000 		.word	hdma_usart1_rx
 349 00e4 58000240 		.word	1073872984
 350 00e8 00000000 		.word	hdma_usart1_tx
 351 00ec 44000240 		.word	1073872964
 352              		.cfi_endproc
 353              	.LFE66:
 355              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_UART_MspDeInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu softvfp
 363              	HAL_UART_MspDeInit:
 364              	.LVL18:
 365              	.LFB67:
 168:Src/stm32f1xx_hal_msp.c **** 
 169:Src/stm32f1xx_hal_msp.c **** /**
 170:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 171:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 172:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 173:Src/stm32f1xx_hal_msp.c **** * @retval None
 174:Src/stm32f1xx_hal_msp.c **** */
 175:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 176:Src/stm32f1xx_hal_msp.c **** {
 366              		.loc 1 176 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 177:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 370              		.loc 1 177 3 view .LVU111
 371              		.loc 1 177 11 is_stmt 0 view .LVU112
 372 0000 0268     		ldr	r2, [r0]
 373              		.loc 1 177 5 view .LVU113
 374 0002 0D4B     		ldr	r3, .L22
 375 0004 9A42     		cmp	r2, r3
 376 0006 00D0     		beq	.L21
 377 0008 7047     		bx	lr
 378              	.L21:
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 12


 176:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 379              		.loc 1 176 1 view .LVU114
 380 000a 10B5     		push	{r4, lr}
 381              	.LCFI7:
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 4, -8
 384              		.cfi_offset 14, -4
 385 000c 0446     		mov	r4, r0
 178:Src/stm32f1xx_hal_msp.c ****   {
 179:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 180:Src/stm32f1xx_hal_msp.c **** 
 181:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 182:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 183:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 386              		.loc 1 183 5 is_stmt 1 view .LVU115
 387 000e 0B4A     		ldr	r2, .L22+4
 388 0010 9369     		ldr	r3, [r2, #24]
 389 0012 23F48043 		bic	r3, r3, #16384
 390 0016 9361     		str	r3, [r2, #24]
 184:Src/stm32f1xx_hal_msp.c ****   
 185:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 186:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 187:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 188:Src/stm32f1xx_hal_msp.c ****     */
 189:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 391              		.loc 1 189 5 view .LVU116
 392 0018 4FF4C061 		mov	r1, #1536
 393 001c 0848     		ldr	r0, .L22+8
 394              	.LVL19:
 395              		.loc 1 189 5 is_stmt 0 view .LVU117
 396 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 397              	.LVL20:
 190:Src/stm32f1xx_hal_msp.c **** 
 191:Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 192:Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 398              		.loc 1 192 5 is_stmt 1 view .LVU118
 399 0022 606B     		ldr	r0, [r4, #52]
 400 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 401              	.LVL21:
 193:Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 402              		.loc 1 193 5 view .LVU119
 403 0028 206B     		ldr	r0, [r4, #48]
 404 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 405              	.LVL22:
 194:Src/stm32f1xx_hal_msp.c **** 
 195:Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 196:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 406              		.loc 1 196 5 view .LVU120
 407 002e 2520     		movs	r0, #37
 408 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 409              	.LVL23:
 197:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 198:Src/stm32f1xx_hal_msp.c **** 
 199:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 200:Src/stm32f1xx_hal_msp.c ****   }
 201:Src/stm32f1xx_hal_msp.c **** 
 202:Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 13


 410              		.loc 1 202 1 is_stmt 0 view .LVU121
 411 0034 10BD     		pop	{r4, pc}
 412              	.LVL24:
 413              	.L23:
 414              		.loc 1 202 1 view .LVU122
 415 0036 00BF     		.align	2
 416              	.L22:
 417 0038 00380140 		.word	1073821696
 418 003c 00100240 		.word	1073876992
 419 0040 00080140 		.word	1073809408
 420              		.cfi_endproc
 421              	.LFE67:
 423              		.text
 424              	.Letext0:
 425              		.file 2 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 426              		.file 3 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 427              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 428              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 429              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 430              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 431              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 432              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 433              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 434              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 435              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 436              		.file 13 "Inc/main.h"
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:16     .text.HAL_MspInit:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:110    .text.HAL_MspInit:000000000000005c $d
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:116    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:123    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:346    .text.HAL_UART_MspInit:00000000000000d8 $d
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:356    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:363    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccSZxyJD.s:417    .text.HAL_UART_MspDeInit:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_usart1_rx
hdma_usart1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
