# LAB 02-logic

### Link to EDA PlayGround
[EDA PlayGroud](https://www.edaplayground.com/x/5uu3)
### Link to GitHub repository
[GitHub repository](https://github.com/amwellius/Digital-electronics-1)


## Part 1: Preparation tasks
### Binary comparator truth table

| **n** | **B[1:0]** | **A[1:0]** | **B > A** | **B = A** | **B < A** |
| :-: | :-: | :-: | :-: | :-: | :-: |
| 0 | 0 0 | 0 0 | 0 | 1 | 0 |
| 1 | 0 0 | 0 1 | 0 | 0 | 1 |
| 2 | 0 0 | 1 0 | 0 | 0 | 1 |
| 3 | 0 0 | 1 1 | 0 | 0 | 1 |
| 4 | 0 1 | 0 0 | 1 | 0 | 0 |
| 5 | 0 1 | 0 1 | 0 | 1 | 0 |
| 6 | 0 1 | 1 0 | 0 | 0 | 1 |
| 7 | 0 1 | 1 1 | 0 | 0 | 1 |
| 8 | 1 0 | 0 0 | 1 | 0 | 0 |
| 9 | 1 0 | 0 1 | 1 | 0 | 0 |
| 10 | 1 0 | 1 0 | 0 | 1 | 0 |
| 11 | 1 0 | 1 1 | 0 | 0 | 1 |
| 12 | 1 1 | 0 0 | 1 | 0 | 0 |
| 13 | 1 1 | 0 1 | 1 | 0 | 0 |
| 14 | 1 1 | 1 0 | 1 | 0 | 0 |
| 15 | 1 1 | 1 1 | 0 | 1 | 0 |


## Part 2: A 2-bit comparator
### MAP1
### B > A
![ScreenShot](images/part2_1.PNG)

### MAP2
### B = A
![ScreenShot](images/part2_2.png)


### MAP2
### B < A
![ScreenShot](images/part2_3.PNG)




## Part 3: A 4-bit binary comparator
### VHDL CODE design.vhd
```vhdl

```
### VHDL CODE testbench.vhd
```vhdl


```

### Console Listing

console 
console

##### Link to EDA PlayGround
[EDA PlayGroud](https://www.edaplayground.com/x/5uu3)

