{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737644407525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737644407541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 20:30:07 2025 " "Processing started: Thu Jan 23 20:30:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737644407541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644407541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Very_Half_SAM -c Very_Half_SAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Very_Half_SAM -c Very_Half_SAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644407541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737644408057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737644408057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8 " "Found entity 1: AND_8" {  } { { "AND_8.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "Testbench.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8.v 2 2 " "Found 2 design units, including 2 entities, in source file adder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Adder_8.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416887 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_8 " "Found entity 2: Adder_8" {  } { { "Adder_8.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_8_bit " "Found entity 1: Mux_2x1_8_bit" {  } { { "Mux_2x1_8_bit.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_1_bit " "Found entity 1: Mux_2x1_1_bit" {  } { { "Mux_2x1_1_bit.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_8_bit " "Found entity 1: Mux_4x1_8_bit" {  } { { "Mux_4x1_8_bit.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_Flip_Flop.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pipo_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipo_Register " "Found entity 1: Pipo_Register" {  } { { "Pipo_Register.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737644416902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_Data_In Datapath.v(26) " "Verilog HDL Implicit Net warning at Datapath.v(26): created implicit net for \"PC_Data_In\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_Data_out_Buff Datapath.v(29) " "Verilog HDL Implicit Net warning at Datapath.v(29): created implicit net for \"PC_Data_out_Buff\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IAR_Data_out_Buff Datapath.v(33) " "Verilog HDL Implicit Net warning at Datapath.v(33): created implicit net for \"IAR_Data_out_Buff\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_Data_Out_Buff Datapath.v(35) " "Verilog HDL Implicit Net warning at Datapath.v(35): created implicit net for \"ALU_Data_Out_Buff\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_Data_In Datapath.v(36) " "Verilog HDL Implicit Net warning at Datapath.v(36): created implicit net for \"ACC_Data_In\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_Data_Out_Buff Datapath.v(36) " "Verilog HDL Implicit Net warning at Datapath.v(36): created implicit net for \"ACC_Data_Out_Buff\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_En Datapath.v(36) " "Verilog HDL Implicit Net warning at Datapath.v(36): created implicit net for \"ACC_En\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_Data_out_Buff Datapath.v(37) " "Verilog HDL Implicit Net warning at Datapath.v(37): created implicit net for \"ACC_Data_out_Buff\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_Buffer_Sel Datapath.v(37) " "Verilog HDL Implicit Net warning at Datapath.v(37): created implicit net for \"ACC_Buffer_Sel\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_Data_out Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"ACC_Data_out\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_bus Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"Data_bus\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACC_Data_Out Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ACC_Data_Out\"" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "regSelect packed Toplevel.v(10) " "Verilog HDL Port Declaration warning at Toplevel.v(10): port declaration for \"regSelect\" declares packed dimensions but the data type declaration does not" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 10 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "regSelect Toplevel.v(7) " "HDL info at Toplevel.v(7): see declaration for object \"regSelect\"" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "dispReg packed Toplevel.v(10) " "Verilog HDL Port Declaration warning at Toplevel.v(10): port declaration for \"dispReg\" declares packed dimensions but the data type declaration does not" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 10 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dispReg Toplevel.v(8) " "HDL info at Toplevel.v(8): see declaration for object \"dispReg\"" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737644416934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:very_half_sam " "Elaborating entity \"cpu\" for hierarchy \"cpu:very_half_sam\"" {  } { { "Toplevel.v" "very_half_sam" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:path_of_data " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:path_of_data\"" {  } { { "Toplevel.v" "path_of_data" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_Data_Out Datapath.v(44) " "Verilog HDL or VHDL warning at Datapath.v(44): object \"ACC_Data_Out\" assigned a value but never read" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 "|Toplevel|Datapath:path_of_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IAR_Data_Out Datapath.v(10) " "Verilog HDL or VHDL warning at Datapath.v(10): object \"IAR_Data_Out\" assigned a value but never read" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 "|Toplevel|Datapath:path_of_data"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Abus2 Datapath.v(16) " "Verilog HDL Always Construct warning at Datapath.v(16): variable \"Abus2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 "|Toplevel|Datapath:path_of_data"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Abus1 Datapath.v(17) " "Verilog HDL Always Construct warning at Datapath.v(17): variable \"Abus1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 "|Toplevel|Datapath:path_of_data"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Abus3 Datapath.v(18) " "Verilog HDL Always Construct warning at Datapath.v(18): variable \"Abus3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 "|Toplevel|Datapath:path_of_data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Acc_Data_Out Datapath.v(7) " "Output port \"Acc_Data_Out\" at Datapath.v(7) has no driver" {  } { { "Datapath.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 "|Toplevel|Datapath:path_of_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipo_Register Datapath:path_of_data\|Pipo_Register:IReg " "Elaborating entity \"Pipo_Register\" for hierarchy \"Datapath:path_of_data\|Pipo_Register:IReg\"" {  } { { "Datapath.v" "IReg" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Datapath:path_of_data\|Pipo_Register:IReg\|D_FF:loop\[0\].df " "Elaborating entity \"D_FF\" for hierarchy \"Datapath:path_of_data\|Pipo_Register:IReg\|D_FF:loop\[0\].df\"" {  } { { "Pipo_Register.v" "loop\[0\].df" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_1_bit Datapath:path_of_data\|Pipo_Register:IReg\|Mux_2x1_1_bit:loop\[0\].mux " "Elaborating entity \"Mux_2x1_1_bit\" for hierarchy \"Datapath:path_of_data\|Pipo_Register:IReg\|Mux_2x1_1_bit:loop\[0\].mux\"" {  } { { "Pipo_Register.v" "loop\[0\].mux" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_8_bit Datapath:path_of_data\|Mux_2x1_8_bit:IReg_Tristate_Buffer " "Elaborating entity \"Mux_2x1_8_bit\" for hierarchy \"Datapath:path_of_data\|Mux_2x1_8_bit:IReg_Tristate_Buffer\"" {  } { { "Datapath.v" "IReg_Tristate_Buffer" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_8 Datapath:path_of_data\|Adder_8:Adder " "Elaborating entity \"Adder_8\" for hierarchy \"Datapath:path_of_data\|Adder_8:Adder\"" {  } { { "Datapath.v" "Adder" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Datapath:path_of_data\|Adder_8:Adder\|Full_Adder:F1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Datapath:path_of_data\|Adder_8:Adder\|Full_Adder:F1\"" {  } { { "Adder_8.v" "F1" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_8_bit Datapath:path_of_data\|Mux_4x1_8_bit:Mux_ACC " "Elaborating entity \"Mux_4x1_8_bit\" for hierarchy \"Datapath:path_of_data\|Mux_4x1_8_bit:Mux_ACC\"" {  } { { "Datapath.v" "Mux_ACC" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:path_of_data\|ALU:AL_Unit " "Elaborating entity \"ALU\" for hierarchy \"Datapath:path_of_data\|ALU:AL_Unit\"" {  } { { "Datapath.v" "AL_Unit" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8 Datapath:path_of_data\|ALU:AL_Unit\|AND_8:u1 " "Elaborating entity \"AND_8\" for hierarchy \"Datapath:path_of_data\|ALU:AL_Unit\|AND_8:u1\"" {  } { { "ALU.v" "u1" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644416965 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737644417185 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1737644417185 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737644417420 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "cpu:very_half_sam\|dispReg\[0\] dispReg " "Converted the fanout from the always-enabled tri-state buffer \"cpu:very_half_sam\|dispReg\[0\]\" to the node \"dispReg\" into a wire" {  } { { "CPU.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v" 15 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1737644417420 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1737644417420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Address_Bus\[4\] GND " "Pin \"Address_Bus\[4\]\" is stuck at GND" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737644417514 "|Toplevel|Address_Bus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_Bus\[5\] GND " "Pin \"Address_Bus\[5\]\" is stuck at GND" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737644417514 "|Toplevel|Address_Bus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_Bus\[6\] GND " "Pin \"Address_Bus\[6\]\" is stuck at GND" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737644417514 "|Toplevel|Address_Bus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_Bus\[7\] GND " "Pin \"Address_Bus\[7\]\" is stuck at GND" {  } { { "Toplevel.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737644417514 "|Toplevel|Address_Bus[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737644417514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737644417577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737644418316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737644418316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737644418347 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737644418347 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737644418347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737644418347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737644418347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737644418363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 20:30:18 2025 " "Processing ended: Thu Jan 23 20:30:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737644418363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737644418363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737644418363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737644418363 ""}
