Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  1 22:19:27 2024
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.075        0.000                      0                 4500        0.165        0.000                      0                 4500        4.500        0.000                       0                  1543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.075        0.000                      0                 4499        0.165        0.000                      0                 4499        9.500        0.000                       0                  1541  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.440ns  (logic 4.713ns (25.559%)  route 13.727ns (74.441%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.775    26.583    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y101        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.583    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.440ns  (logic 4.713ns (25.559%)  route 13.727ns (74.441%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.775    26.583    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y101        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.583    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.440ns  (logic 4.713ns (25.559%)  route 13.727ns (74.441%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.775    26.583    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y101        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.583    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.440ns  (logic 4.713ns (25.559%)  route 13.727ns (74.441%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.775    26.583    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y101        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y101        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.583    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.098ns  (logic 4.470ns (24.699%)  route 13.628ns (75.301%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.587ns = ( 27.587 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.621    24.040    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I3_O)        0.124    24.164 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_1/O
                         net (fo=51, routed)          1.032    25.195    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_1
    SLICE_X8Y110         LUT2 (Prop_lut2_I1_O)        0.117    25.312 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=4, routed)           0.929    26.241    rvsteel_soc_instance/ram_instance/ADDRARDADDR[6]
    RAMB36_X0Y21         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.657    27.587    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.562    28.149    
                         clock uncertainty           -0.035    28.114    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.790    27.324    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.324    
                         arrival time                         -26.241    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.416ns  (logic 4.713ns (25.591%)  route 13.703ns (74.409%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.752    26.560    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y102        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.416ns  (logic 4.713ns (25.591%)  route 13.703ns (74.409%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.752    26.560    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y102        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.416ns  (logic 4.713ns (25.591%)  route 13.703ns (74.409%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.752    26.560    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y102        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.416ns  (logic 4.713ns (25.591%)  route 13.703ns (74.409%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.752    26.560    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616    27.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y102        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.576    28.123    
                         clock uncertainty           -0.035    28.087    
    SLICE_X11Y102        FDRE (Setup_fdre_C_R)       -0.429    27.658    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.658    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.409ns  (logic 4.713ns (25.602%)  route 13.696ns (74.398%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.144ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.738     8.144    rvsteel_soc_instance/system_bus_instance/clock_50mhz_BUFG
    SLICE_X10Y111        FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDSE (Prop_fdse_C_Q)         0.478     8.622 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=86, routed)          0.851     9.472    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X11Y110        LUT4 (Prop_lut4_I2_O)        0.327     9.799 f  rvsteel_soc_instance/system_bus_instance/write_response__0/O
                         net (fo=1, routed)           0.436    10.236    rvsteel_soc_instance/rvsteel_core_instance/write_response
    SLICE_X11Y110        LUT5 (Prop_lut5_I4_O)        0.326    10.562 f  rvsteel_soc_instance/rvsteel_core_instance/prev_read_request_i_1/O
                         net (fo=248, routed)         0.982    11.544    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X12Y110        LUT3 (Prop_lut3_I1_O)        0.152    11.696 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=45, routed)          0.937    12.633    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.348    12.981 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[31]_i_5/O
                         net (fo=107, routed)         1.435    14.416    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[12]_i_6_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.540 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9/O
                         net (fo=1, routed)           0.000    14.540    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_9_n_0
    SLICE_X40Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    14.785 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    15.624    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[0]_i_4_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.298    15.922 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[0]_i_3/O
                         net (fo=8, routed)           1.349    17.271    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_31
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.124    17.395 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43/O
                         net (fo=1, routed)           0.000    17.395    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_43_n_0
    SLICE_X21Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.927 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.927    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X21Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.041 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.041    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X21Y115        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.269 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[2]
                         net (fo=1, routed)           0.509    18.778    rvsteel_soc_instance/system_bus_instance/CO[0]
    SLICE_X20Y115        LUT3 (Prop_lut3_I2_O)        0.313    19.091 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.279    19.370    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_8_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.807    20.301    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.124    20.425 f  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4/O
                         net (fo=1, routed)           0.433    20.858    rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_4_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          1.553    22.536    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124    22.660 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1/O
                         net (fo=2, routed)           0.635    23.294    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[24]_i_1_n_0
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.124    23.418 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4/O
                         net (fo=3, routed)           0.857    24.276    rvsteel_soc_instance/rvsteel_core_instance/selected_response[0]_i_4_n_0
    SLICE_X3Y114         LUT5 (Prop_lut5_I2_O)        0.152    24.428 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=22, routed)          1.048    25.476    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[31]_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.332    25.808 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.744    26.552    rvsteel_soc_instance/uart_instance/E[0]
    SLICE_X11Y103        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615    27.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y103        FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.576    28.122    
                         clock uncertainty           -0.035    28.086    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.429    27.657    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.657    
                         arrival time                         -26.552    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.278%)  route 0.169ns (44.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.645     2.571    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X8Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[9]/Q
                         net (fo=2, routed)           0.063     2.798    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[9]
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.045     2.843 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.106     2.949    rvsteel_soc_instance/ram_instance/p_1_in[9]
    RAMB36_X0Y21         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.963     3.472    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.843     2.629    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     2.784    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.125     2.837    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/C
                         clock pessimism             -0.846     2.585    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.076     2.661    rvsteel_soc_instance/uart_instance/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.475%)  route 0.117ns (38.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.665     2.591    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y120         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[17]/Q
                         net (fo=4, routed)           0.117     2.848    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][16]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.045     2.893 r  rvsteel_soc_instance/system_bus_instance/csr_mtval[17]_i_1/O
                         net (fo=1, routed)           0.000     2.893    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[17]_0
    SLICE_X7Y119         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.938     3.447    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y119         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[17]/C
                         clock pessimism             -0.842     2.606    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.092     2.698    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.849%)  route 0.116ns (45.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.116     2.829    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[2]/C
                         clock pessimism             -0.859     2.572    
    SLICE_X11Y106        FDRE (Hold_fdre_C_D)         0.047     2.619    rvsteel_soc_instance/uart_instance/rx_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/uart_irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/uart_irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.042%)  route 0.119ns (38.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.673     2.599    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X7Y108         FDRE                                         r  rvsteel_soc_instance/uart_instance/uart_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.141     2.740 r  rvsteel_soc_instance/uart_instance/uart_irq_reg/Q
                         net (fo=7, routed)           0.119     2.859    rvsteel_soc_instance/rvsteel_core_instance/irq_external
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.045     2.904 r  rvsteel_soc_instance/rvsteel_core_instance/uart_irq_i_1/O
                         net (fo=1, routed)           0.000     2.904    rvsteel_soc_instance/uart_instance/uart_irq_reg_0
    SLICE_X7Y108         FDRE                                         r  rvsteel_soc_instance/uart_instance/uart_irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.947     3.456    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X7Y108         FDRE                                         r  rvsteel_soc_instance/uart_instance/uart_irq_reg/C
                         clock pessimism             -0.858     2.599    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.091     2.690    rvsteel_soc_instance/uart_instance/uart_irq_reg
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.978%)  route 0.172ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.172     2.885    rvsteel_soc_instance/uart_instance/rx_register_reg_n_0_[0]
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.846     2.585    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.075     2.660    rvsteel_soc_instance/uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.128     2.700 r  rvsteel_soc_instance/uart_instance/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.123     2.823    rvsteel_soc_instance/uart_instance/p_2_in[5]
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[6]/C
                         clock pessimism             -0.846     2.585    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.011     2.596    rvsteel_soc_instance/uart_instance/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.158%)  route 0.171ns (47.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.670     2.596    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     2.737 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[9]/Q
                         net (fo=4, routed)           0.171     2.907    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][8]
    SLICE_X7Y114         LUT6 (Prop_lut6_I3_O)        0.045     2.952 r  rvsteel_soc_instance/system_bus_instance/csr_mtval[9]_i_1/O
                         net (fo=1, routed)           0.000     2.952    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[9]_0
    SLICE_X7Y114         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.943     3.452    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y114         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[9]/C
                         clock pessimism             -0.822     2.631    
    SLICE_X7Y114         FDRE (Hold_fdre_C_D)         0.092     2.723    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.028%)  route 0.165ns (46.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.670     2.596    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X4Y114         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     2.737 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[8]/Q
                         net (fo=4, routed)           0.165     2.902    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][7]
    SLICE_X5Y115         LUT3 (Prop_lut3_I0_O)        0.045     2.947 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[8]_i_1/O
                         net (fo=1, routed)           0.000     2.947    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[6]
    SLICE_X5Y115         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.942     3.451    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X5Y115         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]/C
                         clock pessimism             -0.842     2.610    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.092     2.702    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.644     2.570    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X12Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.164     2.734 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]/Q
                         net (fo=111, routed)         0.160     2.894    rvsteel_soc_instance/rvsteel_core_instance/current_state[3]
    SLICE_X12Y111        LUT6 (Prop_lut6_I4_O)        0.045     2.939 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_3/O
                         net (fo=1, routed)           0.000     2.939    rvsteel_soc_instance/rvsteel_core_instance/next_state[3]
    SLICE_X12Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.918     3.427    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X12Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]/C
                         clock pessimism             -0.858     2.570    
    SLICE_X12Y111        FDRE (Hold_fdre_C_D)         0.121     2.691    rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y110  halt_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y129   reset_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y109  rvsteel_soc_instance/ram_instance/read_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y110  rvsteel_soc_instance/ram_instance/write_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y108  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  halt_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  halt_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129   reset_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129   reset_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y110  rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y110  rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y108  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y108  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  halt_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y110  halt_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129   reset_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y129   reset_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y109  rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y110  rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y110  rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y108  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y108  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.840    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.964    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.078    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.123    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.161ns  (logic 4.039ns (65.560%)  route 2.122ns (34.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.740     8.146    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y105         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.518     8.664 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.122    10.786    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.307 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.307    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.386ns (71.157%)  route 0.562ns (28.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X8Y105         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     2.736 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.562     3.298    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.520 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.520    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.818ns  (logic 1.787ns (30.712%)  route 4.031ns (69.288%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.382     3.921    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2/O
                         net (fo=2, routed)           1.005     5.049    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2_n_0
    SLICE_X10Y104        LUT4 (Prop_lut4_I0_O)        0.124     5.173 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.644     5.818    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X10Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615     7.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.663ns (32.850%)  route 3.399ns (67.150%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.863     5.062    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615     7.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.663ns (32.850%)  route 3.399ns (67.150%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.863     5.062    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615     7.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.663ns (32.850%)  route 3.399ns (67.150%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.863     5.062    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615     7.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.062ns  (logic 1.663ns (32.850%)  route 3.399ns (67.150%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.863     5.062    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615     7.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y104         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.663ns (33.507%)  route 3.300ns (66.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.764     4.962    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616     7.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.663ns (33.507%)  route 3.300ns (66.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.764     4.962    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616     7.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.663ns (33.507%)  route 3.300ns (66.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.764     4.962    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616     7.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.663ns (33.507%)  route 3.300ns (66.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.764     4.962    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.616     7.546    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.923ns  (logic 1.663ns (33.773%)  route 3.260ns (66.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.536     4.075    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     4.199 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.725     4.923    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        1.615     7.545    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y103         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.235ns (34.484%)  route 0.446ns (65.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.681    reset_IBUF
    SLICE_X0Y129         FDRE                                         r  reset_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.939     3.448    clock_50mhz_BUFG
    SLICE_X0Y129         FDRE                                         r  reset_debounced_reg/C

Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            halt_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.294ns (28.059%)  route 0.755ns (71.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  halt_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.049    halt_IBUF
    SLICE_X11Y110        FDRE                                         r  halt_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.919     3.428    clock_50mhz_BUFG
    SLICE_X11Y110        FDRE                                         r  halt_debounced_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.306ns (28.717%)  route 0.760ns (71.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.760     1.066    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X11Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.396ns (25.314%)  route 1.168ns (74.686%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.963     1.269    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.045     1.314 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2/O
                         net (fo=2, routed)           0.205     1.519    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_2_n_0
    SLICE_X10Y104        LUT6 (Prop_lut6_I0_O)        0.045     1.564 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.564    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X10Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X10Y104        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.351ns (21.781%)  route 1.260ns (78.219%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.361    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.206     1.611    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y105         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y105         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.351ns (21.781%)  route 1.260ns (78.219%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.361    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.206     1.611    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y105         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.921     3.430    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y105         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.351ns (20.835%)  route 1.334ns (79.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.361    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.279     1.685    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.922     3.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.351ns (20.835%)  route 1.334ns (79.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.361    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.279     1.685    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.922     3.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.351ns (20.835%)  route 1.334ns (79.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.361    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.279     1.685    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.922     3.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.351ns (20.835%)  route 1.334ns (79.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.361    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.406 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.279     1.685    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1540, routed)        0.922     3.431    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X9Y102         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[3]/C





