pub use stm32g0xx_hal as hal_impl;
pub use stm32g0xx_hal::stm32 as pac;

use crate::mcu::ChipConfig;

pub struct Chip;

impl ChipConfig for Chip {
    const CPU_FREQUENCY_MHZ: u32 = 64;
    const EEPROM_START: u32 = 0x0800_F800;
    const FLASH_PAGE_SIZE: u32 = 0x800;
    const TIMER_PSC: u16 = 31;
    const GCR_SHIFT: u8 = 7;
    const COMP_EXTI_LINE: u32 = 18;
    const INPUT_DMA_CHANNEL: usize = 0;
    const ADC_CURRENT_CHANNEL: u8 = 4;
    const ADC_VOLTAGE_CHANNEL: u8 = 6;
    const WDG_PRESCALER: u8 = 0;
    const WDG_RELOAD: u16 = 4095;
}
pub use super::flash::FlashStorage;

/// Enable TIM2 peripheral clock.
pub fn enable_tim2_clock() {
    // SAFETY: Single-core MCU, called during init before interrupts are enabled.
    // RCC is a single-owner peripheral; no concurrent access.
    let rcc = unsafe { &*pac::RCC::PTR };
    rcc.apbenr1()
        // SAFETY: Setting only the TIM2EN bit (bit 0); other bits preserved via read-modify-write.
        .modify(|r, w| unsafe { w.bits(r.bits() | (1 << 0)) }); // TIM2EN
}

/// Enable commutation timer (TIM14) peripheral clock.
pub fn enable_com_timer_clock() {
    // SAFETY: Single-core MCU, called during init before interrupts are enabled.
    // RCC is a single-owner peripheral; no concurrent access.
    let rcc = unsafe { &*pac::RCC::PTR };
    rcc.apbenr2()
        // SAFETY: Setting only the TIM14EN bit (bit 15); other bits preserved via read-modify-write.
        .modify(|r, w| unsafe { w.bits(r.bits() | (1 << 15)) }); // TIM14EN
}

/// Adjust IRQ priorities based on motor speed. No-op on G071.
pub fn adjust_irq_priorities(_interval: u32, _dshot_telem: bool) {}

pub type TargetIsrHal = crate::isr::IsrHal<
    super::pwm::Tim1Pwm,
    super::input_capture::DshotCapture,
    super::comparator::G071BemfComparator,
    crate::timer::Tim2Interval,
    crate::timer::Tim14Com,
    crate::phase::G0APhaseDriver,
>;
pub use super::comparator::G071BemfComparator as BemfComp;
pub use super::init::init as init_mcu;

// GPIO ports and timer ops (method-style PAC)
crate::define_port!(method, PortA, crate::pac::GPIOA);
crate::define_port!(method, PortB, crate::pac::GPIOB);
crate::define_raw_timer!(method, Tim2Raw, crate::pac::TIM2);
crate::define_raw_timer!(method, ComTimerRaw, crate::pac::TIM14);
/// Direct TIM1 CCR write for sine PWM — no ISR state needed, safe from main.
pub fn write_tim1_ccr(ch1: u16, ch2: u16, ch3: u16) {
    let tim1 = unsafe { &*crate::pac::TIM1::ptr() };
    unsafe {
        tim1.ccr1().write(|w| w.bits(ch1 as u32));
        tim1.ccr2().write(|w| w.bits(ch2 as u32));
        tim1.ccr3().write(|w| w.bits(ch3 as u32));
    }
}
