#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x151ea0130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x151e710e0 .scope module, "tb_stress_test" "tb_stress_test" 3 6;
 .timescale -9 -12;
P_0x151e9af40 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x151e9af80 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x151e9afc0 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x151e9b000 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x151e9b040 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600003ac3e70_0 .net "axi_araddr", 39 0, L_0x600002398230;  1 drivers
v0x600003ac3f00_0 .net "axi_arlen", 7 0, L_0x6000023982a0;  1 drivers
v0x600003acc000_0 .var "axi_arready", 0 0;
v0x600003acc090_0 .net "axi_arvalid", 0 0, L_0x600002398380;  1 drivers
v0x600003acc120_0 .net "axi_awaddr", 39 0, L_0x600002396680;  1 drivers
v0x600003acc1b0_0 .net "axi_awlen", 7 0, L_0x600002398000;  1 drivers
v0x600003acc240_0 .var "axi_awready", 0 0;
v0x600003acc2d0_0 .net "axi_awvalid", 0 0, L_0x600002398070;  1 drivers
L_0x15809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003acc360_0 .net "axi_bready", 0 0, L_0x15809a968;  1 drivers
v0x600003acc3f0_0 .var "axi_bresp", 1 0;
v0x600003acc480_0 .var "axi_bvalid", 0 0;
v0x600003acc510_0 .var "axi_rdata", 255 0;
v0x600003acc5a0_0 .var "axi_rlast", 0 0;
v0x600003acc630_0 .net "axi_rready", 0 0, L_0x6000023983f0;  1 drivers
v0x600003acc6c0_0 .var "axi_rvalid", 0 0;
v0x600003acc750_0 .net "axi_wdata", 255 0, L_0x6000023980e0;  1 drivers
v0x600003acc7e0_0 .net "axi_wlast", 0 0, L_0x600002398150;  1 drivers
v0x600003acc870_0 .var "axi_wready", 0 0;
v0x600003acc900_0 .net "axi_wvalid", 0 0, L_0x6000023981c0;  1 drivers
v0x600003acc990_0 .var "clk", 0 0;
v0x600003acca20_0 .var "global_sync_in", 0 0;
v0x600003accab0_0 .var/i "i", 31 0;
v0x600003accb40_0 .var "noc_rx_addr", 19 0;
v0x600003accbd0_0 .var "noc_rx_data", 255 0;
v0x600003accc60_0 .var "noc_rx_is_instr", 0 0;
v0x600003acccf0_0 .net "noc_rx_ready", 0 0, L_0x60000398af80;  1 drivers
v0x600003accd80_0 .var "noc_rx_valid", 0 0;
L_0x15809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003acce10_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  1 drivers
L_0x15809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003accea0_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  1 drivers
v0x600003accf30_0 .var "noc_tx_ready", 0 0;
L_0x15809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003accfc0_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  1 drivers
v0x600003acd050_0 .var "row0", 255 0;
v0x600003acd0e0_0 .var "row1", 255 0;
v0x600003acd170_0 .var "row2", 255 0;
v0x600003acd200_0 .var "row3", 255 0;
v0x600003acd290_0 .var "rst_n", 0 0;
v0x600003acd320_0 .var "sync_grant", 0 0;
v0x600003acd3b0_0 .net "sync_request", 0 0, L_0x60000239c150;  1 drivers
v0x600003acd440_0 .var/i "test_num", 31 0;
v0x600003acd4d0_0 .var/i "total_errors", 31 0;
v0x600003acd560_0 .net "tpc_busy", 0 0, L_0x60000239c310;  1 drivers
v0x600003acd5f0_0 .net "tpc_done", 0 0, L_0x60000239c1c0;  1 drivers
v0x600003acd680_0 .net "tpc_error", 0 0, L_0x60000239c0e0;  1 drivers
v0x600003acd710_0 .var "tpc_start", 0 0;
v0x600003acd7a0_0 .var "tpc_start_pc", 19 0;
S_0x151e70ca0 .scope function.vec4.u32, "check_result" "check_result" 3 120, 3 120 0, S_0x151e710e0;
 .timescale -9 -12;
v0x600003a9b210_0 .var/s "actual", 31 0;
; Variable check_result is vec4 return value of scope S_0x151e70ca0
v0x600003a9b330_0 .var/s "expected", 31 0;
v0x600003a9b3c0_0 .var "name", 79 0;
TD_tb_stress_test.check_result ;
    %load/vec4 v0x600003a9b210_0;
    %load/vec4 v0x600003a9b330_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 127 "$display", "    FAIL %s: got %0d, expected %0d", v0x600003a9b3c0_0, v0x600003a9b210_0, v0x600003a9b330_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x151e70860 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x151e710e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x152011200 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x152011240 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x152011280 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1520112c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x152011300 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x152011340 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x152011380 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1520113c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x152011400 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x152011440 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x152011480 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1520114c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x152011500 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x152011540 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x152011580 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1520115c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x152011600 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000239d110 .functor BUFZ 1, v0x600003ac03f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002392ed0 .functor OR 1, L_0x60000398fca0, L_0x60000398fe80, C4<0>, C4<0>;
L_0x600002393330 .functor AND 1, L_0x600002392f40, L_0x600002392ed0, C4<1>, C4<1>;
L_0x600002395f80 .functor BUFZ 1, v0x600003ac1440_0, C4<0>, C4<0>, C4<0>;
L_0x600002395ff0 .functor BUFZ 1, v0x600003ac0f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000023985b0 .functor AND 1, v0x600003accd80_0, L_0x60000398af80, C4<1>, C4<1>;
L_0x600002398620 .functor AND 1, L_0x6000023985b0, L_0x60000398b020, C4<1>, C4<1>;
v0x600003ac6370_0 .net *"_ivl_24", 19 0, L_0x60000398f5c0;  1 drivers
L_0x15809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003ac6400_0 .net *"_ivl_27", 3 0, L_0x15809a530;  1 drivers
v0x600003ac6490_0 .net *"_ivl_28", 19 0, L_0x60000398f660;  1 drivers
L_0x15809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ac6520_0 .net *"_ivl_31", 14 0, L_0x15809a578;  1 drivers
L_0x15809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003ac65b0_0 .net/2u *"_ivl_34", 2 0, L_0x15809a5c0;  1 drivers
v0x600003ac6640_0 .net *"_ivl_38", 19 0, L_0x60000398f840;  1 drivers
L_0x15809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003ac66d0_0 .net *"_ivl_41", 3 0, L_0x15809a608;  1 drivers
v0x600003ac6760_0 .net *"_ivl_42", 19 0, L_0x60000398f8e0;  1 drivers
L_0x15809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003ac67f0_0 .net *"_ivl_45", 3 0, L_0x15809a650;  1 drivers
L_0x15809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ac6880_0 .net/2u *"_ivl_48", 2 0, L_0x15809a698;  1 drivers
v0x600003ac6910_0 .net *"_ivl_52", 19 0, L_0x60000398fac0;  1 drivers
L_0x15809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003ac69a0_0 .net *"_ivl_55", 3 0, L_0x15809a6e0;  1 drivers
v0x600003ac6a30_0 .net *"_ivl_56", 19 0, L_0x60000398fb60;  1 drivers
L_0x15809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003ac6ac0_0 .net *"_ivl_59", 3 0, L_0x15809a728;  1 drivers
L_0x15809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003ac6b50_0 .net *"_ivl_63", 127 0, L_0x15809a770;  1 drivers
v0x600003ac6be0_0 .net *"_ivl_65", 127 0, L_0x60000398fd40;  1 drivers
L_0x15809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ac6c70_0 .net/2u *"_ivl_68", 2 0, L_0x15809a7b8;  1 drivers
v0x600003ac6d00_0 .net *"_ivl_70", 0 0, L_0x60000398fca0;  1 drivers
L_0x15809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003ac6d90_0 .net/2u *"_ivl_72", 2 0, L_0x15809a800;  1 drivers
v0x600003ac6e20_0 .net *"_ivl_74", 0 0, L_0x60000398fe80;  1 drivers
v0x600003ac6eb0_0 .net *"_ivl_77", 0 0, L_0x600002392ed0;  1 drivers
v0x600003ac6f40_0 .net *"_ivl_87", 0 0, L_0x6000023985b0;  1 drivers
v0x600003ac6fd0_0 .net *"_ivl_89", 0 0, L_0x60000398b020;  1 drivers
v0x600003ac7060_0 .var "act_data_d", 31 0;
v0x600003ac70f0_0 .var "act_valid_d", 0 0;
v0x600003ac7180_0 .var "act_valid_d2", 0 0;
v0x600003ac7210_0 .net "axi_araddr", 39 0, L_0x600002398230;  alias, 1 drivers
v0x600003ac72a0_0 .net "axi_arlen", 7 0, L_0x6000023982a0;  alias, 1 drivers
v0x600003ac7330_0 .net "axi_arready", 0 0, v0x600003acc000_0;  1 drivers
v0x600003ac73c0_0 .net "axi_arvalid", 0 0, L_0x600002398380;  alias, 1 drivers
v0x600003ac7450_0 .net "axi_awaddr", 39 0, L_0x600002396680;  alias, 1 drivers
v0x600003ac74e0_0 .net "axi_awlen", 7 0, L_0x600002398000;  alias, 1 drivers
v0x600003ac7570_0 .net "axi_awready", 0 0, v0x600003acc240_0;  1 drivers
v0x600003ac7600_0 .net "axi_awvalid", 0 0, L_0x600002398070;  alias, 1 drivers
v0x600003ac7690_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x600003ac7720_0 .net "axi_bresp", 1 0, v0x600003acc3f0_0;  1 drivers
v0x600003ac77b0_0 .net "axi_bvalid", 0 0, v0x600003acc480_0;  1 drivers
v0x600003ac7840_0 .net "axi_rdata", 255 0, v0x600003acc510_0;  1 drivers
v0x600003ac78d0_0 .net "axi_rlast", 0 0, v0x600003acc5a0_0;  1 drivers
v0x600003ac7960_0 .net "axi_rready", 0 0, L_0x6000023983f0;  alias, 1 drivers
v0x600003ac79f0_0 .net "axi_rvalid", 0 0, v0x600003acc6c0_0;  1 drivers
v0x600003ac7a80_0 .net "axi_wdata", 255 0, L_0x6000023980e0;  alias, 1 drivers
v0x600003ac7b10_0 .net "axi_wlast", 0 0, L_0x600002398150;  alias, 1 drivers
v0x600003ac7ba0_0 .net "axi_wready", 0 0, v0x600003acc870_0;  1 drivers
v0x600003ac7c30_0 .net "axi_wvalid", 0 0, L_0x6000023981c0;  alias, 1 drivers
v0x600003ac7cc0_0 .net "clk", 0 0, v0x600003acc990_0;  1 drivers
v0x600003ac7d50_0 .net "dma_lcp_done", 0 0, L_0x600002396840;  1 drivers
v0x600003ac7de0_0 .net "dma_lcp_ready", 0 0, L_0x60000398a080;  1 drivers
v0x600003ac7e70_0 .net "dma_sram_addr", 19 0, v0x600003aa5170_0;  1 drivers
v0x600003ac7f00_0 .net "dma_sram_rdata", 255 0, L_0x600002398540;  1 drivers
v0x600003ac0000_0 .net "dma_sram_re", 0 0, L_0x600002396610;  1 drivers
v0x600003ac0090_0 .net "dma_sram_ready", 0 0, L_0x60000398aee0;  1 drivers
v0x600003ac0120_0 .net "dma_sram_wdata", 255 0, L_0x600002396760;  1 drivers
v0x600003ac01b0_0 .net "dma_sram_we", 0 0, L_0x6000023966f0;  1 drivers
v0x600003ac0240_0 .net "global_sync_in", 0 0, v0x600003acca20_0;  1 drivers
v0x600003ac02d0 .array "instr_mem", 4095 0, 127 0;
v0x600003ac0360_0 .var "instr_rdata_reg", 127 0;
v0x600003ac03f0_0 .var "instr_valid_reg", 0 0;
v0x600003ac0480_0 .net "lcp_dma_cmd", 127 0, v0x600003aa6d00_0;  1 drivers
v0x600003ac0510_0 .net "lcp_dma_valid", 0 0, L_0x60000239c3f0;  1 drivers
v0x600003ac05a0_0 .net "lcp_imem_addr", 19 0, L_0x60000239c620;  1 drivers
v0x600003ac0630_0 .net "lcp_imem_data", 127 0, v0x600003ac0360_0;  1 drivers
v0x600003ac06c0_0 .net "lcp_imem_re", 0 0, L_0x60000239c690;  1 drivers
v0x600003ac0750_0 .net "lcp_imem_valid", 0 0, L_0x60000239d110;  1 drivers
v0x600003ac07e0_0 .net "lcp_mxu_cmd", 127 0, v0x600003aa79f0_0;  1 drivers
v0x600003ac0870_0 .net "lcp_mxu_valid", 0 0, L_0x60000239c5b0;  1 drivers
v0x600003ac0900_0 .net "lcp_vpu_cmd", 127 0, v0x600003aa0630_0;  1 drivers
v0x600003ac0990_0 .net "lcp_vpu_valid", 0 0, L_0x60000239c4d0;  1 drivers
v0x600003ac0a20_0 .net "mxu_a_addr", 19 0, L_0x60000398f980;  1 drivers
v0x600003ac0ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002398460;  1 drivers
v0x600003ac0b40_0 .net "mxu_a_re", 0 0, L_0x60000398fa20;  1 drivers
v0x600003ac0bd0_0 .net "mxu_a_ready", 0 0, L_0x60000398ada0;  1 drivers
v0x600003ac0c60_0 .net "mxu_cfg_k", 15 0, L_0x600003981a40;  1 drivers
v0x600003ac0cf0_0 .net "mxu_cfg_m", 15 0, L_0x600003981900;  1 drivers
v0x600003ac0d80_0 .net "mxu_cfg_n", 15 0, L_0x6000039819a0;  1 drivers
v0x600003ac0e10_0 .var "mxu_col_cnt", 4 0;
v0x600003ac0ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003ac0f30_0 .var "mxu_done_reg", 0 0;
v0x600003ac0fc0_0 .net "mxu_dst_addr", 15 0, L_0x600003981720;  1 drivers
v0x600003ac1050_0 .net "mxu_lcp_done", 0 0, L_0x600002395ff0;  1 drivers
v0x600003ac10e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002395f80;  1 drivers
v0x600003ac1170_0 .net "mxu_o_addr", 19 0, L_0x60000398fc00;  1 drivers
v0x600003ac1200_0 .net "mxu_o_ready", 0 0, L_0x60000398ae40;  1 drivers
v0x600003ac1290_0 .net "mxu_o_wdata", 255 0, L_0x60000398fde0;  1 drivers
v0x600003ac1320_0 .net "mxu_o_we", 0 0, L_0x600002393330;  1 drivers
v0x600003ac13b0_0 .var "mxu_out_cnt", 15 0;
v0x600003ac1440_0 .var "mxu_ready_reg", 0 0;
v0x600003ac14d0_0 .net "mxu_src0_addr", 15 0, L_0x6000039817c0;  1 drivers
v0x600003ac1560_0 .net "mxu_src1_addr", 15 0, L_0x600003981860;  1 drivers
v0x600003ac15f0_0 .var "mxu_start_array", 0 0;
v0x600003ac1680_0 .var "mxu_start_array_d", 0 0;
v0x600003ac1710_0 .var "mxu_state", 2 0;
v0x600003ac17a0_0 .net "mxu_subop", 7 0, L_0x600003981680;  1 drivers
v0x600003ac1830_0 .net "mxu_w_addr", 19 0, L_0x60000398f700;  1 drivers
v0x600003ac18c0_0 .net "mxu_w_rdata", 255 0, v0x600003abbcc0_0;  1 drivers
v0x600003ac1950_0 .net "mxu_w_re", 0 0, L_0x60000398f7a0;  1 drivers
v0x600003ac19e0_0 .net "mxu_w_ready", 0 0, L_0x60000398ac60;  1 drivers
v0x600003ac1a70_0 .net "noc_data_write", 0 0, L_0x600002398620;  1 drivers
v0x600003ac1b00_0 .net "noc_rx_addr", 19 0, v0x600003accb40_0;  1 drivers
v0x600003ac1b90_0 .net "noc_rx_data", 255 0, v0x600003accbd0_0;  1 drivers
v0x600003ac1c20_0 .net "noc_rx_is_instr", 0 0, v0x600003accc60_0;  1 drivers
v0x600003ac1cb0_0 .net "noc_rx_ready", 0 0, L_0x60000398af80;  alias, 1 drivers
v0x600003ac1d40_0 .net "noc_rx_valid", 0 0, v0x600003accd80_0;  1 drivers
v0x600003ac1dd0_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  alias, 1 drivers
v0x600003ac1e60_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  alias, 1 drivers
v0x600003ac1ef0_0 .net "noc_tx_ready", 0 0, v0x600003accf30_0;  1 drivers
v0x600003ac1f80_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  alias, 1 drivers
v0x600003ac2010_0 .net "rst_n", 0 0, v0x600003acd290_0;  1 drivers
v0x600003ac20a0_0 .net "sync_grant", 0 0, v0x600003acd320_0;  1 drivers
v0x600003ac2130_0 .net "sync_request", 0 0, L_0x60000239c150;  alias, 1 drivers
v0x600003ac21c0_0 .net "systolic_busy", 0 0, L_0x6000023902a0;  1 drivers
v0x600003ac2250_0 .net "systolic_done", 0 0, L_0x60000398f0c0;  1 drivers
v0x600003ac22e0_0 .net "systolic_result", 127 0, L_0x60000398ec60;  1 drivers
v0x600003ac2370_0 .net "systolic_result_valid", 0 0, L_0x600002392f40;  1 drivers
v0x600003ac2400_0 .net "tpc_busy", 0 0, L_0x60000239c310;  alias, 1 drivers
v0x600003ac2490_0 .net "tpc_done", 0 0, L_0x60000239c1c0;  alias, 1 drivers
v0x600003ac2520_0 .net "tpc_error", 0 0, L_0x60000239c0e0;  alias, 1 drivers
v0x600003ac25b0_0 .net "tpc_start", 0 0, v0x600003acd710_0;  1 drivers
v0x600003ac2640_0 .net "tpc_start_pc", 19 0, v0x600003acd7a0_0;  1 drivers
v0x600003ac26d0_0 .net "vpu_lcp_done", 0 0, L_0x600002397e20;  1 drivers
v0x600003ac2760_0 .net "vpu_lcp_ready", 0 0, L_0x600003989a40;  1 drivers
v0x600003ac27f0_0 .net "vpu_sram_addr", 19 0, v0x600003ac5950_0;  1 drivers
v0x600003ac2880_0 .net "vpu_sram_rdata", 255 0, L_0x6000023984d0;  1 drivers
v0x600003ac2910_0 .net "vpu_sram_re", 0 0, L_0x600002396ca0;  1 drivers
v0x600003ac29a0_0 .net "vpu_sram_ready", 0 0, L_0x60000398ad00;  1 drivers
v0x600003ac2a30_0 .net "vpu_sram_wdata", 255 0, L_0x600002397560;  1 drivers
v0x600003ac2ac0_0 .net "vpu_sram_we", 0 0, L_0x600002397100;  1 drivers
v0x600003ac2b50_0 .var "weight_load_col_d", 1 0;
v0x600003ac2be0_0 .var "weight_load_en_d", 0 0;
L_0x600003981680 .part v0x600003aa79f0_0, 112, 8;
L_0x600003981720 .part v0x600003aa79f0_0, 96, 16;
L_0x6000039817c0 .part v0x600003aa79f0_0, 80, 16;
L_0x600003981860 .part v0x600003aa79f0_0, 64, 16;
L_0x600003981900 .part v0x600003aa79f0_0, 48, 16;
L_0x6000039819a0 .part v0x600003aa79f0_0, 32, 16;
L_0x600003981a40 .part v0x600003aa79f0_0, 16, 16;
L_0x60000398f520 .part v0x600003abbcc0_0, 0, 32;
L_0x60000398f5c0 .concat [ 16 4 0 0], L_0x600003981860, L_0x15809a530;
L_0x60000398f660 .concat [ 5 15 0 0], v0x600003ac0e10_0, L_0x15809a578;
L_0x60000398f700 .arith/sum 20, L_0x60000398f5c0, L_0x60000398f660;
L_0x60000398f7a0 .cmp/eq 3, v0x600003ac1710_0, L_0x15809a5c0;
L_0x60000398f840 .concat [ 16 4 0 0], L_0x6000039817c0, L_0x15809a608;
L_0x60000398f8e0 .concat [ 16 4 0 0], v0x600003ac0ea0_0, L_0x15809a650;
L_0x60000398f980 .arith/sum 20, L_0x60000398f840, L_0x60000398f8e0;
L_0x60000398fa20 .cmp/eq 3, v0x600003ac1710_0, L_0x15809a698;
L_0x60000398fac0 .concat [ 16 4 0 0], L_0x600003981720, L_0x15809a6e0;
L_0x60000398fb60 .concat [ 16 4 0 0], v0x600003ac13b0_0, L_0x15809a728;
L_0x60000398fc00 .arith/sum 20, L_0x60000398fac0, L_0x60000398fb60;
L_0x60000398fd40 .part L_0x60000398ec60, 0, 128;
L_0x60000398fde0 .concat [ 128 128 0 0], L_0x60000398fd40, L_0x15809a770;
L_0x60000398fca0 .cmp/eq 3, v0x600003ac1710_0, L_0x15809a7b8;
L_0x60000398fe80 .cmp/eq 3, v0x600003ac1710_0, L_0x15809a800;
L_0x60000398af80 .reduce/nor L_0x60000239c310;
L_0x60000398b020 .reduce/nor v0x600003accc60_0;
S_0x151e966f0 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x151e70860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15201e000 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x15201e040 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x15201e080 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x15201e0c0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x15201e100 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x15201e140 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x15201e180 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x15201e1c0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x15201e200 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x15201e240 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x15201e280 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x15201e2c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x15201e300 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x15201e340 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x15201e380 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x15201e3c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x15201e400 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x15201e440 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x600002396840 .functor BUFZ 1, v0x600003aa4c60_0, C4<0>, C4<0>, C4<0>;
L_0x600002396760 .functor BUFZ 256, v0x600003aa54d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000023966f0 .functor BUFZ 1, v0x600003aa55f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002396610 .functor BUFZ 1, v0x600003aa5320_0, C4<0>, C4<0>, C4<0>;
L_0x600002396680 .functor BUFZ 40, v0x600003a9b960_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002398000 .functor BUFZ 8, v0x600003a9ba80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002398070 .functor BUFZ 1, v0x600003a9bc30_0, C4<0>, C4<0>, C4<0>;
L_0x6000023980e0 .functor BUFZ 256, v0x600003aa4120_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002398150 .functor BUFZ 1, v0x600003aa4240_0, C4<0>, C4<0>, C4<0>;
L_0x6000023981c0 .functor BUFZ 1, v0x600003aa43f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002398230 .functor BUFZ 40, v0x600003a9b570_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000023982a0 .functor BUFZ 8, v0x600003a9b690_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002398380 .functor BUFZ 1, v0x600003a9b840_0, C4<0>, C4<0>, C4<0>;
L_0x6000023983f0 .functor BUFZ 1, v0x600003a9c7e0_0, C4<0>, C4<0>, C4<0>;
L_0x15809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003a9b450_0 .net/2u *"_ivl_18", 3 0, L_0x15809a920;  1 drivers
v0x600003a9b4e0_0 .net "axi_araddr", 39 0, L_0x600002398230;  alias, 1 drivers
v0x600003a9b570_0 .var "axi_araddr_reg", 39 0;
v0x600003a9b600_0 .net "axi_arlen", 7 0, L_0x6000023982a0;  alias, 1 drivers
v0x600003a9b690_0 .var "axi_arlen_reg", 7 0;
v0x600003a9b720_0 .net "axi_arready", 0 0, v0x600003acc000_0;  alias, 1 drivers
v0x600003a9b7b0_0 .net "axi_arvalid", 0 0, L_0x600002398380;  alias, 1 drivers
v0x600003a9b840_0 .var "axi_arvalid_reg", 0 0;
v0x600003a9b8d0_0 .net "axi_awaddr", 39 0, L_0x600002396680;  alias, 1 drivers
v0x600003a9b960_0 .var "axi_awaddr_reg", 39 0;
v0x600003a9b9f0_0 .net "axi_awlen", 7 0, L_0x600002398000;  alias, 1 drivers
v0x600003a9ba80_0 .var "axi_awlen_reg", 7 0;
v0x600003a9bb10_0 .net "axi_awready", 0 0, v0x600003acc240_0;  alias, 1 drivers
v0x600003a9bba0_0 .net "axi_awvalid", 0 0, L_0x600002398070;  alias, 1 drivers
v0x600003a9bc30_0 .var "axi_awvalid_reg", 0 0;
v0x600003a9bcc0_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x600003a9bd50_0 .net "axi_bresp", 1 0, v0x600003acc3f0_0;  alias, 1 drivers
v0x600003a9bde0_0 .net "axi_bvalid", 0 0, v0x600003acc480_0;  alias, 1 drivers
v0x600003a9be70_0 .net "axi_rdata", 255 0, v0x600003acc510_0;  alias, 1 drivers
v0x600003a9bf00_0 .net "axi_rlast", 0 0, v0x600003acc5a0_0;  alias, 1 drivers
v0x600003a9c870_0 .net "axi_rready", 0 0, L_0x6000023983f0;  alias, 1 drivers
v0x600003a9c7e0_0 .var "axi_rready_reg", 0 0;
v0x600003aa4000_0 .net "axi_rvalid", 0 0, v0x600003acc6c0_0;  alias, 1 drivers
v0x600003aa4090_0 .net "axi_wdata", 255 0, L_0x6000023980e0;  alias, 1 drivers
v0x600003aa4120_0 .var "axi_wdata_reg", 255 0;
v0x600003aa41b0_0 .net "axi_wlast", 0 0, L_0x600002398150;  alias, 1 drivers
v0x600003aa4240_0 .var "axi_wlast_reg", 0 0;
v0x600003aa42d0_0 .net "axi_wready", 0 0, v0x600003acc870_0;  alias, 1 drivers
v0x600003aa4360_0 .net "axi_wvalid", 0 0, L_0x6000023981c0;  alias, 1 drivers
v0x600003aa43f0_0 .var "axi_wvalid_reg", 0 0;
v0x600003aa4480_0 .var "burst_count", 7 0;
v0x600003aa4510_0 .var "burst_len", 7 0;
v0x600003aa45a0_0 .net "cfg_cols", 11 0, L_0x600003989d60;  1 drivers
v0x600003aa4630_0 .net "cfg_rows", 11 0, L_0x600003989cc0;  1 drivers
v0x600003aa46c0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aa4750_0 .net "cmd", 127 0, v0x600003aa6d00_0;  alias, 1 drivers
v0x600003aa47e0_0 .net "cmd_done", 0 0, L_0x600002396840;  alias, 1 drivers
v0x600003aa4870_0 .net "cmd_ready", 0 0, L_0x60000398a080;  alias, 1 drivers
v0x600003aa4900_0 .var "cmd_reg", 127 0;
v0x600003aa4990_0 .net "cmd_valid", 0 0, L_0x60000239c3f0;  alias, 1 drivers
v0x600003aa4a20_0 .var "col_count", 11 0;
v0x600003aa4ab0_0 .var "data_buf", 255 0;
v0x600003aa4b40_0 .net "do_transpose", 0 0, L_0x600003989f40;  1 drivers
v0x600003aa4bd0_0 .net "do_zero_pad", 0 0, L_0x600003989fe0;  1 drivers
v0x600003aa4c60_0 .var "done_reg", 0 0;
v0x600003aa4cf0_0 .net "dst_stride", 11 0, L_0x600003989ea0;  1 drivers
v0x600003aa4d80_0 .net "ext_addr", 39 0, L_0x600003989b80;  1 drivers
v0x600003aa4e10_0 .var "ext_ptr", 39 0;
v0x600003aa4ea0_0 .net "int_addr", 19 0, L_0x600003989c20;  1 drivers
v0x600003aa4f30_0 .var "int_ptr", 19 0;
v0x600003aa4fc0_0 .var "row_count", 11 0;
v0x600003aa5050_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aa50e0_0 .net "sram_addr", 19 0, v0x600003aa5170_0;  alias, 1 drivers
v0x600003aa5170_0 .var "sram_addr_reg", 19 0;
v0x600003aa5200_0 .net "sram_rdata", 255 0, L_0x600002398540;  alias, 1 drivers
v0x600003aa5290_0 .net "sram_re", 0 0, L_0x600002396610;  alias, 1 drivers
v0x600003aa5320_0 .var "sram_re_reg", 0 0;
v0x600003aa53b0_0 .net "sram_ready", 0 0, L_0x60000398aee0;  alias, 1 drivers
v0x600003aa5440_0 .net "sram_wdata", 255 0, L_0x600002396760;  alias, 1 drivers
v0x600003aa54d0_0 .var "sram_wdata_reg", 255 0;
v0x600003aa5560_0 .net "sram_we", 0 0, L_0x6000023966f0;  alias, 1 drivers
v0x600003aa55f0_0 .var "sram_we_reg", 0 0;
v0x600003aa5680_0 .net "src_stride", 11 0, L_0x600003989e00;  1 drivers
v0x600003aa5710_0 .var "state", 3 0;
v0x600003aa57a0_0 .net "subop", 7 0, L_0x600003989ae0;  1 drivers
E_0x600001deef80/0 .event negedge, v0x600003aa5050_0;
E_0x600001deef80/1 .event posedge, v0x600003aa46c0_0;
E_0x600001deef80 .event/or E_0x600001deef80/0, E_0x600001deef80/1;
L_0x600003989ae0 .part v0x600003aa6d00_0, 112, 8;
L_0x600003989b80 .part v0x600003aa6d00_0, 72, 40;
L_0x600003989c20 .part v0x600003aa6d00_0, 52, 20;
L_0x600003989cc0 .part v0x600003aa6d00_0, 40, 12;
L_0x600003989d60 .part v0x600003aa6d00_0, 28, 12;
L_0x600003989e00 .part v0x600003aa6d00_0, 16, 12;
L_0x600003989ea0 .part v0x600003aa6d00_0, 4, 12;
L_0x600003989f40 .part v0x600003aa6d00_0, 0, 1;
L_0x600003989fe0 .part v0x600003aa6d00_0, 1, 1;
L_0x60000398a080 .cmp/eq 4, v0x600003aa5710_0, L_0x15809a920;
S_0x151e940a0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x151e70860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x152023400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x152023440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x152023480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1520234c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x152023500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x152023540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x152023580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1520235c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x152023600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x152023640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x152023680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1520236c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x152023700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x152023740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x152023780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1520237c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x152023800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x152023840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x152023880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1520238c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x152023900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x152023940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x152023980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1520239c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x152023a00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x152023a40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x152023a80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000239d180 .functor AND 1, L_0x600003980140, L_0x600003980320, C4<1>, C4<1>;
L_0x60000239c8c0 .functor AND 1, L_0x60000239d180, L_0x600003980000, C4<1>, C4<1>;
L_0x60000239c620 .functor BUFZ 20, v0x600003aa7330_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000239c690 .functor BUFZ 1, v0x600003aa74e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000239c5b0 .functor BUFZ 1, v0x600003aa7c30_0, C4<0>, C4<0>, C4<0>;
L_0x60000239c4d0 .functor BUFZ 1, v0x600003aa0870_0, C4<0>, C4<0>, C4<0>;
L_0x60000239c3f0 .functor BUFZ 1, v0x600003aa6f40_0, C4<0>, C4<0>, C4<0>;
L_0x60000239c2a0 .functor AND 1, L_0x600003981400, L_0x6000039814a0, C4<1>, C4<1>;
L_0x60000239c310 .functor AND 1, L_0x60000239c2a0, L_0x600003981540, C4<1>, C4<1>;
L_0x60000239c1c0 .functor BUFZ 1, v0x600003aa7060_0, C4<0>, C4<0>, C4<0>;
L_0x60000239c0e0 .functor BUFZ 1, v0x600003aa7180_0, C4<0>, C4<0>, C4<0>;
L_0x60000239c150 .functor BUFZ 1, v0x600003aa0480_0, C4<0>, C4<0>, C4<0>;
L_0x158098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa58c0_0 .net *"_ivl_11", 23 0, L_0x158098010;  1 drivers
L_0x158098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa5950_0 .net/2u *"_ivl_12", 31 0, L_0x158098058;  1 drivers
v0x600003aa59e0_0 .net *"_ivl_14", 0 0, L_0x600003980140;  1 drivers
v0x600003aa5a70_0 .net *"_ivl_16", 31 0, L_0x6000039801e0;  1 drivers
L_0x1580980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa5b00_0 .net *"_ivl_19", 23 0, L_0x1580980a0;  1 drivers
L_0x1580980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa5b90_0 .net/2u *"_ivl_20", 31 0, L_0x1580980e8;  1 drivers
v0x600003aa5c20_0 .net *"_ivl_22", 0 0, L_0x600003980320;  1 drivers
v0x600003aa5cb0_0 .net *"_ivl_25", 0 0, L_0x60000239d180;  1 drivers
v0x600003aa5d40_0 .net *"_ivl_26", 31 0, L_0x600003980500;  1 drivers
L_0x158098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa5dd0_0 .net *"_ivl_29", 23 0, L_0x158098130;  1 drivers
L_0x158098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa5e60_0 .net/2u *"_ivl_30", 31 0, L_0x158098178;  1 drivers
v0x600003aa5ef0_0 .net *"_ivl_32", 0 0, L_0x600003980000;  1 drivers
v0x600003aa5f80_0 .net *"_ivl_36", 31 0, L_0x6000039803c0;  1 drivers
L_0x1580981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa6010_0 .net *"_ivl_39", 23 0, L_0x1580981c0;  1 drivers
L_0x158098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa60a0_0 .net/2u *"_ivl_40", 31 0, L_0x158098208;  1 drivers
v0x600003aa6130_0 .net *"_ivl_44", 31 0, L_0x600003980be0;  1 drivers
L_0x158098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa61c0_0 .net *"_ivl_47", 23 0, L_0x158098250;  1 drivers
L_0x158098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa6250_0 .net/2u *"_ivl_48", 31 0, L_0x158098298;  1 drivers
v0x600003aa62e0_0 .net *"_ivl_52", 31 0, L_0x600003980b40;  1 drivers
L_0x1580982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa6370_0 .net *"_ivl_55", 23 0, L_0x1580982e0;  1 drivers
L_0x158098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa6400_0 .net/2u *"_ivl_56", 31 0, L_0x158098328;  1 drivers
L_0x158098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003aa6490_0 .net/2u *"_ivl_76", 3 0, L_0x158098370;  1 drivers
v0x600003aa6520_0 .net *"_ivl_78", 0 0, L_0x600003981400;  1 drivers
v0x600003aa65b0_0 .net *"_ivl_8", 31 0, L_0x6000039812c0;  1 drivers
L_0x1580983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003aa6640_0 .net/2u *"_ivl_80", 3 0, L_0x1580983b8;  1 drivers
v0x600003aa66d0_0 .net *"_ivl_82", 0 0, L_0x6000039814a0;  1 drivers
v0x600003aa6760_0 .net *"_ivl_85", 0 0, L_0x60000239c2a0;  1 drivers
L_0x158098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600003aa67f0_0 .net/2u *"_ivl_86", 3 0, L_0x158098400;  1 drivers
v0x600003aa6880_0 .net *"_ivl_88", 0 0, L_0x600003981540;  1 drivers
v0x600003aa6910_0 .net "all_done", 0 0, L_0x60000239c8c0;  1 drivers
v0x600003aa69a0_0 .net "busy", 0 0, L_0x60000239c310;  alias, 1 drivers
v0x600003aa6a30_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aa6ac0_0 .var "decoded_opcode", 7 0;
v0x600003aa6b50_0 .var "decoded_subop", 7 0;
v0x600003aa6be0_0 .net "dma_clear", 0 0, L_0x600003981360;  1 drivers
v0x600003aa6c70_0 .net "dma_cmd", 127 0, v0x600003aa6d00_0;  alias, 1 drivers
v0x600003aa6d00_0 .var "dma_cmd_reg", 127 0;
v0x600003aa6d90_0 .net "dma_done", 0 0, L_0x600002396840;  alias, 1 drivers
v0x600003aa6e20_0 .net "dma_ready", 0 0, L_0x60000398a080;  alias, 1 drivers
v0x600003aa6eb0_0 .net "dma_valid", 0 0, L_0x60000239c3f0;  alias, 1 drivers
v0x600003aa6f40_0 .var "dma_valid_reg", 0 0;
v0x600003aa6fd0_0 .net "done", 0 0, L_0x60000239c1c0;  alias, 1 drivers
v0x600003aa7060_0 .var "done_reg", 0 0;
v0x600003aa70f0_0 .net "error", 0 0, L_0x60000239c0e0;  alias, 1 drivers
v0x600003aa7180_0 .var "error_reg", 0 0;
v0x600003aa7210_0 .net "global_sync_in", 0 0, v0x600003acca20_0;  alias, 1 drivers
v0x600003aa72a0_0 .net "imem_addr", 19 0, L_0x60000239c620;  alias, 1 drivers
v0x600003aa7330_0 .var "imem_addr_reg", 19 0;
v0x600003aa73c0_0 .net "imem_data", 127 0, v0x600003ac0360_0;  alias, 1 drivers
v0x600003aa7450_0 .net "imem_re", 0 0, L_0x60000239c690;  alias, 1 drivers
v0x600003aa74e0_0 .var "imem_re_reg", 0 0;
v0x600003aa7570_0 .net "imem_valid", 0 0, L_0x60000239d110;  alias, 1 drivers
v0x600003aa7600_0 .var "instr_reg", 127 0;
v0x600003aa7690_0 .net "loop_count", 15 0, L_0x600003981180;  1 drivers
v0x600003aa7720 .array "loop_counter", 3 0, 15 0;
v0x600003aa77b0_0 .var "loop_sp", 1 0;
v0x600003aa7840 .array "loop_start_addr", 3 0, 19 0;
v0x600003aa78d0_0 .net "mxu_clear", 0 0, L_0x600003980dc0;  1 drivers
v0x600003aa7960_0 .net "mxu_cmd", 127 0, v0x600003aa79f0_0;  alias, 1 drivers
v0x600003aa79f0_0 .var "mxu_cmd_reg", 127 0;
v0x600003aa7a80_0 .net "mxu_done", 0 0, L_0x600002395ff0;  alias, 1 drivers
v0x600003aa7b10_0 .net "mxu_ready", 0 0, L_0x600002395f80;  alias, 1 drivers
v0x600003aa7ba0_0 .net "mxu_valid", 0 0, L_0x60000239c5b0;  alias, 1 drivers
v0x600003aa7c30_0 .var "mxu_valid_reg", 0 0;
v0x600003aa7cc0_0 .net "opcode", 7 0, L_0x600003981040;  1 drivers
v0x600003aa7d50_0 .var "pc", 19 0;
v0x600003aa7de0_0 .var "pending_dma", 7 0;
v0x600003aa7e70_0 .var "pending_mxu", 7 0;
v0x600003aa7f00_0 .var "pending_vpu", 7 0;
v0x600003aa0000_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aa0090_0 .net "start", 0 0, v0x600003acd710_0;  alias, 1 drivers
v0x600003aa0120_0 .net "start_pc", 19 0, v0x600003acd7a0_0;  alias, 1 drivers
v0x600003aa01b0_0 .var "state", 3 0;
v0x600003aa0240_0 .net "subop", 7 0, L_0x6000039810e0;  1 drivers
v0x600003aa02d0_0 .net "sync_grant", 0 0, v0x600003acd320_0;  alias, 1 drivers
v0x600003aa0360_0 .net "sync_mask", 7 0, L_0x600003981220;  1 drivers
v0x600003aa03f0_0 .net "sync_request", 0 0, L_0x60000239c150;  alias, 1 drivers
v0x600003aa0480_0 .var "sync_request_reg", 0 0;
v0x600003aa0510_0 .net "vpu_clear", 0 0, L_0x600003980aa0;  1 drivers
v0x600003aa05a0_0 .net "vpu_cmd", 127 0, v0x600003aa0630_0;  alias, 1 drivers
v0x600003aa0630_0 .var "vpu_cmd_reg", 127 0;
v0x600003aa06c0_0 .net "vpu_done", 0 0, L_0x600002397e20;  alias, 1 drivers
v0x600003aa0750_0 .net "vpu_ready", 0 0, L_0x600003989a40;  alias, 1 drivers
v0x600003aa07e0_0 .net "vpu_valid", 0 0, L_0x60000239c4d0;  alias, 1 drivers
v0x600003aa0870_0 .var "vpu_valid_reg", 0 0;
L_0x600003981040 .part v0x600003ac0360_0, 120, 8;
L_0x6000039810e0 .part v0x600003ac0360_0, 112, 8;
L_0x600003981180 .part v0x600003ac0360_0, 32, 16;
L_0x600003981220 .part v0x600003ac0360_0, 104, 8;
L_0x6000039812c0 .concat [ 8 24 0 0], v0x600003aa7e70_0, L_0x158098010;
L_0x600003980140 .cmp/eq 32, L_0x6000039812c0, L_0x158098058;
L_0x6000039801e0 .concat [ 8 24 0 0], v0x600003aa7f00_0, L_0x1580980a0;
L_0x600003980320 .cmp/eq 32, L_0x6000039801e0, L_0x1580980e8;
L_0x600003980500 .concat [ 8 24 0 0], v0x600003aa7de0_0, L_0x158098130;
L_0x600003980000 .cmp/eq 32, L_0x600003980500, L_0x158098178;
L_0x6000039803c0 .concat [ 8 24 0 0], v0x600003aa7e70_0, L_0x1580981c0;
L_0x600003980dc0 .cmp/eq 32, L_0x6000039803c0, L_0x158098208;
L_0x600003980be0 .concat [ 8 24 0 0], v0x600003aa7f00_0, L_0x158098250;
L_0x600003980aa0 .cmp/eq 32, L_0x600003980be0, L_0x158098298;
L_0x600003980b40 .concat [ 8 24 0 0], v0x600003aa7de0_0, L_0x1580982e0;
L_0x600003981360 .cmp/eq 32, L_0x600003980b40, L_0x158098328;
L_0x600003981400 .cmp/ne 4, v0x600003aa01b0_0, L_0x158098370;
L_0x6000039814a0 .cmp/ne 4, v0x600003aa01b0_0, L_0x1580983b8;
L_0x600003981540 .cmp/ne 4, v0x600003aa01b0_0, L_0x158098400;
S_0x151e91a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x151e940a0;
 .timescale 0 0;
v0x600003aa5830_0 .var/i "i", 31 0;
S_0x151e8f400 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x151e70860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x151e8cdb0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x151e8cdf0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x151e8ce30 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x151e8ce70 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x151e8ceb0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x151e8cef0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x151e8cf30 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x151e8cf70 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002391880 .functor OR 1, L_0x60000398ed00, L_0x60000398eda0, C4<0>, C4<0>;
L_0x600002391420 .functor AND 1, L_0x60000398ee40, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x600002390fc0 .functor AND 1, L_0x600002391420, L_0x60000398eee0, C4<1>, C4<1>;
L_0x600002390b60 .functor OR 1, L_0x600002391880, L_0x600002390fc0, C4<0>, C4<0>;
L_0x600002390700 .functor BUFZ 1, L_0x600002390b60, C4<0>, C4<0>, C4<0>;
L_0x6000023902a0 .functor AND 1, L_0x60000398ef80, L_0x60000398f020, C4<1>, C4<1>;
L_0x600002392fb0 .functor AND 1, L_0x60000398f200, L_0x60000398f2a0, C4<1>, C4<1>;
L_0x600002392f40 .functor AND 1, L_0x600002392fb0, L_0x60000398f480, C4<1>, C4<1>;
v0x600003abf0f0_0 .net *"_ivl_101", 0 0, L_0x60000398f480;  1 drivers
L_0x15809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003abf180_0 .net/2u *"_ivl_37", 2 0, L_0x15809a188;  1 drivers
v0x600003abf210_0 .net *"_ivl_39", 0 0, L_0x60000398ed00;  1 drivers
L_0x15809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003abf2a0_0 .net/2u *"_ivl_41", 2 0, L_0x15809a1d0;  1 drivers
v0x600003abf330_0 .net *"_ivl_43", 0 0, L_0x60000398eda0;  1 drivers
v0x600003abf3c0_0 .net *"_ivl_46", 0 0, L_0x600002391880;  1 drivers
L_0x15809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003abf450_0 .net/2u *"_ivl_47", 2 0, L_0x15809a218;  1 drivers
v0x600003abf4e0_0 .net *"_ivl_49", 0 0, L_0x60000398ee40;  1 drivers
v0x600003abf570_0 .net *"_ivl_52", 0 0, L_0x600002391420;  1 drivers
v0x600003abf600_0 .net *"_ivl_54", 0 0, L_0x60000398eee0;  1 drivers
v0x600003abf690_0 .net *"_ivl_56", 0 0, L_0x600002390fc0;  1 drivers
L_0x15809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003abf720_0 .net/2u *"_ivl_61", 2 0, L_0x15809a260;  1 drivers
v0x600003abf7b0_0 .net *"_ivl_63", 0 0, L_0x60000398ef80;  1 drivers
L_0x15809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003abf840_0 .net/2u *"_ivl_65", 2 0, L_0x15809a2a8;  1 drivers
v0x600003abf8d0_0 .net *"_ivl_67", 0 0, L_0x60000398f020;  1 drivers
L_0x15809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003abf960_0 .net/2u *"_ivl_71", 2 0, L_0x15809a2f0;  1 drivers
L_0x15809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003abf9f0_0 .net/2u *"_ivl_75", 2 0, L_0x15809a338;  1 drivers
L_0x15809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003abfa80_0 .net/2u *"_ivl_81", 2 0, L_0x15809a3c8;  1 drivers
v0x600003abfb10_0 .net *"_ivl_83", 0 0, L_0x60000398f200;  1 drivers
v0x600003abfba0_0 .net *"_ivl_85", 0 0, L_0x60000398f2a0;  1 drivers
v0x600003abfc30_0 .net *"_ivl_88", 0 0, L_0x600002392fb0;  1 drivers
v0x600003abfcc0_0 .net *"_ivl_89", 31 0, L_0x60000398f340;  1 drivers
L_0x15809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003abfd50_0 .net *"_ivl_92", 15 0, L_0x15809a410;  1 drivers
L_0x15809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003abfde0_0 .net *"_ivl_93", 31 0, L_0x15809aa88;  1 drivers
L_0x15809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003abfe70_0 .net/2u *"_ivl_97", 31 0, L_0x15809a458;  1 drivers
v0x600003abff00_0 .net *"_ivl_99", 31 0, L_0x60000398f3e0;  1 drivers
v0x600003ab8000_0 .net "act_data", 31 0, v0x600003ac7060_0;  1 drivers
v0x600003ab8090 .array "act_h", 19 0;
v0x600003ab8090_0 .net v0x600003ab8090 0, 7 0, L_0x60000239caf0; 1 drivers
v0x600003ab8090_1 .net v0x600003ab8090 1, 7 0, v0x600003aa19e0_0; 1 drivers
v0x600003ab8090_2 .net v0x600003ab8090 2, 7 0, v0x600003aa2f40_0; 1 drivers
v0x600003ab8090_3 .net v0x600003ab8090 3, 7 0, v0x600003aac510_0; 1 drivers
v0x600003ab8090_4 .net v0x600003ab8090 4, 7 0, v0x600003aada70_0; 1 drivers
v0x600003ab8090_5 .net v0x600003ab8090 5, 7 0, L_0x60000239ca80; 1 drivers
v0x600003ab8090_6 .net v0x600003ab8090 6, 7 0, v0x600003aaefd0_0; 1 drivers
v0x600003ab8090_7 .net v0x600003ab8090 7, 7 0, v0x600003aa85a0_0; 1 drivers
v0x600003ab8090_8 .net v0x600003ab8090 8, 7 0, v0x600003aa9b00_0; 1 drivers
v0x600003ab8090_9 .net v0x600003ab8090 9, 7 0, v0x600003aab060_0; 1 drivers
v0x600003ab8090_10 .net v0x600003ab8090 10, 7 0, L_0x60000239ca10; 1 drivers
v0x600003ab8090_11 .net v0x600003ab8090 11, 7 0, v0x600003ab4630_0; 1 drivers
v0x600003ab8090_12 .net v0x600003ab8090 12, 7 0, v0x600003ab5b90_0; 1 drivers
v0x600003ab8090_13 .net v0x600003ab8090 13, 7 0, v0x600003ab70f0_0; 1 drivers
v0x600003ab8090_14 .net v0x600003ab8090 14, 7 0, v0x600003ab06c0_0; 1 drivers
v0x600003ab8090_15 .net v0x600003ab8090 15, 7 0, L_0x60000239d1f0; 1 drivers
v0x600003ab8090_16 .net v0x600003ab8090 16, 7 0, v0x600003ab1c20_0; 1 drivers
v0x600003ab8090_17 .net v0x600003ab8090 17, 7 0, v0x600003ab3180_0; 1 drivers
v0x600003ab8090_18 .net v0x600003ab8090 18, 7 0, v0x600003abc750_0; 1 drivers
v0x600003ab8090_19 .net v0x600003ab8090 19, 7 0, v0x600003abdcb0_0; 1 drivers
v0x600003ab8120_0 .net "act_ready", 0 0, L_0x60000398f160;  1 drivers
v0x600003ab81b0_0 .net "act_valid", 0 0, v0x600003ac7180_0;  1 drivers
v0x600003ab8240_0 .net "busy", 0 0, L_0x6000023902a0;  alias, 1 drivers
v0x600003ab82d0_0 .net "cfg_k_tiles", 15 0, L_0x600003981a40;  alias, 1 drivers
L_0x15809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003ab8360_0 .net "clear_acc", 0 0, L_0x15809a4a0;  1 drivers
v0x600003ab83f0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab8480_0 .var "cycle_count", 15 0;
v0x600003ab8510_0 .var "cycle_count_next", 15 0;
v0x600003aa0900_5 .array/port v0x600003aa0900, 5;
v0x600003ab85a0 .array "deskew_output", 3 0;
v0x600003ab85a0_0 .net v0x600003ab85a0 0, 31 0, v0x600003aa0900_5; 1 drivers
v0x600003aa0a20_3 .array/port v0x600003aa0a20, 3;
v0x600003ab85a0_1 .net v0x600003ab85a0 1, 31 0, v0x600003aa0a20_3; 1 drivers
v0x600003aa0b40_1 .array/port v0x600003aa0b40, 1;
v0x600003ab85a0_2 .net v0x600003ab85a0 2, 31 0, v0x600003aa0b40_1; 1 drivers
v0x600003ab85a0_3 .net v0x600003ab85a0 3, 31 0, L_0x600002392e60; 1 drivers
v0x600003ab8630_0 .net "done", 0 0, L_0x60000398f0c0;  alias, 1 drivers
L_0x15809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003ab86c0_0 .net "drain_delay", 15 0, L_0x15809a380;  1 drivers
v0x600003ab8750_0 .net "pe_enable", 0 0, L_0x600002390b60;  1 drivers
v0x600003ab87e0 .array "psum_bottom", 3 0;
v0x600003ab87e0_0 .net v0x600003ab87e0 0, 31 0, L_0x600002393b80; 1 drivers
v0x600003ab87e0_1 .net v0x600003ab87e0 1, 31 0, L_0x600002393aa0; 1 drivers
v0x600003ab87e0_2 .net v0x600003ab87e0 2, 31 0, L_0x6000023939c0; 1 drivers
v0x600003ab87e0_3 .net v0x600003ab87e0 3, 31 0, L_0x600002393410; 1 drivers
L_0x158098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab8870 .array "psum_v", 19 0;
v0x600003ab8870_0 .net v0x600003ab8870 0, 31 0, L_0x158098568; 1 drivers
L_0x1580985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab8870_1 .net v0x600003ab8870 1, 31 0, L_0x1580985b0; 1 drivers
L_0x1580985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab8870_2 .net v0x600003ab8870 2, 31 0, L_0x1580985f8; 1 drivers
L_0x158098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab8870_3 .net v0x600003ab8870 3, 31 0, L_0x158098640; 1 drivers
v0x600003ab8870_4 .net v0x600003ab8870 4, 31 0, v0x600003aa1ef0_0; 1 drivers
v0x600003ab8870_5 .net v0x600003ab8870 5, 31 0, v0x600003aa3450_0; 1 drivers
v0x600003ab8870_6 .net v0x600003ab8870 6, 31 0, v0x600003aaca20_0; 1 drivers
v0x600003ab8870_7 .net v0x600003ab8870 7, 31 0, v0x600003aadf80_0; 1 drivers
v0x600003ab8870_8 .net v0x600003ab8870 8, 31 0, v0x600003aaf4e0_0; 1 drivers
v0x600003ab8870_9 .net v0x600003ab8870 9, 31 0, v0x600003aa8ab0_0; 1 drivers
v0x600003ab8870_10 .net v0x600003ab8870 10, 31 0, v0x600003aaa010_0; 1 drivers
v0x600003ab8870_11 .net v0x600003ab8870 11, 31 0, v0x600003aab570_0; 1 drivers
v0x600003ab8870_12 .net v0x600003ab8870 12, 31 0, v0x600003ab4b40_0; 1 drivers
v0x600003ab8870_13 .net v0x600003ab8870 13, 31 0, v0x600003ab60a0_0; 1 drivers
v0x600003ab8870_14 .net v0x600003ab8870 14, 31 0, v0x600003ab7600_0; 1 drivers
v0x600003ab8870_15 .net v0x600003ab8870 15, 31 0, v0x600003ab0bd0_0; 1 drivers
v0x600003ab8870_16 .net v0x600003ab8870 16, 31 0, v0x600003ab2130_0; 1 drivers
v0x600003ab8870_17 .net v0x600003ab8870 17, 31 0, v0x600003ab3690_0; 1 drivers
v0x600003ab8870_18 .net v0x600003ab8870 18, 31 0, v0x600003abcc60_0; 1 drivers
v0x600003ab8870_19 .net v0x600003ab8870 19, 31 0, v0x600003abe1c0_0; 1 drivers
v0x600003ab8900_0 .net "result_data", 127 0, L_0x60000398ec60;  alias, 1 drivers
L_0x15809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003ab8990_0 .net "result_ready", 0 0, L_0x15809a4e8;  1 drivers
v0x600003ab8a20_0 .net "result_valid", 0 0, L_0x600002392f40;  alias, 1 drivers
v0x600003ab8ab0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab8b40_0 .net "skew_enable", 0 0, L_0x600002390700;  1 drivers
v0x600003ab8bd0 .array "skew_input", 3 0;
v0x600003ab8bd0_0 .net v0x600003ab8bd0 0, 7 0, L_0x600003981b80; 1 drivers
v0x600003ab8bd0_1 .net v0x600003ab8bd0 1, 7 0, L_0x600003981cc0; 1 drivers
v0x600003ab8bd0_2 .net v0x600003ab8bd0 2, 7 0, L_0x600003981e00; 1 drivers
v0x600003ab8bd0_3 .net v0x600003ab8bd0 3, 7 0, L_0x600003981f40; 1 drivers
v0x600003ab8c60 .array "skew_output", 3 0;
v0x600003ab8c60_0 .net v0x600003ab8c60 0, 7 0, v0x600003aa0c60_0; 1 drivers
v0x600003ab8c60_1 .net v0x600003ab8c60 1, 7 0, v0x600003aa0f30_0; 1 drivers
v0x600003ab8c60_2 .net v0x600003ab8c60 2, 7 0, v0x600003aa1200_0; 1 drivers
v0x600003ab8c60_3 .net v0x600003ab8c60 3, 7 0, v0x600003aa14d0_0; 1 drivers
v0x600003ab8cf0_0 .net "start", 0 0, v0x600003ac1680_0;  1 drivers
v0x600003ab8d80_0 .var "state", 2 0;
v0x600003ab8e10_0 .var "state_next", 2 0;
v0x600003ab8ea0_0 .net "weight_load_col", 1 0, v0x600003ac2b50_0;  1 drivers
v0x600003ab8f30_0 .net "weight_load_data", 31 0, L_0x60000398f520;  1 drivers
v0x600003ab8fc0_0 .net "weight_load_en", 0 0, v0x600003ac2be0_0;  1 drivers
E_0x600001def880/0 .event anyedge, v0x600003ab8d80_0, v0x600003ab8480_0, v0x600003ab8cf0_0, v0x600003ab8fc0_0;
E_0x600001def880/1 .event anyedge, v0x600003ab82d0_0, v0x600003ab86c0_0;
E_0x600001def880 .event/or E_0x600001def880/0, E_0x600001def880/1;
L_0x600003981ae0 .part v0x600003ac7060_0, 0, 8;
L_0x158098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003981b80 .functor MUXZ 8, L_0x158098448, L_0x600003981ae0, v0x600003ac7180_0, C4<>;
L_0x600003981c20 .part v0x600003ac7060_0, 8, 8;
L_0x158098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003981cc0 .functor MUXZ 8, L_0x158098490, L_0x600003981c20, v0x600003ac7180_0, C4<>;
L_0x600003981d60 .part v0x600003ac7060_0, 16, 8;
L_0x1580984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003981e00 .functor MUXZ 8, L_0x1580984d8, L_0x600003981d60, v0x600003ac7180_0, C4<>;
L_0x600003981ea0 .part v0x600003ac7060_0, 24, 8;
L_0x158098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003981f40 .functor MUXZ 8, L_0x158098520, L_0x600003981ea0, v0x600003ac7180_0, C4<>;
L_0x600003982120 .part L_0x60000398f520, 0, 8;
L_0x600003982940 .part L_0x60000398f520, 0, 8;
L_0x600003983160 .part L_0x60000398f520, 0, 8;
L_0x600003983980 .part L_0x60000398f520, 0, 8;
L_0x6000039848c0 .part L_0x60000398f520, 8, 8;
L_0x6000039873e0 .part L_0x60000398f520, 8, 8;
L_0x600003986d00 .part L_0x60000398f520, 8, 8;
L_0x600003985e00 .part L_0x60000398f520, 8, 8;
L_0x600003985720 .part L_0x60000398f520, 16, 8;
L_0x600003984dc0 .part L_0x60000398f520, 16, 8;
L_0x600003984be0 .part L_0x60000398f520, 16, 8;
L_0x60000398c500 .part L_0x60000398f520, 16, 8;
L_0x60000398cd20 .part L_0x60000398f520, 24, 8;
L_0x60000398d540 .part L_0x60000398f520, 24, 8;
L_0x60000398dd60 .part L_0x60000398f520, 24, 8;
L_0x60000398e580 .part L_0x60000398f520, 24, 8;
L_0x60000398ec60 .concat8 [ 32 32 32 32], L_0x600002392a00, L_0x6000023925a0, L_0x600002392140, L_0x600002391ce0;
L_0x60000398ed00 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a188;
L_0x60000398eda0 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a1d0;
L_0x60000398ee40 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a218;
L_0x60000398eee0 .reduce/nor v0x600003ac2be0_0;
L_0x60000398ef80 .cmp/ne 3, v0x600003ab8d80_0, L_0x15809a260;
L_0x60000398f020 .cmp/ne 3, v0x600003ab8d80_0, L_0x15809a2a8;
L_0x60000398f0c0 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a2f0;
L_0x60000398f160 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a338;
L_0x60000398f200 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a3c8;
L_0x60000398f2a0 .cmp/ge 16, v0x600003ab8480_0, L_0x15809a380;
L_0x60000398f340 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x15809a410;
L_0x60000398f3e0 .arith/sum 32, L_0x15809aa88, L_0x15809a458;
L_0x60000398f480 .cmp/gt 32, L_0x60000398f3e0, L_0x60000398f340;
S_0x151e88110 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600002699980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000026999c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600002393b80 .functor BUFZ 32, v0x600003ab2130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x151e85ac0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x151e88110;
 .timescale 0 0;
v0x600003aa0900 .array "delay_stages", 5 0, 31 0;
v0x600003aa0990_0 .var/i "i", 31 0;
S_0x151e83470 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600002699a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002699a40 .param/l "col" 1 7 248, +C4<01>;
L_0x600002393aa0 .functor BUFZ 32, v0x600003ab3690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x151e80e20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x151e83470;
 .timescale 0 0;
v0x600003aa0a20 .array "delay_stages", 3 0, 31 0;
v0x600003aa0ab0_0 .var/i "i", 31 0;
S_0x151e7e7d0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600002699a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002699ac0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000023939c0 .functor BUFZ 32, v0x600003abcc60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x151e7c180 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x151e7e7d0;
 .timescale 0 0;
v0x600003aa0b40 .array "delay_stages", 1 0, 31 0;
v0x600003aa0bd0_0 .var/i "i", 31 0;
S_0x151e79b30 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600002699b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002699b40 .param/l "col" 1 7 248, +C4<011>;
L_0x600002393410 .functor BUFZ 32, v0x600003abe1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x151e774e0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x151e79b30;
 .timescale 0 0;
L_0x600002392e60 .functor BUFZ 32, L_0x600002393410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x151e74e90 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001defb00 .param/l "row" 1 7 142, +C4<00>;
v0x600003aa0cf0_0 .net *"_ivl_1", 7 0, L_0x600003981ae0;  1 drivers
v0x600003aa0d80_0 .net/2u *"_ivl_2", 7 0, L_0x158098448;  1 drivers
S_0x151e72840 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x151e74e90;
 .timescale 0 0;
v0x600003aa0c60_0 .var "out_reg", 7 0;
S_0x151e20960 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001defb80 .param/l "row" 1 7 142, +C4<01>;
v0x600003aa0fc0_0 .net *"_ivl_1", 7 0, L_0x600003981c20;  1 drivers
v0x600003aa1050_0 .net/2u *"_ivl_2", 7 0, L_0x158098490;  1 drivers
S_0x151e20ad0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x151e20960;
 .timescale 0 0;
v0x600003aa0e10 .array "delay_stages", 0 0, 7 0;
v0x600003aa0ea0_0 .var/i "i", 31 0;
v0x600003aa0f30_0 .var "out_reg", 7 0;
S_0x151e0baa0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001defc00 .param/l "row" 1 7 142, +C4<010>;
v0x600003aa1290_0 .net *"_ivl_1", 7 0, L_0x600003981d60;  1 drivers
v0x600003aa1320_0 .net/2u *"_ivl_2", 7 0, L_0x1580984d8;  1 drivers
S_0x151e0bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x151e0baa0;
 .timescale 0 0;
v0x600003aa10e0 .array "delay_stages", 1 0, 7 0;
v0x600003aa1170_0 .var/i "i", 31 0;
v0x600003aa1200_0 .var "out_reg", 7 0;
S_0x151e19e40 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001defc80 .param/l "row" 1 7 142, +C4<011>;
v0x600003aa1560_0 .net *"_ivl_1", 7 0, L_0x600003981ea0;  1 drivers
v0x600003aa15f0_0 .net/2u *"_ivl_2", 7 0, L_0x158098520;  1 drivers
S_0x151e19fb0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x151e19e40;
 .timescale 0 0;
v0x600003aa13b0 .array "delay_stages", 2 0, 7 0;
v0x600003aa1440_0 .var/i "i", 31 0;
v0x600003aa14d0_0 .var "out_reg", 7 0;
S_0x151e1c2a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001defac0 .param/l "row" 1 7 213, +C4<00>;
S_0x151e1c410 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x151e1c2a0;
 .timescale 0 0;
P_0x600001defd40 .param/l "col" 1 7 214, +C4<00>;
L_0x60000239d260 .functor AND 1, v0x600003ac2be0_0, L_0x600003982080, C4<1>, C4<1>;
L_0x60000239d2d0 .functor AND 1, L_0x600003982260, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239d340 .functor OR 1, L_0x6000039821c0, L_0x60000239d2d0, C4<0>, C4<0>;
L_0x60000239d3b0 .functor AND 1, L_0x15809a4a0, L_0x60000239d340, C4<1>, C4<1>;
L_0x60000239d420 .functor AND 1, L_0x60000239d3b0, L_0x6000039823a0, C4<1>, C4<1>;
v0x600003aa21c0_0 .net *"_ivl_0", 2 0, L_0x600003981fe0;  1 drivers
L_0x158098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aa2250_0 .net/2u *"_ivl_11", 2 0, L_0x158098718;  1 drivers
v0x600003aa22e0_0 .net *"_ivl_13", 0 0, L_0x6000039821c0;  1 drivers
L_0x158098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aa2370_0 .net/2u *"_ivl_15", 2 0, L_0x158098760;  1 drivers
v0x600003aa2400_0 .net *"_ivl_17", 0 0, L_0x600003982260;  1 drivers
v0x600003aa2490_0 .net *"_ivl_20", 0 0, L_0x60000239d2d0;  1 drivers
v0x600003aa2520_0 .net *"_ivl_22", 0 0, L_0x60000239d340;  1 drivers
v0x600003aa25b0_0 .net *"_ivl_24", 0 0, L_0x60000239d3b0;  1 drivers
v0x600003aa2640_0 .net *"_ivl_25", 31 0, L_0x600003982300;  1 drivers
L_0x1580987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa26d0_0 .net *"_ivl_28", 15 0, L_0x1580987a8;  1 drivers
L_0x1580987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa2760_0 .net/2u *"_ivl_29", 31 0, L_0x1580987f0;  1 drivers
L_0x158098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003aa27f0_0 .net *"_ivl_3", 0 0, L_0x158098688;  1 drivers
v0x600003aa2880_0 .net *"_ivl_31", 0 0, L_0x6000039823a0;  1 drivers
L_0x1580986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aa2910_0 .net/2u *"_ivl_4", 2 0, L_0x1580986d0;  1 drivers
v0x600003aa29a0_0 .net *"_ivl_6", 0 0, L_0x600003982080;  1 drivers
v0x600003aa2a30_0 .net "do_clear", 0 0, L_0x60000239d420;  1 drivers
v0x600003aa2ac0_0 .net "load_weight", 0 0, L_0x60000239d260;  1 drivers
v0x600003aa2b50_0 .net "weight_in", 7 0, L_0x600003982120;  1 drivers
L_0x600003981fe0 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158098688;
L_0x600003982080 .cmp/eq 3, L_0x600003981fe0, L_0x1580986d0;
L_0x6000039821c0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098718;
L_0x600003982260 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098760;
L_0x600003982300 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x1580987a8;
L_0x6000039823a0 .cmp/eq 32, L_0x600003982300, L_0x1580987f0;
S_0x151e0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e1c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aa1680_0 .net *"_ivl_11", 0 0, L_0x600003982620;  1 drivers
v0x600003aa1710_0 .net *"_ivl_12", 15 0, L_0x6000039826c0;  1 drivers
v0x600003aa17a0_0 .net/s *"_ivl_4", 15 0, L_0x600003982440;  1 drivers
v0x600003aa1830_0 .net/s *"_ivl_6", 15 0, L_0x6000039824e0;  1 drivers
v0x600003aa18c0_0 .net/s "a_signed", 7 0, v0x600003aa1a70_0;  1 drivers
v0x600003aa1950_0 .net "act_in", 7 0, L_0x60000239caf0;  alias, 1 drivers
v0x600003aa19e0_0 .var "act_out", 7 0;
v0x600003aa1a70_0 .var "act_reg", 7 0;
v0x600003aa1b00_0 .net "clear_acc", 0 0, L_0x60000239d420;  alias, 1 drivers
v0x600003aa1b90_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aa1c20_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aa1cb0_0 .net "load_weight", 0 0, L_0x60000239d260;  alias, 1 drivers
v0x600003aa1d40_0 .net/s "product", 15 0, L_0x600003982580;  1 drivers
v0x600003aa1dd0_0 .net/s "product_ext", 31 0, L_0x600003982760;  1 drivers
v0x600003aa1e60_0 .net "psum_in", 31 0, L_0x158098568;  alias, 1 drivers
v0x600003aa1ef0_0 .var "psum_out", 31 0;
v0x600003aa1f80_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aa2010_0 .net/s "w_signed", 7 0, v0x600003aa2130_0;  1 drivers
v0x600003aa20a0_0 .net "weight_in", 7 0, L_0x600003982120;  alias, 1 drivers
v0x600003aa2130_0 .var "weight_reg", 7 0;
L_0x600003982440 .extend/s 16, v0x600003aa1a70_0;
L_0x6000039824e0 .extend/s 16, v0x600003aa2130_0;
L_0x600003982580 .arith/mult 16, L_0x600003982440, L_0x6000039824e0;
L_0x600003982620 .part L_0x600003982580, 15, 1;
LS_0x6000039826c0_0_0 .concat [ 1 1 1 1], L_0x600003982620, L_0x600003982620, L_0x600003982620, L_0x600003982620;
LS_0x6000039826c0_0_4 .concat [ 1 1 1 1], L_0x600003982620, L_0x600003982620, L_0x600003982620, L_0x600003982620;
LS_0x6000039826c0_0_8 .concat [ 1 1 1 1], L_0x600003982620, L_0x600003982620, L_0x600003982620, L_0x600003982620;
LS_0x6000039826c0_0_12 .concat [ 1 1 1 1], L_0x600003982620, L_0x600003982620, L_0x600003982620, L_0x600003982620;
L_0x6000039826c0 .concat [ 4 4 4 4], LS_0x6000039826c0_0_0, LS_0x6000039826c0_0_4, LS_0x6000039826c0_0_8, LS_0x6000039826c0_0_12;
L_0x600003982760 .concat [ 16 16 0 0], L_0x600003982580, L_0x6000039826c0;
S_0x151e100b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x151e1c2a0;
 .timescale 0 0;
P_0x600001defec0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000239d570 .functor AND 1, v0x600003ac2be0_0, L_0x6000039828a0, C4<1>, C4<1>;
L_0x60000239d5e0 .functor AND 1, L_0x600003982a80, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239d650 .functor OR 1, L_0x6000039829e0, L_0x60000239d5e0, C4<0>, C4<0>;
L_0x60000239d6c0 .functor AND 1, L_0x15809a4a0, L_0x60000239d650, C4<1>, C4<1>;
L_0x60000239d730 .functor AND 1, L_0x60000239d6c0, L_0x600003982bc0, C4<1>, C4<1>;
v0x600003aa3720_0 .net *"_ivl_0", 2 0, L_0x600003982800;  1 drivers
L_0x1580988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aa37b0_0 .net/2u *"_ivl_11", 2 0, L_0x1580988c8;  1 drivers
v0x600003aa3840_0 .net *"_ivl_13", 0 0, L_0x6000039829e0;  1 drivers
L_0x158098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aa38d0_0 .net/2u *"_ivl_15", 2 0, L_0x158098910;  1 drivers
v0x600003aa3960_0 .net *"_ivl_17", 0 0, L_0x600003982a80;  1 drivers
v0x600003aa39f0_0 .net *"_ivl_20", 0 0, L_0x60000239d5e0;  1 drivers
v0x600003aa3a80_0 .net *"_ivl_22", 0 0, L_0x60000239d650;  1 drivers
v0x600003aa3b10_0 .net *"_ivl_24", 0 0, L_0x60000239d6c0;  1 drivers
v0x600003aa3ba0_0 .net *"_ivl_25", 31 0, L_0x600003982b20;  1 drivers
L_0x158098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa3c30_0 .net *"_ivl_28", 15 0, L_0x158098958;  1 drivers
L_0x1580989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa3cc0_0 .net/2u *"_ivl_29", 31 0, L_0x1580989a0;  1 drivers
L_0x158098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003aa3d50_0 .net *"_ivl_3", 0 0, L_0x158098838;  1 drivers
v0x600003aa3de0_0 .net *"_ivl_31", 0 0, L_0x600003982bc0;  1 drivers
L_0x158098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003aa3e70_0 .net/2u *"_ivl_4", 2 0, L_0x158098880;  1 drivers
v0x600003aa3f00_0 .net *"_ivl_6", 0 0, L_0x6000039828a0;  1 drivers
v0x600003aac000_0 .net "do_clear", 0 0, L_0x60000239d730;  1 drivers
v0x600003aac090_0 .net "load_weight", 0 0, L_0x60000239d570;  1 drivers
v0x600003aac120_0 .net "weight_in", 7 0, L_0x600003982940;  1 drivers
L_0x600003982800 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158098838;
L_0x6000039828a0 .cmp/eq 3, L_0x600003982800, L_0x158098880;
L_0x6000039829e0 .cmp/eq 3, v0x600003ab8d80_0, L_0x1580988c8;
L_0x600003982a80 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098910;
L_0x600003982b20 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158098958;
L_0x600003982bc0 .cmp/eq 32, L_0x600003982b20, L_0x1580989a0;
S_0x151e04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aa2be0_0 .net *"_ivl_11", 0 0, L_0x600003982e40;  1 drivers
v0x600003aa2c70_0 .net *"_ivl_12", 15 0, L_0x600003982ee0;  1 drivers
v0x600003aa2d00_0 .net/s *"_ivl_4", 15 0, L_0x600003982c60;  1 drivers
v0x600003aa2d90_0 .net/s *"_ivl_6", 15 0, L_0x600003982d00;  1 drivers
v0x600003aa2e20_0 .net/s "a_signed", 7 0, v0x600003aa2fd0_0;  1 drivers
v0x600003aa2eb0_0 .net "act_in", 7 0, v0x600003aa19e0_0;  alias, 1 drivers
v0x600003aa2f40_0 .var "act_out", 7 0;
v0x600003aa2fd0_0 .var "act_reg", 7 0;
v0x600003aa3060_0 .net "clear_acc", 0 0, L_0x60000239d730;  alias, 1 drivers
v0x600003aa30f0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aa3180_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aa3210_0 .net "load_weight", 0 0, L_0x60000239d570;  alias, 1 drivers
v0x600003aa32a0_0 .net/s "product", 15 0, L_0x600003982da0;  1 drivers
v0x600003aa3330_0 .net/s "product_ext", 31 0, L_0x600003982f80;  1 drivers
v0x600003aa33c0_0 .net "psum_in", 31 0, L_0x1580985b0;  alias, 1 drivers
v0x600003aa3450_0 .var "psum_out", 31 0;
v0x600003aa34e0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aa3570_0 .net/s "w_signed", 7 0, v0x600003aa3690_0;  1 drivers
v0x600003aa3600_0 .net "weight_in", 7 0, L_0x600003982940;  alias, 1 drivers
v0x600003aa3690_0 .var "weight_reg", 7 0;
L_0x600003982c60 .extend/s 16, v0x600003aa2fd0_0;
L_0x600003982d00 .extend/s 16, v0x600003aa3690_0;
L_0x600003982da0 .arith/mult 16, L_0x600003982c60, L_0x600003982d00;
L_0x600003982e40 .part L_0x600003982da0, 15, 1;
LS_0x600003982ee0_0_0 .concat [ 1 1 1 1], L_0x600003982e40, L_0x600003982e40, L_0x600003982e40, L_0x600003982e40;
LS_0x600003982ee0_0_4 .concat [ 1 1 1 1], L_0x600003982e40, L_0x600003982e40, L_0x600003982e40, L_0x600003982e40;
LS_0x600003982ee0_0_8 .concat [ 1 1 1 1], L_0x600003982e40, L_0x600003982e40, L_0x600003982e40, L_0x600003982e40;
LS_0x600003982ee0_0_12 .concat [ 1 1 1 1], L_0x600003982e40, L_0x600003982e40, L_0x600003982e40, L_0x600003982e40;
L_0x600003982ee0 .concat [ 4 4 4 4], LS_0x600003982ee0_0_0, LS_0x600003982ee0_0_4, LS_0x600003982ee0_0_8, LS_0x600003982ee0_0_12;
L_0x600003982f80 .concat [ 16 16 0 0], L_0x600003982da0, L_0x600003982ee0;
S_0x151e04c80 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x151e1c2a0;
 .timescale 0 0;
P_0x600001deffc0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000239d880 .functor AND 1, v0x600003ac2be0_0, L_0x6000039830c0, C4<1>, C4<1>;
L_0x60000239d8f0 .functor AND 1, L_0x6000039832a0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239d960 .functor OR 1, L_0x600003983200, L_0x60000239d8f0, C4<0>, C4<0>;
L_0x60000239d9d0 .functor AND 1, L_0x15809a4a0, L_0x60000239d960, C4<1>, C4<1>;
L_0x60000239da40 .functor AND 1, L_0x60000239d9d0, L_0x6000039833e0, C4<1>, C4<1>;
v0x600003aaccf0_0 .net *"_ivl_0", 3 0, L_0x600003983020;  1 drivers
L_0x158098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aacd80_0 .net/2u *"_ivl_11", 2 0, L_0x158098a78;  1 drivers
v0x600003aace10_0 .net *"_ivl_13", 0 0, L_0x600003983200;  1 drivers
L_0x158098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aacea0_0 .net/2u *"_ivl_15", 2 0, L_0x158098ac0;  1 drivers
v0x600003aacf30_0 .net *"_ivl_17", 0 0, L_0x6000039832a0;  1 drivers
v0x600003aacfc0_0 .net *"_ivl_20", 0 0, L_0x60000239d8f0;  1 drivers
v0x600003aad050_0 .net *"_ivl_22", 0 0, L_0x60000239d960;  1 drivers
v0x600003aad0e0_0 .net *"_ivl_24", 0 0, L_0x60000239d9d0;  1 drivers
v0x600003aad170_0 .net *"_ivl_25", 31 0, L_0x600003983340;  1 drivers
L_0x158098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aad200_0 .net *"_ivl_28", 15 0, L_0x158098b08;  1 drivers
L_0x158098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aad290_0 .net/2u *"_ivl_29", 31 0, L_0x158098b50;  1 drivers
L_0x1580989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003aad320_0 .net *"_ivl_3", 1 0, L_0x1580989e8;  1 drivers
v0x600003aad3b0_0 .net *"_ivl_31", 0 0, L_0x6000039833e0;  1 drivers
L_0x158098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003aad440_0 .net/2u *"_ivl_4", 3 0, L_0x158098a30;  1 drivers
v0x600003aad4d0_0 .net *"_ivl_6", 0 0, L_0x6000039830c0;  1 drivers
v0x600003aad560_0 .net "do_clear", 0 0, L_0x60000239da40;  1 drivers
v0x600003aad5f0_0 .net "load_weight", 0 0, L_0x60000239d880;  1 drivers
v0x600003aad680_0 .net "weight_in", 7 0, L_0x600003983160;  1 drivers
L_0x600003983020 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x1580989e8;
L_0x6000039830c0 .cmp/eq 4, L_0x600003983020, L_0x158098a30;
L_0x600003983200 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098a78;
L_0x6000039832a0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098ac0;
L_0x600003983340 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158098b08;
L_0x6000039833e0 .cmp/eq 32, L_0x600003983340, L_0x158098b50;
S_0x151e15d20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aac1b0_0 .net *"_ivl_11", 0 0, L_0x600003983660;  1 drivers
v0x600003aac240_0 .net *"_ivl_12", 15 0, L_0x600003983700;  1 drivers
v0x600003aac2d0_0 .net/s *"_ivl_4", 15 0, L_0x600003983480;  1 drivers
v0x600003aac360_0 .net/s *"_ivl_6", 15 0, L_0x600003983520;  1 drivers
v0x600003aac3f0_0 .net/s "a_signed", 7 0, v0x600003aac5a0_0;  1 drivers
v0x600003aac480_0 .net "act_in", 7 0, v0x600003aa2f40_0;  alias, 1 drivers
v0x600003aac510_0 .var "act_out", 7 0;
v0x600003aac5a0_0 .var "act_reg", 7 0;
v0x600003aac630_0 .net "clear_acc", 0 0, L_0x60000239da40;  alias, 1 drivers
v0x600003aac6c0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aac750_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aac7e0_0 .net "load_weight", 0 0, L_0x60000239d880;  alias, 1 drivers
v0x600003aac870_0 .net/s "product", 15 0, L_0x6000039835c0;  1 drivers
v0x600003aac900_0 .net/s "product_ext", 31 0, L_0x6000039837a0;  1 drivers
v0x600003aac990_0 .net "psum_in", 31 0, L_0x1580985f8;  alias, 1 drivers
v0x600003aaca20_0 .var "psum_out", 31 0;
v0x600003aacab0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aacb40_0 .net/s "w_signed", 7 0, v0x600003aacc60_0;  1 drivers
v0x600003aacbd0_0 .net "weight_in", 7 0, L_0x600003983160;  alias, 1 drivers
v0x600003aacc60_0 .var "weight_reg", 7 0;
L_0x600003983480 .extend/s 16, v0x600003aac5a0_0;
L_0x600003983520 .extend/s 16, v0x600003aacc60_0;
L_0x6000039835c0 .arith/mult 16, L_0x600003983480, L_0x600003983520;
L_0x600003983660 .part L_0x6000039835c0, 15, 1;
LS_0x600003983700_0_0 .concat [ 1 1 1 1], L_0x600003983660, L_0x600003983660, L_0x600003983660, L_0x600003983660;
LS_0x600003983700_0_4 .concat [ 1 1 1 1], L_0x600003983660, L_0x600003983660, L_0x600003983660, L_0x600003983660;
LS_0x600003983700_0_8 .concat [ 1 1 1 1], L_0x600003983660, L_0x600003983660, L_0x600003983660, L_0x600003983660;
LS_0x600003983700_0_12 .concat [ 1 1 1 1], L_0x600003983660, L_0x600003983660, L_0x600003983660, L_0x600003983660;
L_0x600003983700 .concat [ 4 4 4 4], LS_0x600003983700_0_0, LS_0x600003983700_0_4, LS_0x600003983700_0_8, LS_0x600003983700_0_12;
L_0x6000039837a0 .concat [ 16 16 0 0], L_0x6000039835c0, L_0x600003983700;
S_0x151e15e90 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x151e1c2a0;
 .timescale 0 0;
P_0x600001de8080 .param/l "col" 1 7 214, +C4<011>;
L_0x60000239db90 .functor AND 1, v0x600003ac2be0_0, L_0x6000039838e0, C4<1>, C4<1>;
L_0x60000239dc00 .functor AND 1, L_0x600003983ac0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239dc70 .functor OR 1, L_0x600003983a20, L_0x60000239dc00, C4<0>, C4<0>;
L_0x60000239dce0 .functor AND 1, L_0x15809a4a0, L_0x60000239dc70, C4<1>, C4<1>;
L_0x60000239dd50 .functor AND 1, L_0x60000239dce0, L_0x600003983c00, C4<1>, C4<1>;
v0x600003aae250_0 .net *"_ivl_0", 3 0, L_0x600003983840;  1 drivers
L_0x158098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aae2e0_0 .net/2u *"_ivl_11", 2 0, L_0x158098c28;  1 drivers
v0x600003aae370_0 .net *"_ivl_13", 0 0, L_0x600003983a20;  1 drivers
L_0x158098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aae400_0 .net/2u *"_ivl_15", 2 0, L_0x158098c70;  1 drivers
v0x600003aae490_0 .net *"_ivl_17", 0 0, L_0x600003983ac0;  1 drivers
v0x600003aae520_0 .net *"_ivl_20", 0 0, L_0x60000239dc00;  1 drivers
v0x600003aae5b0_0 .net *"_ivl_22", 0 0, L_0x60000239dc70;  1 drivers
v0x600003aae640_0 .net *"_ivl_24", 0 0, L_0x60000239dce0;  1 drivers
v0x600003aae6d0_0 .net *"_ivl_25", 31 0, L_0x600003983b60;  1 drivers
L_0x158098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aae760_0 .net *"_ivl_28", 15 0, L_0x158098cb8;  1 drivers
L_0x158098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aae7f0_0 .net/2u *"_ivl_29", 31 0, L_0x158098d00;  1 drivers
L_0x158098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003aae880_0 .net *"_ivl_3", 1 0, L_0x158098b98;  1 drivers
v0x600003aae910_0 .net *"_ivl_31", 0 0, L_0x600003983c00;  1 drivers
L_0x158098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003aae9a0_0 .net/2u *"_ivl_4", 3 0, L_0x158098be0;  1 drivers
v0x600003aaea30_0 .net *"_ivl_6", 0 0, L_0x6000039838e0;  1 drivers
v0x600003aaeac0_0 .net "do_clear", 0 0, L_0x60000239dd50;  1 drivers
v0x600003aaeb50_0 .net "load_weight", 0 0, L_0x60000239db90;  1 drivers
v0x600003aaebe0_0 .net "weight_in", 7 0, L_0x600003983980;  1 drivers
L_0x600003983840 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x158098b98;
L_0x6000039838e0 .cmp/eq 4, L_0x600003983840, L_0x158098be0;
L_0x600003983a20 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098c28;
L_0x600003983ac0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098c70;
L_0x600003983b60 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158098cb8;
L_0x600003983c00 .cmp/eq 32, L_0x600003983b60, L_0x158098d00;
S_0x151e9d1b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e15e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aad710_0 .net *"_ivl_11", 0 0, L_0x600003983e80;  1 drivers
v0x600003aad7a0_0 .net *"_ivl_12", 15 0, L_0x600003983f20;  1 drivers
v0x600003aad830_0 .net/s *"_ivl_4", 15 0, L_0x600003983ca0;  1 drivers
v0x600003aad8c0_0 .net/s *"_ivl_6", 15 0, L_0x600003983d40;  1 drivers
v0x600003aad950_0 .net/s "a_signed", 7 0, v0x600003aadb00_0;  1 drivers
v0x600003aad9e0_0 .net "act_in", 7 0, v0x600003aac510_0;  alias, 1 drivers
v0x600003aada70_0 .var "act_out", 7 0;
v0x600003aadb00_0 .var "act_reg", 7 0;
v0x600003aadb90_0 .net "clear_acc", 0 0, L_0x60000239dd50;  alias, 1 drivers
v0x600003aadc20_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aadcb0_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aadd40_0 .net "load_weight", 0 0, L_0x60000239db90;  alias, 1 drivers
v0x600003aaddd0_0 .net/s "product", 15 0, L_0x600003983de0;  1 drivers
v0x600003aade60_0 .net/s "product_ext", 31 0, L_0x600003984640;  1 drivers
v0x600003aadef0_0 .net "psum_in", 31 0, L_0x158098640;  alias, 1 drivers
v0x600003aadf80_0 .var "psum_out", 31 0;
v0x600003aae010_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aae0a0_0 .net/s "w_signed", 7 0, v0x600003aae1c0_0;  1 drivers
v0x600003aae130_0 .net "weight_in", 7 0, L_0x600003983980;  alias, 1 drivers
v0x600003aae1c0_0 .var "weight_reg", 7 0;
L_0x600003983ca0 .extend/s 16, v0x600003aadb00_0;
L_0x600003983d40 .extend/s 16, v0x600003aae1c0_0;
L_0x600003983de0 .arith/mult 16, L_0x600003983ca0, L_0x600003983d40;
L_0x600003983e80 .part L_0x600003983de0, 15, 1;
LS_0x600003983f20_0_0 .concat [ 1 1 1 1], L_0x600003983e80, L_0x600003983e80, L_0x600003983e80, L_0x600003983e80;
LS_0x600003983f20_0_4 .concat [ 1 1 1 1], L_0x600003983e80, L_0x600003983e80, L_0x600003983e80, L_0x600003983e80;
LS_0x600003983f20_0_8 .concat [ 1 1 1 1], L_0x600003983e80, L_0x600003983e80, L_0x600003983e80, L_0x600003983e80;
LS_0x600003983f20_0_12 .concat [ 1 1 1 1], L_0x600003983e80, L_0x600003983e80, L_0x600003983e80, L_0x600003983e80;
L_0x600003983f20 .concat [ 4 4 4 4], LS_0x600003983f20_0_0, LS_0x600003983f20_0_4, LS_0x600003983f20_0_8, LS_0x600003983f20_0_12;
L_0x600003984640 .concat [ 16 16 0 0], L_0x600003983de0, L_0x600003983f20;
S_0x151e9d320 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de8180 .param/l "row" 1 7 213, +C4<01>;
S_0x151e977f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x151e9d320;
 .timescale 0 0;
P_0x600001de8200 .param/l "col" 1 7 214, +C4<00>;
L_0x60000239dea0 .functor AND 1, v0x600003ac2be0_0, L_0x600003984780, C4<1>, C4<1>;
L_0x60000239df80 .functor AND 1, L_0x600003987f20, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239dff0 .functor OR 1, L_0x600003987840, L_0x60000239df80, C4<0>, C4<0>;
L_0x60000239e060 .functor AND 1, L_0x15809a4a0, L_0x60000239dff0, C4<1>, C4<1>;
L_0x60000239e0d0 .functor AND 1, L_0x60000239e060, L_0x600003987de0, C4<1>, C4<1>;
v0x600003aaf7b0_0 .net *"_ivl_0", 2 0, L_0x6000039846e0;  1 drivers
L_0x158098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aaf840_0 .net/2u *"_ivl_11", 2 0, L_0x158098dd8;  1 drivers
v0x600003aaf8d0_0 .net *"_ivl_13", 0 0, L_0x600003987840;  1 drivers
L_0x158098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aaf960_0 .net/2u *"_ivl_15", 2 0, L_0x158098e20;  1 drivers
v0x600003aaf9f0_0 .net *"_ivl_17", 0 0, L_0x600003987f20;  1 drivers
v0x600003aafa80_0 .net *"_ivl_20", 0 0, L_0x60000239df80;  1 drivers
v0x600003aafb10_0 .net *"_ivl_22", 0 0, L_0x60000239dff0;  1 drivers
v0x600003aafba0_0 .net *"_ivl_24", 0 0, L_0x60000239e060;  1 drivers
v0x600003aafc30_0 .net *"_ivl_25", 31 0, L_0x600003987520;  1 drivers
L_0x158098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aafcc0_0 .net *"_ivl_28", 15 0, L_0x158098e68;  1 drivers
L_0x158098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aafd50_0 .net/2u *"_ivl_29", 31 0, L_0x158098eb0;  1 drivers
L_0x158098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003aafde0_0 .net *"_ivl_3", 0 0, L_0x158098d48;  1 drivers
v0x600003aafe70_0 .net *"_ivl_31", 0 0, L_0x600003987de0;  1 drivers
L_0x158098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aaff00_0 .net/2u *"_ivl_4", 2 0, L_0x158098d90;  1 drivers
v0x600003aa8000_0 .net *"_ivl_6", 0 0, L_0x600003984780;  1 drivers
v0x600003aa8090_0 .net "do_clear", 0 0, L_0x60000239e0d0;  1 drivers
v0x600003aa8120_0 .net "load_weight", 0 0, L_0x60000239dea0;  1 drivers
v0x600003aa81b0_0 .net "weight_in", 7 0, L_0x6000039848c0;  1 drivers
L_0x6000039846e0 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158098d48;
L_0x600003984780 .cmp/eq 3, L_0x6000039846e0, L_0x158098d90;
L_0x600003987840 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098dd8;
L_0x600003987f20 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098e20;
L_0x600003987520 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158098e68;
L_0x600003987de0 .cmp/eq 32, L_0x600003987520, L_0x158098eb0;
S_0x151e97960 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e977f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aaec70_0 .net *"_ivl_11", 0 0, L_0x600003987b60;  1 drivers
v0x600003aaed00_0 .net *"_ivl_12", 15 0, L_0x600003987700;  1 drivers
v0x600003aaed90_0 .net/s *"_ivl_4", 15 0, L_0x6000039875c0;  1 drivers
v0x600003aaee20_0 .net/s *"_ivl_6", 15 0, L_0x600003987ca0;  1 drivers
v0x600003aaeeb0_0 .net/s "a_signed", 7 0, v0x600003aaf060_0;  1 drivers
v0x600003aaef40_0 .net "act_in", 7 0, L_0x60000239ca80;  alias, 1 drivers
v0x600003aaefd0_0 .var "act_out", 7 0;
v0x600003aaf060_0 .var "act_reg", 7 0;
v0x600003aaf0f0_0 .net "clear_acc", 0 0, L_0x60000239e0d0;  alias, 1 drivers
v0x600003aaf180_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aaf210_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aaf2a0_0 .net "load_weight", 0 0, L_0x60000239dea0;  alias, 1 drivers
v0x600003aaf330_0 .net/s "product", 15 0, L_0x600003987660;  1 drivers
v0x600003aaf3c0_0 .net/s "product_ext", 31 0, L_0x600003987a20;  1 drivers
v0x600003aaf450_0 .net "psum_in", 31 0, v0x600003aa1ef0_0;  alias, 1 drivers
v0x600003aaf4e0_0 .var "psum_out", 31 0;
v0x600003aaf570_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aaf600_0 .net/s "w_signed", 7 0, v0x600003aaf720_0;  1 drivers
v0x600003aaf690_0 .net "weight_in", 7 0, L_0x6000039848c0;  alias, 1 drivers
v0x600003aaf720_0 .var "weight_reg", 7 0;
L_0x6000039875c0 .extend/s 16, v0x600003aaf060_0;
L_0x600003987ca0 .extend/s 16, v0x600003aaf720_0;
L_0x600003987660 .arith/mult 16, L_0x6000039875c0, L_0x600003987ca0;
L_0x600003987b60 .part L_0x600003987660, 15, 1;
LS_0x600003987700_0_0 .concat [ 1 1 1 1], L_0x600003987b60, L_0x600003987b60, L_0x600003987b60, L_0x600003987b60;
LS_0x600003987700_0_4 .concat [ 1 1 1 1], L_0x600003987b60, L_0x600003987b60, L_0x600003987b60, L_0x600003987b60;
LS_0x600003987700_0_8 .concat [ 1 1 1 1], L_0x600003987b60, L_0x600003987b60, L_0x600003987b60, L_0x600003987b60;
LS_0x600003987700_0_12 .concat [ 1 1 1 1], L_0x600003987b60, L_0x600003987b60, L_0x600003987b60, L_0x600003987b60;
L_0x600003987700 .concat [ 4 4 4 4], LS_0x600003987700_0_0, LS_0x600003987700_0_4, LS_0x600003987700_0_8, LS_0x600003987700_0_12;
L_0x600003987a20 .concat [ 16 16 0 0], L_0x600003987660, L_0x600003987700;
S_0x151e951a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x151e9d320;
 .timescale 0 0;
P_0x600001de8040 .param/l "col" 1 7 214, +C4<01>;
L_0x60000239e220 .functor AND 1, v0x600003ac2be0_0, L_0x6000039878e0, C4<1>, C4<1>;
L_0x60000239e290 .functor AND 1, L_0x6000039872a0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239e300 .functor OR 1, L_0x600003987480, L_0x60000239e290, C4<0>, C4<0>;
L_0x60000239e370 .functor AND 1, L_0x15809a4a0, L_0x60000239e300, C4<1>, C4<1>;
L_0x60000239e3e0 .functor AND 1, L_0x60000239e370, L_0x600003987160, C4<1>, C4<1>;
v0x600003aa8d80_0 .net *"_ivl_0", 2 0, L_0x6000039877a0;  1 drivers
L_0x158098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aa8e10_0 .net/2u *"_ivl_11", 2 0, L_0x158098f88;  1 drivers
v0x600003aa8ea0_0 .net *"_ivl_13", 0 0, L_0x600003987480;  1 drivers
L_0x158098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aa8f30_0 .net/2u *"_ivl_15", 2 0, L_0x158098fd0;  1 drivers
v0x600003aa8fc0_0 .net *"_ivl_17", 0 0, L_0x6000039872a0;  1 drivers
v0x600003aa9050_0 .net *"_ivl_20", 0 0, L_0x60000239e290;  1 drivers
v0x600003aa90e0_0 .net *"_ivl_22", 0 0, L_0x60000239e300;  1 drivers
v0x600003aa9170_0 .net *"_ivl_24", 0 0, L_0x60000239e370;  1 drivers
v0x600003aa9200_0 .net *"_ivl_25", 31 0, L_0x600003987340;  1 drivers
L_0x158099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa9290_0 .net *"_ivl_28", 15 0, L_0x158099018;  1 drivers
L_0x158099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aa9320_0 .net/2u *"_ivl_29", 31 0, L_0x158099060;  1 drivers
L_0x158098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003aa93b0_0 .net *"_ivl_3", 0 0, L_0x158098ef8;  1 drivers
v0x600003aa9440_0 .net *"_ivl_31", 0 0, L_0x600003987160;  1 drivers
L_0x158098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003aa94d0_0 .net/2u *"_ivl_4", 2 0, L_0x158098f40;  1 drivers
v0x600003aa9560_0 .net *"_ivl_6", 0 0, L_0x6000039878e0;  1 drivers
v0x600003aa95f0_0 .net "do_clear", 0 0, L_0x60000239e3e0;  1 drivers
v0x600003aa9680_0 .net "load_weight", 0 0, L_0x60000239e220;  1 drivers
v0x600003aa9710_0 .net "weight_in", 7 0, L_0x6000039873e0;  1 drivers
L_0x6000039877a0 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158098ef8;
L_0x6000039878e0 .cmp/eq 3, L_0x6000039877a0, L_0x158098f40;
L_0x600003987480 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098f88;
L_0x6000039872a0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158098fd0;
L_0x600003987340 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099018;
L_0x600003987160 .cmp/eq 32, L_0x600003987340, L_0x158099060;
S_0x151e95310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e951a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aa8240_0 .net *"_ivl_11", 0 0, L_0x600003986ee0;  1 drivers
v0x600003aa82d0_0 .net *"_ivl_12", 15 0, L_0x600003986f80;  1 drivers
v0x600003aa8360_0 .net/s *"_ivl_4", 15 0, L_0x600003987200;  1 drivers
v0x600003aa83f0_0 .net/s *"_ivl_6", 15 0, L_0x600003987020;  1 drivers
v0x600003aa8480_0 .net/s "a_signed", 7 0, v0x600003aa8630_0;  1 drivers
v0x600003aa8510_0 .net "act_in", 7 0, v0x600003aaefd0_0;  alias, 1 drivers
v0x600003aa85a0_0 .var "act_out", 7 0;
v0x600003aa8630_0 .var "act_reg", 7 0;
v0x600003aa86c0_0 .net "clear_acc", 0 0, L_0x60000239e3e0;  alias, 1 drivers
v0x600003aa8750_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aa87e0_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aa8870_0 .net "load_weight", 0 0, L_0x60000239e220;  alias, 1 drivers
v0x600003aa8900_0 .net/s "product", 15 0, L_0x6000039870c0;  1 drivers
v0x600003aa8990_0 .net/s "product_ext", 31 0, L_0x600003986da0;  1 drivers
v0x600003aa8a20_0 .net "psum_in", 31 0, v0x600003aa3450_0;  alias, 1 drivers
v0x600003aa8ab0_0 .var "psum_out", 31 0;
v0x600003aa8b40_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aa8bd0_0 .net/s "w_signed", 7 0, v0x600003aa8cf0_0;  1 drivers
v0x600003aa8c60_0 .net "weight_in", 7 0, L_0x6000039873e0;  alias, 1 drivers
v0x600003aa8cf0_0 .var "weight_reg", 7 0;
L_0x600003987200 .extend/s 16, v0x600003aa8630_0;
L_0x600003987020 .extend/s 16, v0x600003aa8cf0_0;
L_0x6000039870c0 .arith/mult 16, L_0x600003987200, L_0x600003987020;
L_0x600003986ee0 .part L_0x6000039870c0, 15, 1;
LS_0x600003986f80_0_0 .concat [ 1 1 1 1], L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0;
LS_0x600003986f80_0_4 .concat [ 1 1 1 1], L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0;
LS_0x600003986f80_0_8 .concat [ 1 1 1 1], L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0;
LS_0x600003986f80_0_12 .concat [ 1 1 1 1], L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0, L_0x600003986ee0;
L_0x600003986f80 .concat [ 4 4 4 4], LS_0x600003986f80_0_0, LS_0x600003986f80_0_4, LS_0x600003986f80_0_8, LS_0x600003986f80_0_12;
L_0x600003986da0 .concat [ 16 16 0 0], L_0x6000039870c0, L_0x600003986f80;
S_0x151e92b50 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x151e9d320;
 .timescale 0 0;
P_0x600001de83c0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000239e530 .functor AND 1, v0x600003ac2be0_0, L_0x600003986c60, C4<1>, C4<1>;
L_0x60000239df10 .functor AND 1, L_0x6000039869e0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239e5a0 .functor OR 1, L_0x600003986940, L_0x60000239df10, C4<0>, C4<0>;
L_0x60000239e610 .functor AND 1, L_0x15809a4a0, L_0x60000239e5a0, C4<1>, C4<1>;
L_0x60000239e680 .functor AND 1, L_0x60000239e610, L_0x6000039864e0, C4<1>, C4<1>;
v0x600003aaa2e0_0 .net *"_ivl_0", 3 0, L_0x600003986e40;  1 drivers
L_0x158099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aaa370_0 .net/2u *"_ivl_11", 2 0, L_0x158099138;  1 drivers
v0x600003aaa400_0 .net *"_ivl_13", 0 0, L_0x600003986940;  1 drivers
L_0x158099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aaa490_0 .net/2u *"_ivl_15", 2 0, L_0x158099180;  1 drivers
v0x600003aaa520_0 .net *"_ivl_17", 0 0, L_0x6000039869e0;  1 drivers
v0x600003aaa5b0_0 .net *"_ivl_20", 0 0, L_0x60000239df10;  1 drivers
v0x600003aaa640_0 .net *"_ivl_22", 0 0, L_0x60000239e5a0;  1 drivers
v0x600003aaa6d0_0 .net *"_ivl_24", 0 0, L_0x60000239e610;  1 drivers
v0x600003aaa760_0 .net *"_ivl_25", 31 0, L_0x600003986440;  1 drivers
L_0x1580991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aaa7f0_0 .net *"_ivl_28", 15 0, L_0x1580991c8;  1 drivers
L_0x158099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aaa880_0 .net/2u *"_ivl_29", 31 0, L_0x158099210;  1 drivers
L_0x1580990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003aaa910_0 .net *"_ivl_3", 1 0, L_0x1580990a8;  1 drivers
v0x600003aaa9a0_0 .net *"_ivl_31", 0 0, L_0x6000039864e0;  1 drivers
L_0x1580990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003aaaa30_0 .net/2u *"_ivl_4", 3 0, L_0x1580990f0;  1 drivers
v0x600003aaaac0_0 .net *"_ivl_6", 0 0, L_0x600003986c60;  1 drivers
v0x600003aaab50_0 .net "do_clear", 0 0, L_0x60000239e680;  1 drivers
v0x600003aaabe0_0 .net "load_weight", 0 0, L_0x60000239e530;  1 drivers
v0x600003aaac70_0 .net "weight_in", 7 0, L_0x600003986d00;  1 drivers
L_0x600003986e40 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x1580990a8;
L_0x600003986c60 .cmp/eq 4, L_0x600003986e40, L_0x1580990f0;
L_0x600003986940 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099138;
L_0x6000039869e0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099180;
L_0x600003986440 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x1580991c8;
L_0x6000039864e0 .cmp/eq 32, L_0x600003986440, L_0x158099210;
S_0x151e92cc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e92b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aa97a0_0 .net *"_ivl_11", 0 0, L_0x600003986260;  1 drivers
v0x600003aa9830_0 .net *"_ivl_12", 15 0, L_0x600003986080;  1 drivers
v0x600003aa98c0_0 .net/s *"_ivl_4", 15 0, L_0x600003986300;  1 drivers
v0x600003aa9950_0 .net/s *"_ivl_6", 15 0, L_0x6000039863a0;  1 drivers
v0x600003aa99e0_0 .net/s "a_signed", 7 0, v0x600003aa9b90_0;  1 drivers
v0x600003aa9a70_0 .net "act_in", 7 0, v0x600003aa85a0_0;  alias, 1 drivers
v0x600003aa9b00_0 .var "act_out", 7 0;
v0x600003aa9b90_0 .var "act_reg", 7 0;
v0x600003aa9c20_0 .net "clear_acc", 0 0, L_0x60000239e680;  alias, 1 drivers
v0x600003aa9cb0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aa9d40_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aa9dd0_0 .net "load_weight", 0 0, L_0x60000239e530;  alias, 1 drivers
v0x600003aa9e60_0 .net/s "product", 15 0, L_0x6000039861c0;  1 drivers
v0x600003aa9ef0_0 .net/s "product_ext", 31 0, L_0x600003986120;  1 drivers
v0x600003aa9f80_0 .net "psum_in", 31 0, v0x600003aaca20_0;  alias, 1 drivers
v0x600003aaa010_0 .var "psum_out", 31 0;
v0x600003aaa0a0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aaa130_0 .net/s "w_signed", 7 0, v0x600003aaa250_0;  1 drivers
v0x600003aaa1c0_0 .net "weight_in", 7 0, L_0x600003986d00;  alias, 1 drivers
v0x600003aaa250_0 .var "weight_reg", 7 0;
L_0x600003986300 .extend/s 16, v0x600003aa9b90_0;
L_0x6000039863a0 .extend/s 16, v0x600003aaa250_0;
L_0x6000039861c0 .arith/mult 16, L_0x600003986300, L_0x6000039863a0;
L_0x600003986260 .part L_0x6000039861c0, 15, 1;
LS_0x600003986080_0_0 .concat [ 1 1 1 1], L_0x600003986260, L_0x600003986260, L_0x600003986260, L_0x600003986260;
LS_0x600003986080_0_4 .concat [ 1 1 1 1], L_0x600003986260, L_0x600003986260, L_0x600003986260, L_0x600003986260;
LS_0x600003986080_0_8 .concat [ 1 1 1 1], L_0x600003986260, L_0x600003986260, L_0x600003986260, L_0x600003986260;
LS_0x600003986080_0_12 .concat [ 1 1 1 1], L_0x600003986260, L_0x600003986260, L_0x600003986260, L_0x600003986260;
L_0x600003986080 .concat [ 4 4 4 4], LS_0x600003986080_0_0, LS_0x600003986080_0_4, LS_0x600003986080_0_8, LS_0x600003986080_0_12;
L_0x600003986120 .concat [ 16 16 0 0], L_0x6000039861c0, L_0x600003986080;
S_0x151e90500 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x151e9d320;
 .timescale 0 0;
P_0x600001de84c0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000239e7d0 .functor AND 1, v0x600003ac2be0_0, L_0x600003985fe0, C4<1>, C4<1>;
L_0x60000239e840 .functor AND 1, L_0x600003985cc0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239e8b0 .functor OR 1, L_0x600003985ea0, L_0x60000239e840, C4<0>, C4<0>;
L_0x60000239e920 .functor AND 1, L_0x15809a4a0, L_0x60000239e8b0, C4<1>, C4<1>;
L_0x60000239e990 .functor AND 1, L_0x60000239e920, L_0x600003985b80, C4<1>, C4<1>;
v0x600003aab840_0 .net *"_ivl_0", 3 0, L_0x600003985f40;  1 drivers
L_0x1580992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003aab8d0_0 .net/2u *"_ivl_11", 2 0, L_0x1580992e8;  1 drivers
v0x600003aab960_0 .net *"_ivl_13", 0 0, L_0x600003985ea0;  1 drivers
L_0x158099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003aab9f0_0 .net/2u *"_ivl_15", 2 0, L_0x158099330;  1 drivers
v0x600003aaba80_0 .net *"_ivl_17", 0 0, L_0x600003985cc0;  1 drivers
v0x600003aabb10_0 .net *"_ivl_20", 0 0, L_0x60000239e840;  1 drivers
v0x600003aabba0_0 .net *"_ivl_22", 0 0, L_0x60000239e8b0;  1 drivers
v0x600003aabc30_0 .net *"_ivl_24", 0 0, L_0x60000239e920;  1 drivers
v0x600003aabcc0_0 .net *"_ivl_25", 31 0, L_0x600003985d60;  1 drivers
L_0x158099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aabd50_0 .net *"_ivl_28", 15 0, L_0x158099378;  1 drivers
L_0x1580993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003aabde0_0 .net/2u *"_ivl_29", 31 0, L_0x1580993c0;  1 drivers
L_0x158099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003aabe70_0 .net *"_ivl_3", 1 0, L_0x158099258;  1 drivers
v0x600003aabf00_0 .net *"_ivl_31", 0 0, L_0x600003985b80;  1 drivers
L_0x1580992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003ab4000_0 .net/2u *"_ivl_4", 3 0, L_0x1580992a0;  1 drivers
v0x600003ab4090_0 .net *"_ivl_6", 0 0, L_0x600003985fe0;  1 drivers
v0x600003ab4120_0 .net "do_clear", 0 0, L_0x60000239e990;  1 drivers
v0x600003ab41b0_0 .net "load_weight", 0 0, L_0x60000239e7d0;  1 drivers
v0x600003ab4240_0 .net "weight_in", 7 0, L_0x600003985e00;  1 drivers
L_0x600003985f40 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x158099258;
L_0x600003985fe0 .cmp/eq 4, L_0x600003985f40, L_0x1580992a0;
L_0x600003985ea0 .cmp/eq 3, v0x600003ab8d80_0, L_0x1580992e8;
L_0x600003985cc0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099330;
L_0x600003985d60 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099378;
L_0x600003985b80 .cmp/eq 32, L_0x600003985d60, L_0x1580993c0;
S_0x151e90670 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e90500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003aaad00_0 .net *"_ivl_11", 0 0, L_0x600003985900;  1 drivers
v0x600003aaad90_0 .net *"_ivl_12", 15 0, L_0x6000039859a0;  1 drivers
v0x600003aaae20_0 .net/s *"_ivl_4", 15 0, L_0x600003985c20;  1 drivers
v0x600003aaaeb0_0 .net/s *"_ivl_6", 15 0, L_0x600003985a40;  1 drivers
v0x600003aaaf40_0 .net/s "a_signed", 7 0, v0x600003aab0f0_0;  1 drivers
v0x600003aaafd0_0 .net "act_in", 7 0, v0x600003aa9b00_0;  alias, 1 drivers
v0x600003aab060_0 .var "act_out", 7 0;
v0x600003aab0f0_0 .var "act_reg", 7 0;
v0x600003aab180_0 .net "clear_acc", 0 0, L_0x60000239e990;  alias, 1 drivers
v0x600003aab210_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aab2a0_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003aab330_0 .net "load_weight", 0 0, L_0x60000239e7d0;  alias, 1 drivers
v0x600003aab3c0_0 .net/s "product", 15 0, L_0x600003985ae0;  1 drivers
v0x600003aab450_0 .net/s "product_ext", 31 0, L_0x6000039857c0;  1 drivers
v0x600003aab4e0_0 .net "psum_in", 31 0, v0x600003aadf80_0;  alias, 1 drivers
v0x600003aab570_0 .var "psum_out", 31 0;
v0x600003aab600_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003aab690_0 .net/s "w_signed", 7 0, v0x600003aab7b0_0;  1 drivers
v0x600003aab720_0 .net "weight_in", 7 0, L_0x600003985e00;  alias, 1 drivers
v0x600003aab7b0_0 .var "weight_reg", 7 0;
L_0x600003985c20 .extend/s 16, v0x600003aab0f0_0;
L_0x600003985a40 .extend/s 16, v0x600003aab7b0_0;
L_0x600003985ae0 .arith/mult 16, L_0x600003985c20, L_0x600003985a40;
L_0x600003985900 .part L_0x600003985ae0, 15, 1;
LS_0x6000039859a0_0_0 .concat [ 1 1 1 1], L_0x600003985900, L_0x600003985900, L_0x600003985900, L_0x600003985900;
LS_0x6000039859a0_0_4 .concat [ 1 1 1 1], L_0x600003985900, L_0x600003985900, L_0x600003985900, L_0x600003985900;
LS_0x6000039859a0_0_8 .concat [ 1 1 1 1], L_0x600003985900, L_0x600003985900, L_0x600003985900, L_0x600003985900;
LS_0x6000039859a0_0_12 .concat [ 1 1 1 1], L_0x600003985900, L_0x600003985900, L_0x600003985900, L_0x600003985900;
L_0x6000039859a0 .concat [ 4 4 4 4], LS_0x6000039859a0_0_0, LS_0x6000039859a0_0_4, LS_0x6000039859a0_0_8, LS_0x6000039859a0_0_12;
L_0x6000039857c0 .concat [ 16 16 0 0], L_0x600003985ae0, L_0x6000039859a0;
S_0x151e8deb0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de85c0 .param/l "row" 1 7 213, +C4<010>;
S_0x151e8e020 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x151e8deb0;
 .timescale 0 0;
P_0x600001de8640 .param/l "col" 1 7 214, +C4<00>;
L_0x60000239eae0 .functor AND 1, v0x600003ac2be0_0, L_0x600003985680, C4<1>, C4<1>;
L_0x60000239eb50 .functor AND 1, L_0x6000039855e0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239ebc0 .functor OR 1, L_0x600003985540, L_0x60000239eb50, C4<0>, C4<0>;
L_0x60000239ec30 .functor AND 1, L_0x15809a4a0, L_0x60000239ebc0, C4<1>, C4<1>;
L_0x60000239eca0 .functor AND 1, L_0x60000239ec30, L_0x6000039854a0, C4<1>, C4<1>;
v0x600003ab4e10_0 .net *"_ivl_0", 2 0, L_0x600003985860;  1 drivers
L_0x158099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ab4ea0_0 .net/2u *"_ivl_11", 2 0, L_0x158099498;  1 drivers
v0x600003ab4f30_0 .net *"_ivl_13", 0 0, L_0x600003985540;  1 drivers
L_0x1580994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab4fc0_0 .net/2u *"_ivl_15", 2 0, L_0x1580994e0;  1 drivers
v0x600003ab5050_0 .net *"_ivl_17", 0 0, L_0x6000039855e0;  1 drivers
v0x600003ab50e0_0 .net *"_ivl_20", 0 0, L_0x60000239eb50;  1 drivers
v0x600003ab5170_0 .net *"_ivl_22", 0 0, L_0x60000239ebc0;  1 drivers
v0x600003ab5200_0 .net *"_ivl_24", 0 0, L_0x60000239ec30;  1 drivers
v0x600003ab5290_0 .net *"_ivl_25", 31 0, L_0x600003985400;  1 drivers
L_0x158099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab5320_0 .net *"_ivl_28", 15 0, L_0x158099528;  1 drivers
L_0x158099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab53b0_0 .net/2u *"_ivl_29", 31 0, L_0x158099570;  1 drivers
L_0x158099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003ab5440_0 .net *"_ivl_3", 0 0, L_0x158099408;  1 drivers
v0x600003ab54d0_0 .net *"_ivl_31", 0 0, L_0x6000039854a0;  1 drivers
L_0x158099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab5560_0 .net/2u *"_ivl_4", 2 0, L_0x158099450;  1 drivers
v0x600003ab55f0_0 .net *"_ivl_6", 0 0, L_0x600003985680;  1 drivers
v0x600003ab5680_0 .net "do_clear", 0 0, L_0x60000239eca0;  1 drivers
v0x600003ab5710_0 .net "load_weight", 0 0, L_0x60000239eae0;  1 drivers
v0x600003ab57a0_0 .net "weight_in", 7 0, L_0x600003985720;  1 drivers
L_0x600003985860 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158099408;
L_0x600003985680 .cmp/eq 3, L_0x600003985860, L_0x158099450;
L_0x600003985540 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099498;
L_0x6000039855e0 .cmp/eq 3, v0x600003ab8d80_0, L_0x1580994e0;
L_0x600003985400 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099528;
L_0x6000039854a0 .cmp/eq 32, L_0x600003985400, L_0x158099570;
S_0x151e8b860 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e8e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003ab42d0_0 .net *"_ivl_11", 0 0, L_0x600003985220;  1 drivers
v0x600003ab4360_0 .net *"_ivl_12", 15 0, L_0x600003985040;  1 drivers
v0x600003ab43f0_0 .net/s *"_ivl_4", 15 0, L_0x6000039852c0;  1 drivers
v0x600003ab4480_0 .net/s *"_ivl_6", 15 0, L_0x600003985360;  1 drivers
v0x600003ab4510_0 .net/s "a_signed", 7 0, v0x600003ab46c0_0;  1 drivers
v0x600003ab45a0_0 .net "act_in", 7 0, L_0x60000239ca10;  alias, 1 drivers
v0x600003ab4630_0 .var "act_out", 7 0;
v0x600003ab46c0_0 .var "act_reg", 7 0;
v0x600003ab4750_0 .net "clear_acc", 0 0, L_0x60000239eca0;  alias, 1 drivers
v0x600003ab47e0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab4870_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003ab4900_0 .net "load_weight", 0 0, L_0x60000239eae0;  alias, 1 drivers
v0x600003ab4990_0 .net/s "product", 15 0, L_0x600003985180;  1 drivers
v0x600003ab4a20_0 .net/s "product_ext", 31 0, L_0x6000039850e0;  1 drivers
v0x600003ab4ab0_0 .net "psum_in", 31 0, v0x600003aaf4e0_0;  alias, 1 drivers
v0x600003ab4b40_0 .var "psum_out", 31 0;
v0x600003ab4bd0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab4c60_0 .net/s "w_signed", 7 0, v0x600003ab4d80_0;  1 drivers
v0x600003ab4cf0_0 .net "weight_in", 7 0, L_0x600003985720;  alias, 1 drivers
v0x600003ab4d80_0 .var "weight_reg", 7 0;
L_0x6000039852c0 .extend/s 16, v0x600003ab46c0_0;
L_0x600003985360 .extend/s 16, v0x600003ab4d80_0;
L_0x600003985180 .arith/mult 16, L_0x6000039852c0, L_0x600003985360;
L_0x600003985220 .part L_0x600003985180, 15, 1;
LS_0x600003985040_0_0 .concat [ 1 1 1 1], L_0x600003985220, L_0x600003985220, L_0x600003985220, L_0x600003985220;
LS_0x600003985040_0_4 .concat [ 1 1 1 1], L_0x600003985220, L_0x600003985220, L_0x600003985220, L_0x600003985220;
LS_0x600003985040_0_8 .concat [ 1 1 1 1], L_0x600003985220, L_0x600003985220, L_0x600003985220, L_0x600003985220;
LS_0x600003985040_0_12 .concat [ 1 1 1 1], L_0x600003985220, L_0x600003985220, L_0x600003985220, L_0x600003985220;
L_0x600003985040 .concat [ 4 4 4 4], LS_0x600003985040_0_0, LS_0x600003985040_0_4, LS_0x600003985040_0_8, LS_0x600003985040_0_12;
L_0x6000039850e0 .concat [ 16 16 0 0], L_0x600003985180, L_0x600003985040;
S_0x151e8b9d0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x151e8deb0;
 .timescale 0 0;
P_0x600001de8740 .param/l "col" 1 7 214, +C4<01>;
L_0x60000239edf0 .functor AND 1, v0x600003ac2be0_0, L_0x600003984fa0, C4<1>, C4<1>;
L_0x60000239ee60 .functor AND 1, L_0x600003984c80, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239eed0 .functor OR 1, L_0x600003984e60, L_0x60000239ee60, C4<0>, C4<0>;
L_0x60000239ef40 .functor AND 1, L_0x15809a4a0, L_0x60000239eed0, C4<1>, C4<1>;
L_0x60000239efb0 .functor AND 1, L_0x60000239ef40, L_0x600003986800, C4<1>, C4<1>;
v0x600003ab6370_0 .net *"_ivl_0", 2 0, L_0x600003984f00;  1 drivers
L_0x158099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ab6400_0 .net/2u *"_ivl_11", 2 0, L_0x158099648;  1 drivers
v0x600003ab6490_0 .net *"_ivl_13", 0 0, L_0x600003984e60;  1 drivers
L_0x158099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab6520_0 .net/2u *"_ivl_15", 2 0, L_0x158099690;  1 drivers
v0x600003ab65b0_0 .net *"_ivl_17", 0 0, L_0x600003984c80;  1 drivers
v0x600003ab6640_0 .net *"_ivl_20", 0 0, L_0x60000239ee60;  1 drivers
v0x600003ab66d0_0 .net *"_ivl_22", 0 0, L_0x60000239eed0;  1 drivers
v0x600003ab6760_0 .net *"_ivl_24", 0 0, L_0x60000239ef40;  1 drivers
v0x600003ab67f0_0 .net *"_ivl_25", 31 0, L_0x600003984d20;  1 drivers
L_0x1580996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab6880_0 .net *"_ivl_28", 15 0, L_0x1580996d8;  1 drivers
L_0x158099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab6910_0 .net/2u *"_ivl_29", 31 0, L_0x158099720;  1 drivers
L_0x1580995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003ab69a0_0 .net *"_ivl_3", 0 0, L_0x1580995b8;  1 drivers
v0x600003ab6a30_0 .net *"_ivl_31", 0 0, L_0x600003986800;  1 drivers
L_0x158099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003ab6ac0_0 .net/2u *"_ivl_4", 2 0, L_0x158099600;  1 drivers
v0x600003ab6b50_0 .net *"_ivl_6", 0 0, L_0x600003984fa0;  1 drivers
v0x600003ab6be0_0 .net "do_clear", 0 0, L_0x60000239efb0;  1 drivers
v0x600003ab6c70_0 .net "load_weight", 0 0, L_0x60000239edf0;  1 drivers
v0x600003ab6d00_0 .net "weight_in", 7 0, L_0x600003984dc0;  1 drivers
L_0x600003984f00 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x1580995b8;
L_0x600003984fa0 .cmp/eq 3, L_0x600003984f00, L_0x158099600;
L_0x600003984e60 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099648;
L_0x600003984c80 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099690;
L_0x600003984d20 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x1580996d8;
L_0x600003986800 .cmp/eq 32, L_0x600003984d20, L_0x158099720;
S_0x151e89210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e8b9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002699e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002699e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003ab5830_0 .net *"_ivl_11", 0 0, L_0x600003986580;  1 drivers
v0x600003ab58c0_0 .net *"_ivl_12", 15 0, L_0x600003986620;  1 drivers
v0x600003ab5950_0 .net/s *"_ivl_4", 15 0, L_0x6000039868a0;  1 drivers
v0x600003ab59e0_0 .net/s *"_ivl_6", 15 0, L_0x6000039866c0;  1 drivers
v0x600003ab5a70_0 .net/s "a_signed", 7 0, v0x600003ab5c20_0;  1 drivers
v0x600003ab5b00_0 .net "act_in", 7 0, v0x600003ab4630_0;  alias, 1 drivers
v0x600003ab5b90_0 .var "act_out", 7 0;
v0x600003ab5c20_0 .var "act_reg", 7 0;
v0x600003ab5cb0_0 .net "clear_acc", 0 0, L_0x60000239efb0;  alias, 1 drivers
v0x600003ab5d40_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab5dd0_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003ab5e60_0 .net "load_weight", 0 0, L_0x60000239edf0;  alias, 1 drivers
v0x600003ab5ef0_0 .net/s "product", 15 0, L_0x600003986760;  1 drivers
v0x600003ab5f80_0 .net/s "product_ext", 31 0, L_0x600003984960;  1 drivers
v0x600003ab6010_0 .net "psum_in", 31 0, v0x600003aa8ab0_0;  alias, 1 drivers
v0x600003ab60a0_0 .var "psum_out", 31 0;
v0x600003ab6130_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab61c0_0 .net/s "w_signed", 7 0, v0x600003ab62e0_0;  1 drivers
v0x600003ab6250_0 .net "weight_in", 7 0, L_0x600003984dc0;  alias, 1 drivers
v0x600003ab62e0_0 .var "weight_reg", 7 0;
L_0x6000039868a0 .extend/s 16, v0x600003ab5c20_0;
L_0x6000039866c0 .extend/s 16, v0x600003ab62e0_0;
L_0x600003986760 .arith/mult 16, L_0x6000039868a0, L_0x6000039866c0;
L_0x600003986580 .part L_0x600003986760, 15, 1;
LS_0x600003986620_0_0 .concat [ 1 1 1 1], L_0x600003986580, L_0x600003986580, L_0x600003986580, L_0x600003986580;
LS_0x600003986620_0_4 .concat [ 1 1 1 1], L_0x600003986580, L_0x600003986580, L_0x600003986580, L_0x600003986580;
LS_0x600003986620_0_8 .concat [ 1 1 1 1], L_0x600003986580, L_0x600003986580, L_0x600003986580, L_0x600003986580;
LS_0x600003986620_0_12 .concat [ 1 1 1 1], L_0x600003986580, L_0x600003986580, L_0x600003986580, L_0x600003986580;
L_0x600003986620 .concat [ 4 4 4 4], LS_0x600003986620_0_0, LS_0x600003986620_0_4, LS_0x600003986620_0_8, LS_0x600003986620_0_12;
L_0x600003984960 .concat [ 16 16 0 0], L_0x600003986760, L_0x600003986620;
S_0x151e89380 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x151e8deb0;
 .timescale 0 0;
P_0x600001de8840 .param/l "col" 1 7 214, +C4<010>;
L_0x60000239f100 .functor AND 1, v0x600003ac2be0_0, L_0x600003984b40, C4<1>, C4<1>;
L_0x60000239f170 .functor AND 1, L_0x600003987c00, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239f1e0 .functor OR 1, L_0x600003987d40, L_0x60000239f170, C4<0>, C4<0>;
L_0x60000239f250 .functor AND 1, L_0x15809a4a0, L_0x60000239f1e0, C4<1>, C4<1>;
L_0x60000239f2c0 .functor AND 1, L_0x60000239f250, L_0x600003987980, C4<1>, C4<1>;
v0x600003ab78d0_0 .net *"_ivl_0", 3 0, L_0x600003984a00;  1 drivers
L_0x1580997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ab7960_0 .net/2u *"_ivl_11", 2 0, L_0x1580997f8;  1 drivers
v0x600003ab79f0_0 .net *"_ivl_13", 0 0, L_0x600003987d40;  1 drivers
L_0x158099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab7a80_0 .net/2u *"_ivl_15", 2 0, L_0x158099840;  1 drivers
v0x600003ab7b10_0 .net *"_ivl_17", 0 0, L_0x600003987c00;  1 drivers
v0x600003ab7ba0_0 .net *"_ivl_20", 0 0, L_0x60000239f170;  1 drivers
v0x600003ab7c30_0 .net *"_ivl_22", 0 0, L_0x60000239f1e0;  1 drivers
v0x600003ab7cc0_0 .net *"_ivl_24", 0 0, L_0x60000239f250;  1 drivers
v0x600003ab7d50_0 .net *"_ivl_25", 31 0, L_0x600003987ac0;  1 drivers
L_0x158099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab7de0_0 .net *"_ivl_28", 15 0, L_0x158099888;  1 drivers
L_0x1580998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab7e70_0 .net/2u *"_ivl_29", 31 0, L_0x1580998d0;  1 drivers
L_0x158099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003ab7f00_0 .net *"_ivl_3", 1 0, L_0x158099768;  1 drivers
v0x600003ab0000_0 .net *"_ivl_31", 0 0, L_0x600003987980;  1 drivers
L_0x1580997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003ab0090_0 .net/2u *"_ivl_4", 3 0, L_0x1580997b0;  1 drivers
v0x600003ab0120_0 .net *"_ivl_6", 0 0, L_0x600003984b40;  1 drivers
v0x600003ab01b0_0 .net "do_clear", 0 0, L_0x60000239f2c0;  1 drivers
v0x600003ab0240_0 .net "load_weight", 0 0, L_0x60000239f100;  1 drivers
v0x600003ab02d0_0 .net "weight_in", 7 0, L_0x600003984be0;  1 drivers
L_0x600003984a00 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x158099768;
L_0x600003984b40 .cmp/eq 4, L_0x600003984a00, L_0x1580997b0;
L_0x600003987d40 .cmp/eq 3, v0x600003ab8d80_0, L_0x1580997f8;
L_0x600003987c00 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099840;
L_0x600003987ac0 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099888;
L_0x600003987980 .cmp/eq 32, L_0x600003987ac0, L_0x1580998d0;
S_0x151e86bc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e89380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003ab6d90_0 .net *"_ivl_11", 0 0, L_0x60000398c1e0;  1 drivers
v0x600003ab6e20_0 .net *"_ivl_12", 15 0, L_0x60000398c280;  1 drivers
v0x600003ab6eb0_0 .net/s *"_ivl_4", 15 0, L_0x60000398c000;  1 drivers
v0x600003ab6f40_0 .net/s *"_ivl_6", 15 0, L_0x60000398c0a0;  1 drivers
v0x600003ab6fd0_0 .net/s "a_signed", 7 0, v0x600003ab7180_0;  1 drivers
v0x600003ab7060_0 .net "act_in", 7 0, v0x600003ab5b90_0;  alias, 1 drivers
v0x600003ab70f0_0 .var "act_out", 7 0;
v0x600003ab7180_0 .var "act_reg", 7 0;
v0x600003ab7210_0 .net "clear_acc", 0 0, L_0x60000239f2c0;  alias, 1 drivers
v0x600003ab72a0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab7330_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003ab73c0_0 .net "load_weight", 0 0, L_0x60000239f100;  alias, 1 drivers
v0x600003ab7450_0 .net/s "product", 15 0, L_0x60000398c140;  1 drivers
v0x600003ab74e0_0 .net/s "product_ext", 31 0, L_0x60000398c320;  1 drivers
v0x600003ab7570_0 .net "psum_in", 31 0, v0x600003aaa010_0;  alias, 1 drivers
v0x600003ab7600_0 .var "psum_out", 31 0;
v0x600003ab7690_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab7720_0 .net/s "w_signed", 7 0, v0x600003ab7840_0;  1 drivers
v0x600003ab77b0_0 .net "weight_in", 7 0, L_0x600003984be0;  alias, 1 drivers
v0x600003ab7840_0 .var "weight_reg", 7 0;
L_0x60000398c000 .extend/s 16, v0x600003ab7180_0;
L_0x60000398c0a0 .extend/s 16, v0x600003ab7840_0;
L_0x60000398c140 .arith/mult 16, L_0x60000398c000, L_0x60000398c0a0;
L_0x60000398c1e0 .part L_0x60000398c140, 15, 1;
LS_0x60000398c280_0_0 .concat [ 1 1 1 1], L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0;
LS_0x60000398c280_0_4 .concat [ 1 1 1 1], L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0;
LS_0x60000398c280_0_8 .concat [ 1 1 1 1], L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0;
LS_0x60000398c280_0_12 .concat [ 1 1 1 1], L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0, L_0x60000398c1e0;
L_0x60000398c280 .concat [ 4 4 4 4], LS_0x60000398c280_0_0, LS_0x60000398c280_0_4, LS_0x60000398c280_0_8, LS_0x60000398c280_0_12;
L_0x60000398c320 .concat [ 16 16 0 0], L_0x60000398c140, L_0x60000398c280;
S_0x151e86d30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x151e8deb0;
 .timescale 0 0;
P_0x600001de8940 .param/l "col" 1 7 214, +C4<011>;
L_0x60000239f410 .functor AND 1, v0x600003ac2be0_0, L_0x60000398c460, C4<1>, C4<1>;
L_0x60000239f480 .functor AND 1, L_0x60000398c640, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239f4f0 .functor OR 1, L_0x60000398c5a0, L_0x60000239f480, C4<0>, C4<0>;
L_0x60000239f560 .functor AND 1, L_0x15809a4a0, L_0x60000239f4f0, C4<1>, C4<1>;
L_0x60000239f5d0 .functor AND 1, L_0x60000239f560, L_0x60000398c780, C4<1>, C4<1>;
v0x600003ab0ea0_0 .net *"_ivl_0", 3 0, L_0x60000398c3c0;  1 drivers
L_0x1580999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ab0f30_0 .net/2u *"_ivl_11", 2 0, L_0x1580999a8;  1 drivers
v0x600003ab0fc0_0 .net *"_ivl_13", 0 0, L_0x60000398c5a0;  1 drivers
L_0x1580999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab1050_0 .net/2u *"_ivl_15", 2 0, L_0x1580999f0;  1 drivers
v0x600003ab10e0_0 .net *"_ivl_17", 0 0, L_0x60000398c640;  1 drivers
v0x600003ab1170_0 .net *"_ivl_20", 0 0, L_0x60000239f480;  1 drivers
v0x600003ab1200_0 .net *"_ivl_22", 0 0, L_0x60000239f4f0;  1 drivers
v0x600003ab1290_0 .net *"_ivl_24", 0 0, L_0x60000239f560;  1 drivers
v0x600003ab1320_0 .net *"_ivl_25", 31 0, L_0x60000398c6e0;  1 drivers
L_0x158099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab13b0_0 .net *"_ivl_28", 15 0, L_0x158099a38;  1 drivers
L_0x158099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab1440_0 .net/2u *"_ivl_29", 31 0, L_0x158099a80;  1 drivers
L_0x158099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003ab14d0_0 .net *"_ivl_3", 1 0, L_0x158099918;  1 drivers
v0x600003ab1560_0 .net *"_ivl_31", 0 0, L_0x60000398c780;  1 drivers
L_0x158099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003ab15f0_0 .net/2u *"_ivl_4", 3 0, L_0x158099960;  1 drivers
v0x600003ab1680_0 .net *"_ivl_6", 0 0, L_0x60000398c460;  1 drivers
v0x600003ab1710_0 .net "do_clear", 0 0, L_0x60000239f5d0;  1 drivers
v0x600003ab17a0_0 .net "load_weight", 0 0, L_0x60000239f410;  1 drivers
v0x600003ab1830_0 .net "weight_in", 7 0, L_0x60000398c500;  1 drivers
L_0x60000398c3c0 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x158099918;
L_0x60000398c460 .cmp/eq 4, L_0x60000398c3c0, L_0x158099960;
L_0x60000398c5a0 .cmp/eq 3, v0x600003ab8d80_0, L_0x1580999a8;
L_0x60000398c640 .cmp/eq 3, v0x600003ab8d80_0, L_0x1580999f0;
L_0x60000398c6e0 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099a38;
L_0x60000398c780 .cmp/eq 32, L_0x60000398c6e0, L_0x158099a80;
S_0x151e84570 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e86d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003ab0360_0 .net *"_ivl_11", 0 0, L_0x60000398ca00;  1 drivers
v0x600003ab03f0_0 .net *"_ivl_12", 15 0, L_0x60000398caa0;  1 drivers
v0x600003ab0480_0 .net/s *"_ivl_4", 15 0, L_0x60000398c820;  1 drivers
v0x600003ab0510_0 .net/s *"_ivl_6", 15 0, L_0x60000398c8c0;  1 drivers
v0x600003ab05a0_0 .net/s "a_signed", 7 0, v0x600003ab0750_0;  1 drivers
v0x600003ab0630_0 .net "act_in", 7 0, v0x600003ab70f0_0;  alias, 1 drivers
v0x600003ab06c0_0 .var "act_out", 7 0;
v0x600003ab0750_0 .var "act_reg", 7 0;
v0x600003ab07e0_0 .net "clear_acc", 0 0, L_0x60000239f5d0;  alias, 1 drivers
v0x600003ab0870_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab0900_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003ab0990_0 .net "load_weight", 0 0, L_0x60000239f410;  alias, 1 drivers
v0x600003ab0a20_0 .net/s "product", 15 0, L_0x60000398c960;  1 drivers
v0x600003ab0ab0_0 .net/s "product_ext", 31 0, L_0x60000398cb40;  1 drivers
v0x600003ab0b40_0 .net "psum_in", 31 0, v0x600003aab570_0;  alias, 1 drivers
v0x600003ab0bd0_0 .var "psum_out", 31 0;
v0x600003ab0c60_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab0cf0_0 .net/s "w_signed", 7 0, v0x600003ab0e10_0;  1 drivers
v0x600003ab0d80_0 .net "weight_in", 7 0, L_0x60000398c500;  alias, 1 drivers
v0x600003ab0e10_0 .var "weight_reg", 7 0;
L_0x60000398c820 .extend/s 16, v0x600003ab0750_0;
L_0x60000398c8c0 .extend/s 16, v0x600003ab0e10_0;
L_0x60000398c960 .arith/mult 16, L_0x60000398c820, L_0x60000398c8c0;
L_0x60000398ca00 .part L_0x60000398c960, 15, 1;
LS_0x60000398caa0_0_0 .concat [ 1 1 1 1], L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00;
LS_0x60000398caa0_0_4 .concat [ 1 1 1 1], L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00;
LS_0x60000398caa0_0_8 .concat [ 1 1 1 1], L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00;
LS_0x60000398caa0_0_12 .concat [ 1 1 1 1], L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00, L_0x60000398ca00;
L_0x60000398caa0 .concat [ 4 4 4 4], LS_0x60000398caa0_0_0, LS_0x60000398caa0_0_4, LS_0x60000398caa0_0_8, LS_0x60000398caa0_0_12;
L_0x60000398cb40 .concat [ 16 16 0 0], L_0x60000398c960, L_0x60000398caa0;
S_0x151e846e0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de8a40 .param/l "row" 1 7 213, +C4<011>;
S_0x151e81f20 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x151e846e0;
 .timescale 0 0;
P_0x600001de8ac0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000239f720 .functor AND 1, v0x600003ac2be0_0, L_0x60000398cc80, C4<1>, C4<1>;
L_0x60000239f790 .functor AND 1, L_0x60000398ce60, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239f800 .functor OR 1, L_0x60000398cdc0, L_0x60000239f790, C4<0>, C4<0>;
L_0x60000239f870 .functor AND 1, L_0x15809a4a0, L_0x60000239f800, C4<1>, C4<1>;
L_0x60000239f8e0 .functor AND 1, L_0x60000239f870, L_0x60000398cfa0, C4<1>, C4<1>;
v0x600003ab2400_0 .net *"_ivl_0", 2 0, L_0x60000398cbe0;  1 drivers
L_0x158099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ab2490_0 .net/2u *"_ivl_11", 2 0, L_0x158099b58;  1 drivers
v0x600003ab2520_0 .net *"_ivl_13", 0 0, L_0x60000398cdc0;  1 drivers
L_0x158099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab25b0_0 .net/2u *"_ivl_15", 2 0, L_0x158099ba0;  1 drivers
v0x600003ab2640_0 .net *"_ivl_17", 0 0, L_0x60000398ce60;  1 drivers
v0x600003ab26d0_0 .net *"_ivl_20", 0 0, L_0x60000239f790;  1 drivers
v0x600003ab2760_0 .net *"_ivl_22", 0 0, L_0x60000239f800;  1 drivers
v0x600003ab27f0_0 .net *"_ivl_24", 0 0, L_0x60000239f870;  1 drivers
v0x600003ab2880_0 .net *"_ivl_25", 31 0, L_0x60000398cf00;  1 drivers
L_0x158099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab2910_0 .net *"_ivl_28", 15 0, L_0x158099be8;  1 drivers
L_0x158099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab29a0_0 .net/2u *"_ivl_29", 31 0, L_0x158099c30;  1 drivers
L_0x158099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003ab2a30_0 .net *"_ivl_3", 0 0, L_0x158099ac8;  1 drivers
v0x600003ab2ac0_0 .net *"_ivl_31", 0 0, L_0x60000398cfa0;  1 drivers
L_0x158099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab2b50_0 .net/2u *"_ivl_4", 2 0, L_0x158099b10;  1 drivers
v0x600003ab2be0_0 .net *"_ivl_6", 0 0, L_0x60000398cc80;  1 drivers
v0x600003ab2c70_0 .net "do_clear", 0 0, L_0x60000239f8e0;  1 drivers
v0x600003ab2d00_0 .net "load_weight", 0 0, L_0x60000239f720;  1 drivers
v0x600003ab2d90_0 .net "weight_in", 7 0, L_0x60000398cd20;  1 drivers
L_0x60000398cbe0 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158099ac8;
L_0x60000398cc80 .cmp/eq 3, L_0x60000398cbe0, L_0x158099b10;
L_0x60000398cdc0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099b58;
L_0x60000398ce60 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099ba0;
L_0x60000398cf00 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099be8;
L_0x60000398cfa0 .cmp/eq 32, L_0x60000398cf00, L_0x158099c30;
S_0x151e82090 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e81f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003ab18c0_0 .net *"_ivl_11", 0 0, L_0x60000398d220;  1 drivers
v0x600003ab1950_0 .net *"_ivl_12", 15 0, L_0x60000398d2c0;  1 drivers
v0x600003ab19e0_0 .net/s *"_ivl_4", 15 0, L_0x60000398d040;  1 drivers
v0x600003ab1a70_0 .net/s *"_ivl_6", 15 0, L_0x60000398d0e0;  1 drivers
v0x600003ab1b00_0 .net/s "a_signed", 7 0, v0x600003ab1cb0_0;  1 drivers
v0x600003ab1b90_0 .net "act_in", 7 0, L_0x60000239d1f0;  alias, 1 drivers
v0x600003ab1c20_0 .var "act_out", 7 0;
v0x600003ab1cb0_0 .var "act_reg", 7 0;
v0x600003ab1d40_0 .net "clear_acc", 0 0, L_0x60000239f8e0;  alias, 1 drivers
v0x600003ab1dd0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab1e60_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003ab1ef0_0 .net "load_weight", 0 0, L_0x60000239f720;  alias, 1 drivers
v0x600003ab1f80_0 .net/s "product", 15 0, L_0x60000398d180;  1 drivers
v0x600003ab2010_0 .net/s "product_ext", 31 0, L_0x60000398d360;  1 drivers
v0x600003ab20a0_0 .net "psum_in", 31 0, v0x600003ab4b40_0;  alias, 1 drivers
v0x600003ab2130_0 .var "psum_out", 31 0;
v0x600003ab21c0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab2250_0 .net/s "w_signed", 7 0, v0x600003ab2370_0;  1 drivers
v0x600003ab22e0_0 .net "weight_in", 7 0, L_0x60000398cd20;  alias, 1 drivers
v0x600003ab2370_0 .var "weight_reg", 7 0;
L_0x60000398d040 .extend/s 16, v0x600003ab1cb0_0;
L_0x60000398d0e0 .extend/s 16, v0x600003ab2370_0;
L_0x60000398d180 .arith/mult 16, L_0x60000398d040, L_0x60000398d0e0;
L_0x60000398d220 .part L_0x60000398d180, 15, 1;
LS_0x60000398d2c0_0_0 .concat [ 1 1 1 1], L_0x60000398d220, L_0x60000398d220, L_0x60000398d220, L_0x60000398d220;
LS_0x60000398d2c0_0_4 .concat [ 1 1 1 1], L_0x60000398d220, L_0x60000398d220, L_0x60000398d220, L_0x60000398d220;
LS_0x60000398d2c0_0_8 .concat [ 1 1 1 1], L_0x60000398d220, L_0x60000398d220, L_0x60000398d220, L_0x60000398d220;
LS_0x60000398d2c0_0_12 .concat [ 1 1 1 1], L_0x60000398d220, L_0x60000398d220, L_0x60000398d220, L_0x60000398d220;
L_0x60000398d2c0 .concat [ 4 4 4 4], LS_0x60000398d2c0_0_0, LS_0x60000398d2c0_0_4, LS_0x60000398d2c0_0_8, LS_0x60000398d2c0_0_12;
L_0x60000398d360 .concat [ 16 16 0 0], L_0x60000398d180, L_0x60000398d2c0;
S_0x151e7f8d0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x151e846e0;
 .timescale 0 0;
P_0x600001de8bc0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000239fa30 .functor AND 1, v0x600003ac2be0_0, L_0x60000398d4a0, C4<1>, C4<1>;
L_0x60000239faa0 .functor AND 1, L_0x60000398d680, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239fb10 .functor OR 1, L_0x60000398d5e0, L_0x60000239faa0, C4<0>, C4<0>;
L_0x60000239fb80 .functor AND 1, L_0x15809a4a0, L_0x60000239fb10, C4<1>, C4<1>;
L_0x60000239fbf0 .functor AND 1, L_0x60000239fb80, L_0x60000398d7c0, C4<1>, C4<1>;
v0x600003ab3960_0 .net *"_ivl_0", 2 0, L_0x60000398d400;  1 drivers
L_0x158099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003ab39f0_0 .net/2u *"_ivl_11", 2 0, L_0x158099d08;  1 drivers
v0x600003ab3a80_0 .net *"_ivl_13", 0 0, L_0x60000398d5e0;  1 drivers
L_0x158099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ab3b10_0 .net/2u *"_ivl_15", 2 0, L_0x158099d50;  1 drivers
v0x600003ab3ba0_0 .net *"_ivl_17", 0 0, L_0x60000398d680;  1 drivers
v0x600003ab3c30_0 .net *"_ivl_20", 0 0, L_0x60000239faa0;  1 drivers
v0x600003ab3cc0_0 .net *"_ivl_22", 0 0, L_0x60000239fb10;  1 drivers
v0x600003ab3d50_0 .net *"_ivl_24", 0 0, L_0x60000239fb80;  1 drivers
v0x600003ab3de0_0 .net *"_ivl_25", 31 0, L_0x60000398d720;  1 drivers
L_0x158099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab3e70_0 .net *"_ivl_28", 15 0, L_0x158099d98;  1 drivers
L_0x158099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003ab3f00_0 .net/2u *"_ivl_29", 31 0, L_0x158099de0;  1 drivers
L_0x158099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003abc000_0 .net *"_ivl_3", 0 0, L_0x158099c78;  1 drivers
v0x600003abc090_0 .net *"_ivl_31", 0 0, L_0x60000398d7c0;  1 drivers
L_0x158099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003abc120_0 .net/2u *"_ivl_4", 2 0, L_0x158099cc0;  1 drivers
v0x600003abc1b0_0 .net *"_ivl_6", 0 0, L_0x60000398d4a0;  1 drivers
v0x600003abc240_0 .net "do_clear", 0 0, L_0x60000239fbf0;  1 drivers
v0x600003abc2d0_0 .net "load_weight", 0 0, L_0x60000239fa30;  1 drivers
v0x600003abc360_0 .net "weight_in", 7 0, L_0x60000398d540;  1 drivers
L_0x60000398d400 .concat [ 2 1 0 0], v0x600003ac2b50_0, L_0x158099c78;
L_0x60000398d4a0 .cmp/eq 3, L_0x60000398d400, L_0x158099cc0;
L_0x60000398d5e0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099d08;
L_0x60000398d680 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099d50;
L_0x60000398d720 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099d98;
L_0x60000398d7c0 .cmp/eq 32, L_0x60000398d720, L_0x158099de0;
S_0x151e7fa40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e7f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003ab2e20_0 .net *"_ivl_11", 0 0, L_0x60000398da40;  1 drivers
v0x600003ab2eb0_0 .net *"_ivl_12", 15 0, L_0x60000398dae0;  1 drivers
v0x600003ab2f40_0 .net/s *"_ivl_4", 15 0, L_0x60000398d860;  1 drivers
v0x600003ab2fd0_0 .net/s *"_ivl_6", 15 0, L_0x60000398d900;  1 drivers
v0x600003ab3060_0 .net/s "a_signed", 7 0, v0x600003ab3210_0;  1 drivers
v0x600003ab30f0_0 .net "act_in", 7 0, v0x600003ab1c20_0;  alias, 1 drivers
v0x600003ab3180_0 .var "act_out", 7 0;
v0x600003ab3210_0 .var "act_reg", 7 0;
v0x600003ab32a0_0 .net "clear_acc", 0 0, L_0x60000239fbf0;  alias, 1 drivers
v0x600003ab3330_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab33c0_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003ab3450_0 .net "load_weight", 0 0, L_0x60000239fa30;  alias, 1 drivers
v0x600003ab34e0_0 .net/s "product", 15 0, L_0x60000398d9a0;  1 drivers
v0x600003ab3570_0 .net/s "product_ext", 31 0, L_0x60000398db80;  1 drivers
v0x600003ab3600_0 .net "psum_in", 31 0, v0x600003ab60a0_0;  alias, 1 drivers
v0x600003ab3690_0 .var "psum_out", 31 0;
v0x600003ab3720_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ab37b0_0 .net/s "w_signed", 7 0, v0x600003ab38d0_0;  1 drivers
v0x600003ab3840_0 .net "weight_in", 7 0, L_0x60000398d540;  alias, 1 drivers
v0x600003ab38d0_0 .var "weight_reg", 7 0;
L_0x60000398d860 .extend/s 16, v0x600003ab3210_0;
L_0x60000398d900 .extend/s 16, v0x600003ab38d0_0;
L_0x60000398d9a0 .arith/mult 16, L_0x60000398d860, L_0x60000398d900;
L_0x60000398da40 .part L_0x60000398d9a0, 15, 1;
LS_0x60000398dae0_0_0 .concat [ 1 1 1 1], L_0x60000398da40, L_0x60000398da40, L_0x60000398da40, L_0x60000398da40;
LS_0x60000398dae0_0_4 .concat [ 1 1 1 1], L_0x60000398da40, L_0x60000398da40, L_0x60000398da40, L_0x60000398da40;
LS_0x60000398dae0_0_8 .concat [ 1 1 1 1], L_0x60000398da40, L_0x60000398da40, L_0x60000398da40, L_0x60000398da40;
LS_0x60000398dae0_0_12 .concat [ 1 1 1 1], L_0x60000398da40, L_0x60000398da40, L_0x60000398da40, L_0x60000398da40;
L_0x60000398dae0 .concat [ 4 4 4 4], LS_0x60000398dae0_0_0, LS_0x60000398dae0_0_4, LS_0x60000398dae0_0_8, LS_0x60000398dae0_0_12;
L_0x60000398db80 .concat [ 16 16 0 0], L_0x60000398d9a0, L_0x60000398dae0;
S_0x151e7d280 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x151e846e0;
 .timescale 0 0;
P_0x600001de8cc0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000239fd40 .functor AND 1, v0x600003ac2be0_0, L_0x60000398dcc0, C4<1>, C4<1>;
L_0x60000239fdb0 .functor AND 1, L_0x60000398dea0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x60000239fe20 .functor OR 1, L_0x60000398de00, L_0x60000239fdb0, C4<0>, C4<0>;
L_0x60000239fe90 .functor AND 1, L_0x15809a4a0, L_0x60000239fe20, C4<1>, C4<1>;
L_0x60000239ff00 .functor AND 1, L_0x60000239fe90, L_0x60000398dfe0, C4<1>, C4<1>;
v0x600003abcf30_0 .net *"_ivl_0", 3 0, L_0x60000398dc20;  1 drivers
L_0x158099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003abcfc0_0 .net/2u *"_ivl_11", 2 0, L_0x158099eb8;  1 drivers
v0x600003abd050_0 .net *"_ivl_13", 0 0, L_0x60000398de00;  1 drivers
L_0x158099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003abd0e0_0 .net/2u *"_ivl_15", 2 0, L_0x158099f00;  1 drivers
v0x600003abd170_0 .net *"_ivl_17", 0 0, L_0x60000398dea0;  1 drivers
v0x600003abd200_0 .net *"_ivl_20", 0 0, L_0x60000239fdb0;  1 drivers
v0x600003abd290_0 .net *"_ivl_22", 0 0, L_0x60000239fe20;  1 drivers
v0x600003abd320_0 .net *"_ivl_24", 0 0, L_0x60000239fe90;  1 drivers
v0x600003abd3b0_0 .net *"_ivl_25", 31 0, L_0x60000398df40;  1 drivers
L_0x158099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003abd440_0 .net *"_ivl_28", 15 0, L_0x158099f48;  1 drivers
L_0x158099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003abd4d0_0 .net/2u *"_ivl_29", 31 0, L_0x158099f90;  1 drivers
L_0x158099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003abd560_0 .net *"_ivl_3", 1 0, L_0x158099e28;  1 drivers
v0x600003abd5f0_0 .net *"_ivl_31", 0 0, L_0x60000398dfe0;  1 drivers
L_0x158099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003abd680_0 .net/2u *"_ivl_4", 3 0, L_0x158099e70;  1 drivers
v0x600003abd710_0 .net *"_ivl_6", 0 0, L_0x60000398dcc0;  1 drivers
v0x600003abd7a0_0 .net "do_clear", 0 0, L_0x60000239ff00;  1 drivers
v0x600003abd830_0 .net "load_weight", 0 0, L_0x60000239fd40;  1 drivers
v0x600003abd8c0_0 .net "weight_in", 7 0, L_0x60000398dd60;  1 drivers
L_0x60000398dc20 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x158099e28;
L_0x60000398dcc0 .cmp/eq 4, L_0x60000398dc20, L_0x158099e70;
L_0x60000398de00 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099eb8;
L_0x60000398dea0 .cmp/eq 3, v0x600003ab8d80_0, L_0x158099f00;
L_0x60000398df40 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x158099f48;
L_0x60000398dfe0 .cmp/eq 32, L_0x60000398df40, L_0x158099f90;
S_0x151e7d3f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e7d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003abc3f0_0 .net *"_ivl_11", 0 0, L_0x60000398e260;  1 drivers
v0x600003abc480_0 .net *"_ivl_12", 15 0, L_0x60000398e300;  1 drivers
v0x600003abc510_0 .net/s *"_ivl_4", 15 0, L_0x60000398e080;  1 drivers
v0x600003abc5a0_0 .net/s *"_ivl_6", 15 0, L_0x60000398e120;  1 drivers
v0x600003abc630_0 .net/s "a_signed", 7 0, v0x600003abc7e0_0;  1 drivers
v0x600003abc6c0_0 .net "act_in", 7 0, v0x600003ab3180_0;  alias, 1 drivers
v0x600003abc750_0 .var "act_out", 7 0;
v0x600003abc7e0_0 .var "act_reg", 7 0;
v0x600003abc870_0 .net "clear_acc", 0 0, L_0x60000239ff00;  alias, 1 drivers
v0x600003abc900_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003abc990_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003abca20_0 .net "load_weight", 0 0, L_0x60000239fd40;  alias, 1 drivers
v0x600003abcab0_0 .net/s "product", 15 0, L_0x60000398e1c0;  1 drivers
v0x600003abcb40_0 .net/s "product_ext", 31 0, L_0x60000398e3a0;  1 drivers
v0x600003abcbd0_0 .net "psum_in", 31 0, v0x600003ab7600_0;  alias, 1 drivers
v0x600003abcc60_0 .var "psum_out", 31 0;
v0x600003abccf0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003abcd80_0 .net/s "w_signed", 7 0, v0x600003abcea0_0;  1 drivers
v0x600003abce10_0 .net "weight_in", 7 0, L_0x60000398dd60;  alias, 1 drivers
v0x600003abcea0_0 .var "weight_reg", 7 0;
L_0x60000398e080 .extend/s 16, v0x600003abc7e0_0;
L_0x60000398e120 .extend/s 16, v0x600003abcea0_0;
L_0x60000398e1c0 .arith/mult 16, L_0x60000398e080, L_0x60000398e120;
L_0x60000398e260 .part L_0x60000398e1c0, 15, 1;
LS_0x60000398e300_0_0 .concat [ 1 1 1 1], L_0x60000398e260, L_0x60000398e260, L_0x60000398e260, L_0x60000398e260;
LS_0x60000398e300_0_4 .concat [ 1 1 1 1], L_0x60000398e260, L_0x60000398e260, L_0x60000398e260, L_0x60000398e260;
LS_0x60000398e300_0_8 .concat [ 1 1 1 1], L_0x60000398e260, L_0x60000398e260, L_0x60000398e260, L_0x60000398e260;
LS_0x60000398e300_0_12 .concat [ 1 1 1 1], L_0x60000398e260, L_0x60000398e260, L_0x60000398e260, L_0x60000398e260;
L_0x60000398e300 .concat [ 4 4 4 4], LS_0x60000398e300_0_0, LS_0x60000398e300_0_4, LS_0x60000398e300_0_8, LS_0x60000398e300_0_12;
L_0x60000398e3a0 .concat [ 16 16 0 0], L_0x60000398e1c0, L_0x60000398e300;
S_0x151e75f90 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x151e846e0;
 .timescale 0 0;
P_0x600001de8dc0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002393f70 .functor AND 1, v0x600003ac2be0_0, L_0x60000398e4e0, C4<1>, C4<1>;
L_0x600002393e20 .functor AND 1, L_0x60000398e6c0, v0x600003ac1680_0, C4<1>, C4<1>;
L_0x600002393e90 .functor OR 1, L_0x60000398e620, L_0x600002393e20, C4<0>, C4<0>;
L_0x600002393d40 .functor AND 1, L_0x15809a4a0, L_0x600002393e90, C4<1>, C4<1>;
L_0x600002393db0 .functor AND 1, L_0x600002393d40, L_0x60000398e800, C4<1>, C4<1>;
v0x600003abe490_0 .net *"_ivl_0", 3 0, L_0x60000398e440;  1 drivers
L_0x15809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003abe520_0 .net/2u *"_ivl_11", 2 0, L_0x15809a068;  1 drivers
v0x600003abe5b0_0 .net *"_ivl_13", 0 0, L_0x60000398e620;  1 drivers
L_0x15809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003abe640_0 .net/2u *"_ivl_15", 2 0, L_0x15809a0b0;  1 drivers
v0x600003abe6d0_0 .net *"_ivl_17", 0 0, L_0x60000398e6c0;  1 drivers
v0x600003abe760_0 .net *"_ivl_20", 0 0, L_0x600002393e20;  1 drivers
v0x600003abe7f0_0 .net *"_ivl_22", 0 0, L_0x600002393e90;  1 drivers
v0x600003abe880_0 .net *"_ivl_24", 0 0, L_0x600002393d40;  1 drivers
v0x600003abe910_0 .net *"_ivl_25", 31 0, L_0x60000398e760;  1 drivers
L_0x15809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003abe9a0_0 .net *"_ivl_28", 15 0, L_0x15809a0f8;  1 drivers
L_0x15809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003abea30_0 .net/2u *"_ivl_29", 31 0, L_0x15809a140;  1 drivers
L_0x158099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003abeac0_0 .net *"_ivl_3", 1 0, L_0x158099fd8;  1 drivers
v0x600003abeb50_0 .net *"_ivl_31", 0 0, L_0x60000398e800;  1 drivers
L_0x15809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003abebe0_0 .net/2u *"_ivl_4", 3 0, L_0x15809a020;  1 drivers
v0x600003abec70_0 .net *"_ivl_6", 0 0, L_0x60000398e4e0;  1 drivers
v0x600003abed00_0 .net "do_clear", 0 0, L_0x600002393db0;  1 drivers
v0x600003abed90_0 .net "load_weight", 0 0, L_0x600002393f70;  1 drivers
v0x600003abee20_0 .net "weight_in", 7 0, L_0x60000398e580;  1 drivers
L_0x60000398e440 .concat [ 2 2 0 0], v0x600003ac2b50_0, L_0x158099fd8;
L_0x60000398e4e0 .cmp/eq 4, L_0x60000398e440, L_0x15809a020;
L_0x60000398e620 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a068;
L_0x60000398e6c0 .cmp/eq 3, v0x600003ab8d80_0, L_0x15809a0b0;
L_0x60000398e760 .concat [ 16 16 0 0], v0x600003ab8480_0, L_0x15809a0f8;
L_0x60000398e800 .cmp/eq 32, L_0x60000398e760, L_0x15809a140;
S_0x151e76100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x151e75f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000269a380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000269a3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003abd950_0 .net *"_ivl_11", 0 0, L_0x60000398ea80;  1 drivers
v0x600003abd9e0_0 .net *"_ivl_12", 15 0, L_0x60000398eb20;  1 drivers
v0x600003abda70_0 .net/s *"_ivl_4", 15 0, L_0x60000398e8a0;  1 drivers
v0x600003abdb00_0 .net/s *"_ivl_6", 15 0, L_0x60000398e940;  1 drivers
v0x600003abdb90_0 .net/s "a_signed", 7 0, v0x600003abdd40_0;  1 drivers
v0x600003abdc20_0 .net "act_in", 7 0, v0x600003abc750_0;  alias, 1 drivers
v0x600003abdcb0_0 .var "act_out", 7 0;
v0x600003abdd40_0 .var "act_reg", 7 0;
v0x600003abddd0_0 .net "clear_acc", 0 0, L_0x600002393db0;  alias, 1 drivers
v0x600003abde60_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003abdef0_0 .net "enable", 0 0, L_0x600002390b60;  alias, 1 drivers
v0x600003abdf80_0 .net "load_weight", 0 0, L_0x600002393f70;  alias, 1 drivers
v0x600003abe010_0 .net/s "product", 15 0, L_0x60000398e9e0;  1 drivers
v0x600003abe0a0_0 .net/s "product_ext", 31 0, L_0x60000398ebc0;  1 drivers
v0x600003abe130_0 .net "psum_in", 31 0, v0x600003ab0bd0_0;  alias, 1 drivers
v0x600003abe1c0_0 .var "psum_out", 31 0;
v0x600003abe250_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003abe2e0_0 .net/s "w_signed", 7 0, v0x600003abe400_0;  1 drivers
v0x600003abe370_0 .net "weight_in", 7 0, L_0x60000398e580;  alias, 1 drivers
v0x600003abe400_0 .var "weight_reg", 7 0;
L_0x60000398e8a0 .extend/s 16, v0x600003abdd40_0;
L_0x60000398e940 .extend/s 16, v0x600003abe400_0;
L_0x60000398e9e0 .arith/mult 16, L_0x60000398e8a0, L_0x60000398e940;
L_0x60000398ea80 .part L_0x60000398e9e0, 15, 1;
LS_0x60000398eb20_0_0 .concat [ 1 1 1 1], L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80;
LS_0x60000398eb20_0_4 .concat [ 1 1 1 1], L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80;
LS_0x60000398eb20_0_8 .concat [ 1 1 1 1], L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80;
LS_0x60000398eb20_0_12 .concat [ 1 1 1 1], L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80, L_0x60000398ea80;
L_0x60000398eb20 .concat [ 4 4 4 4], LS_0x60000398eb20_0_0, LS_0x60000398eb20_0_4, LS_0x60000398eb20_0_8, LS_0x60000398eb20_0_12;
L_0x60000398ebc0 .concat [ 16 16 0 0], L_0x60000398e9e0, L_0x60000398eb20;
S_0x151e73940 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de8ec0 .param/l "row" 1 7 198, +C4<00>;
L_0x60000239caf0 .functor BUFZ 8, v0x600003aa0c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x151e73ab0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de8f40 .param/l "row" 1 7 198, +C4<01>;
L_0x60000239ca80 .functor BUFZ 8, v0x600003aa0f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x151eb20a0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de8fc0 .param/l "row" 1 7 198, +C4<010>;
L_0x60000239ca10 .functor BUFZ 8, v0x600003aa1200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x151eb2210 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de9040 .param/l "row" 1 7 198, +C4<011>;
L_0x60000239d1f0 .functor BUFZ 8, v0x600003aa14d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x151eb2720 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de90c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600002392a00 .functor BUFZ 32, v0x600003aa0900_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003abeeb0_0 .net *"_ivl_2", 31 0, L_0x600002392a00;  1 drivers
S_0x151eb2890 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de9140 .param/l "col" 1 7 279, +C4<01>;
L_0x6000023925a0 .functor BUFZ 32, v0x600003aa0a20_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003abef40_0 .net *"_ivl_2", 31 0, L_0x6000023925a0;  1 drivers
S_0x151e690b0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de91c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600002392140 .functor BUFZ 32, v0x600003aa0b40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003abefd0_0 .net *"_ivl_2", 31 0, L_0x600002392140;  1 drivers
S_0x151e69220 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de9240 .param/l "col" 1 7 279, +C4<011>;
L_0x600002391ce0 .functor BUFZ 32, L_0x600002392e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003abf060_0 .net *"_ivl_2", 31 0, L_0x600002391ce0;  1 drivers
S_0x151ea6c80 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de92c0 .param/l "col" 1 7 206, +C4<00>;
S_0x151ea6df0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de9340 .param/l "col" 1 7 206, +C4<01>;
S_0x151eac8f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de93c0 .param/l "col" 1 7 206, +C4<010>;
S_0x151eaca60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x151e8f400;
 .timescale 0 0;
P_0x600001de9440 .param/l "col" 1 7 206, +C4<011>;
S_0x151e9fcc0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x151e70860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x151e6ee20 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x151e6ee60 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x151e6eea0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x151e6eee0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x151e6ef20 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x151e6ef60 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002398460 .functor BUFZ 256, v0x600003abb7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000023984d0 .functor BUFZ 256, v0x600003ac4360_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002398540 .functor BUFZ 256, v0x600003abb0f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600003aba6d0_0 .var/i "b", 31 0;
v0x600003aba760 .array "bank_addr", 3 0, 7 0;
v0x600003aba7f0_0 .net "bank_dma", 1 0, L_0x60000398a8a0;  1 drivers
v0x600003aba880_0 .var "bank_dma_d", 1 0;
v0x600003aba910_0 .net "bank_mxu_a", 1 0, L_0x60000398a6c0;  1 drivers
v0x600003aba9a0_0 .var "bank_mxu_a_d", 1 0;
v0x600003abaa30_0 .net "bank_mxu_o", 1 0, L_0x60000398a760;  1 drivers
v0x600003abaac0_0 .net "bank_mxu_w", 1 0, L_0x60000398a620;  1 drivers
v0x600003abab50_0 .var "bank_mxu_w_d", 1 0;
v0x600003ababe0 .array "bank_rdata", 3 0;
v0x600003ababe0_0 .net v0x600003ababe0 0, 255 0, v0x600003ab9320_0; 1 drivers
v0x600003ababe0_1 .net v0x600003ababe0 1, 255 0, v0x600003ab9830_0; 1 drivers
v0x600003ababe0_2 .net v0x600003ababe0 2, 255 0, v0x600003ab9d40_0; 1 drivers
v0x600003ababe0_3 .net v0x600003ababe0 3, 255 0, v0x600003aba250_0; 1 drivers
v0x600003abac70_0 .var "bank_re", 3 0;
v0x600003abad00_0 .net "bank_vpu", 1 0, L_0x60000398a800;  1 drivers
v0x600003abad90_0 .var "bank_vpu_d", 1 0;
v0x600003abae20 .array "bank_wdata", 3 0, 255 0;
v0x600003abaeb0_0 .var "bank_we", 3 0;
v0x600003abaf40_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003abafd0_0 .net "dma_addr", 19 0, v0x600003aa5170_0;  alias, 1 drivers
v0x600003abb060_0 .net "dma_rdata", 255 0, L_0x600002398540;  alias, 1 drivers
v0x600003abb0f0_0 .var "dma_rdata_reg", 255 0;
v0x600003abb180_0 .net "dma_re", 0 0, L_0x600002396610;  alias, 1 drivers
v0x600003abb210_0 .net "dma_ready", 0 0, L_0x60000398aee0;  alias, 1 drivers
v0x600003abb2a0_0 .net "dma_wdata", 255 0, L_0x600002396760;  alias, 1 drivers
v0x600003abb330_0 .net "dma_we", 0 0, L_0x6000023966f0;  alias, 1 drivers
v0x600003abb3c0_0 .var "grant_dma", 3 0;
v0x600003abb450_0 .var "grant_mxu_a", 3 0;
v0x600003abb4e0_0 .var "grant_mxu_o", 3 0;
v0x600003abb570_0 .var "grant_mxu_w", 3 0;
v0x600003abb600_0 .var "grant_vpu", 3 0;
v0x600003abb690_0 .net "mxu_a_addr", 19 0, L_0x60000398f980;  alias, 1 drivers
v0x600003abb720_0 .net "mxu_a_rdata", 255 0, L_0x600002398460;  alias, 1 drivers
v0x600003abb7b0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003abb840_0 .net "mxu_a_re", 0 0, L_0x60000398fa20;  alias, 1 drivers
v0x600003abb8d0_0 .net "mxu_a_ready", 0 0, L_0x60000398ada0;  alias, 1 drivers
v0x600003abb960_0 .net "mxu_o_addr", 19 0, L_0x60000398fc00;  alias, 1 drivers
v0x600003abb9f0_0 .net "mxu_o_ready", 0 0, L_0x60000398ae40;  alias, 1 drivers
v0x600003abba80_0 .net "mxu_o_wdata", 255 0, L_0x60000398fde0;  alias, 1 drivers
v0x600003abbb10_0 .net "mxu_o_we", 0 0, L_0x600002393330;  alias, 1 drivers
v0x600003abbba0_0 .net "mxu_w_addr", 19 0, L_0x60000398f700;  alias, 1 drivers
v0x600003abbc30_0 .net "mxu_w_rdata", 255 0, v0x600003abbcc0_0;  alias, 1 drivers
v0x600003abbcc0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003abbd50_0 .net "mxu_w_re", 0 0, L_0x60000398f7a0;  alias, 1 drivers
v0x600003abbde0_0 .net "mxu_w_ready", 0 0, L_0x60000398ac60;  alias, 1 drivers
v0x600003abbe70_0 .var "req_dma", 3 0;
v0x600003abbf00_0 .var "req_mxu_a", 3 0;
v0x600003ac4000_0 .var "req_mxu_o", 3 0;
v0x600003ac4090_0 .var "req_mxu_w", 3 0;
v0x600003ac4120_0 .var "req_vpu", 3 0;
v0x600003ac41b0_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ac4240_0 .net "vpu_addr", 19 0, v0x600003ac5950_0;  alias, 1 drivers
v0x600003ac42d0_0 .net "vpu_rdata", 255 0, L_0x6000023984d0;  alias, 1 drivers
v0x600003ac4360_0 .var "vpu_rdata_reg", 255 0;
v0x600003ac43f0_0 .net "vpu_re", 0 0, L_0x600002396ca0;  alias, 1 drivers
v0x600003ac4480_0 .net "vpu_ready", 0 0, L_0x60000398ad00;  alias, 1 drivers
v0x600003ac4510_0 .net "vpu_wdata", 255 0, L_0x600002397560;  alias, 1 drivers
v0x600003ac45a0_0 .net "vpu_we", 0 0, L_0x600002397100;  alias, 1 drivers
v0x600003ac4630_0 .net "word_dma", 7 0, L_0x60000398abc0;  1 drivers
v0x600003ac46c0_0 .net "word_mxu_a", 7 0, L_0x60000398a9e0;  1 drivers
v0x600003ac4750_0 .net "word_mxu_o", 7 0, L_0x60000398aa80;  1 drivers
v0x600003ac47e0_0 .net "word_mxu_w", 7 0, L_0x60000398a940;  1 drivers
v0x600003ac4870_0 .net "word_vpu", 7 0, L_0x60000398ab20;  1 drivers
E_0x600001de9c40/0 .event anyedge, v0x600003abab50_0, v0x600003ab9320_0, v0x600003ab9830_0, v0x600003ab9d40_0;
E_0x600001de9c40/1 .event anyedge, v0x600003aba250_0, v0x600003aba9a0_0, v0x600003abad90_0, v0x600003aba880_0;
E_0x600001de9c40 .event/or E_0x600001de9c40/0, E_0x600001de9c40/1;
E_0x600001de9cc0/0 .event anyedge, v0x600003ac4090_0, v0x600003abbf00_0, v0x600003ac4000_0, v0x600003ac4120_0;
E_0x600001de9cc0/1 .event anyedge, v0x600003abbe70_0, v0x600003abb570_0, v0x600003ac47e0_0, v0x600003abb450_0;
E_0x600001de9cc0/2 .event anyedge, v0x600003ac46c0_0, v0x600003abb4e0_0, v0x600003ac4750_0, v0x600003abba80_0;
E_0x600001de9cc0/3 .event anyedge, v0x600003abb600_0, v0x600003ac4870_0, v0x600003ac4510_0, v0x600003ac45a0_0;
E_0x600001de9cc0/4 .event anyedge, v0x600003ac43f0_0, v0x600003abb3c0_0, v0x600003ac4630_0, v0x600003aa5440_0;
E_0x600001de9cc0/5 .event anyedge, v0x600003aa5560_0, v0x600003aa5290_0;
E_0x600001de9cc0 .event/or E_0x600001de9cc0/0, E_0x600001de9cc0/1, E_0x600001de9cc0/2, E_0x600001de9cc0/3, E_0x600001de9cc0/4, E_0x600001de9cc0/5;
E_0x600001de9d00/0 .event anyedge, v0x600003abbd50_0, v0x600003abaac0_0, v0x600003abb840_0, v0x600003aba910_0;
E_0x600001de9d00/1 .event anyedge, v0x600003abbb10_0, v0x600003abaa30_0, v0x600003ac45a0_0, v0x600003ac43f0_0;
E_0x600001de9d00/2 .event anyedge, v0x600003abad00_0, v0x600003aa5560_0, v0x600003aa5290_0, v0x600003aba7f0_0;
E_0x600001de9d00 .event/or E_0x600001de9d00/0, E_0x600001de9d00/1, E_0x600001de9d00/2;
L_0x60000398a120 .part v0x600003abaeb0_0, 0, 1;
L_0x60000398a1c0 .part v0x600003abac70_0, 0, 1;
L_0x60000398a260 .part v0x600003abaeb0_0, 1, 1;
L_0x60000398a300 .part v0x600003abac70_0, 1, 1;
L_0x60000398a3a0 .part v0x600003abaeb0_0, 2, 1;
L_0x60000398a440 .part v0x600003abac70_0, 2, 1;
L_0x60000398a4e0 .part v0x600003abaeb0_0, 3, 1;
L_0x60000398a580 .part v0x600003abac70_0, 3, 1;
L_0x60000398a620 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x60000398f700 (v0x600003aba490_0) S_0x151ea0530;
L_0x60000398a6c0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x60000398f980 (v0x600003aba490_0) S_0x151ea0530;
L_0x60000398a760 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x60000398fc00 (v0x600003aba490_0) S_0x151ea0530;
L_0x60000398a800 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x600003ac5950_0 (v0x600003aba490_0) S_0x151ea0530;
L_0x60000398a8a0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x600003aa5170_0 (v0x600003aba490_0) S_0x151ea0530;
L_0x60000398a940 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x60000398f700 (v0x600003aba5b0_0) S_0x151ea06a0;
L_0x60000398a9e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x60000398f980 (v0x600003aba5b0_0) S_0x151ea06a0;
L_0x60000398aa80 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x60000398fc00 (v0x600003aba5b0_0) S_0x151ea06a0;
L_0x60000398ab20 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x600003ac5950_0 (v0x600003aba5b0_0) S_0x151ea06a0;
L_0x60000398abc0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x600003aa5170_0 (v0x600003aba5b0_0) S_0x151ea06a0;
L_0x60000398ac60 .part/v v0x600003abb570_0, L_0x60000398a620, 1;
L_0x60000398ada0 .part/v v0x600003abb450_0, L_0x60000398a6c0, 1;
L_0x60000398ae40 .part/v v0x600003abb4e0_0, L_0x60000398a760, 1;
L_0x60000398ad00 .part/v v0x600003abb600_0, L_0x60000398a800, 1;
L_0x60000398aee0 .part/v v0x600003abb3c0_0, L_0x60000398a8a0, 1;
S_0x151e6f210 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x151e9fcc0;
 .timescale 0 0;
P_0x600001de9d40 .param/l "i" 1 9 184, +C4<00>;
S_0x151e6fed0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x151e6f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002699880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000026998c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003aba760_0 .array/port v0x600003aba760, 0;
v0x600003ab90e0_0 .net "addr", 7 0, v0x600003aba760_0;  1 drivers
v0x600003ab9170_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab9200_0 .var/i "i", 31 0;
v0x600003ab9290 .array "mem", 255 0, 255 0;
v0x600003ab9320_0 .var "rdata", 255 0;
v0x600003ab93b0_0 .net "re", 0 0, L_0x60000398a1c0;  1 drivers
v0x600003abae20_0 .array/port v0x600003abae20, 0;
v0x600003ab9440_0 .net "wdata", 255 0, v0x600003abae20_0;  1 drivers
v0x600003ab94d0_0 .net "we", 0 0, L_0x60000398a120;  1 drivers
E_0x600001de9e40 .event posedge, v0x600003aa46c0_0;
S_0x151e70040 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x151e9fcc0;
 .timescale 0 0;
P_0x600001de9ec0 .param/l "i" 1 9 184, +C4<01>;
S_0x151e701b0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x151e70040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000269a400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000269a440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003aba760_1 .array/port v0x600003aba760, 1;
v0x600003ab95f0_0 .net "addr", 7 0, v0x600003aba760_1;  1 drivers
v0x600003ab9680_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab9710_0 .var/i "i", 31 0;
v0x600003ab97a0 .array "mem", 255 0, 255 0;
v0x600003ab9830_0 .var "rdata", 255 0;
v0x600003ab98c0_0 .net "re", 0 0, L_0x60000398a300;  1 drivers
v0x600003abae20_1 .array/port v0x600003abae20, 1;
v0x600003ab9950_0 .net "wdata", 255 0, v0x600003abae20_1;  1 drivers
v0x600003ab99e0_0 .net "we", 0 0, L_0x60000398a260;  1 drivers
S_0x151e70320 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x151e9fcc0;
 .timescale 0 0;
P_0x600001dea000 .param/l "i" 1 9 184, +C4<010>;
S_0x151ea6330 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x151e70320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000269a480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000269a4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003aba760_2 .array/port v0x600003aba760, 2;
v0x600003ab9b00_0 .net "addr", 7 0, v0x600003aba760_2;  1 drivers
v0x600003ab9b90_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ab9c20_0 .var/i "i", 31 0;
v0x600003ab9cb0 .array "mem", 255 0, 255 0;
v0x600003ab9d40_0 .var "rdata", 255 0;
v0x600003ab9dd0_0 .net "re", 0 0, L_0x60000398a440;  1 drivers
v0x600003abae20_2 .array/port v0x600003abae20, 2;
v0x600003ab9e60_0 .net "wdata", 255 0, v0x600003abae20_2;  1 drivers
v0x600003ab9ef0_0 .net "we", 0 0, L_0x60000398a3a0;  1 drivers
S_0x151ea64a0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x151e9fcc0;
 .timescale 0 0;
P_0x600001dea140 .param/l "i" 1 9 184, +C4<011>;
S_0x151ea6610 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x151ea64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000269a500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000269a540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003aba760_3 .array/port v0x600003aba760, 3;
v0x600003aba010_0 .net "addr", 7 0, v0x600003aba760_3;  1 drivers
v0x600003aba0a0_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003aba130_0 .var/i "i", 31 0;
v0x600003aba1c0 .array "mem", 255 0, 255 0;
v0x600003aba250_0 .var "rdata", 255 0;
v0x600003aba2e0_0 .net "re", 0 0, L_0x60000398a580;  1 drivers
v0x600003abae20_3 .array/port v0x600003abae20, 3;
v0x600003aba370_0 .net "wdata", 255 0, v0x600003abae20_3;  1 drivers
v0x600003aba400_0 .net "we", 0 0, L_0x60000398a4e0;  1 drivers
S_0x151ea0530 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x151e9fcc0;
 .timescale 0 0;
v0x600003aba490_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x151ea0530
TD_tb_stress_test.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003aba490_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003aba490_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x151ea06a0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x151e9fcc0;
 .timescale 0 0;
v0x600003aba5b0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x151ea06a0
TD_tb_stress_test.dut.sram_inst.get_word ;
    %load/vec4 v0x600003aba5b0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x151ea0a10 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x151e70860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x15200be00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x15200be40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x15200be80 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x15200bec0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x15200bf00 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x15200bf40 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x15200bf80 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x15200bfc0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x15200c000 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x15200c040 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x15200c080 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x15200c0c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x15200c100 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x15200c140 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x15200c180 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x15200c1c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x15200c200 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x15200c240 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x15200c280 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x15200c2c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x15200c300 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x15200c340 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x15200c380 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x15200c3c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x15200c400 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x15200c440 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x15200c480 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x15200c4c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x15200c500 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002396060 .functor BUFZ 256, L_0x6000039897c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002396140 .functor BUFZ 256, L_0x600003989900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002397e20 .functor BUFZ 1, v0x600003ac5200_0, C4<0>, C4<0>, C4<0>;
L_0x600002397560 .functor BUFZ 256, v0x600003ac5cb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002397100 .functor BUFZ 1, v0x600003ac5dd0_0, C4<0>, C4<0>, C4<0>;
L_0x600002396ca0 .functor BUFZ 1, v0x600003ac5b00_0, C4<0>, C4<0>, C4<0>;
v0x600003ac4900_0 .net *"_ivl_48", 255 0, L_0x6000039897c0;  1 drivers
v0x600003ac4990_0 .net *"_ivl_50", 6 0, L_0x600003989860;  1 drivers
L_0x15809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003ac4a20_0 .net *"_ivl_53", 1 0, L_0x15809a848;  1 drivers
v0x600003ac4ab0_0 .net *"_ivl_56", 255 0, L_0x600003989900;  1 drivers
v0x600003ac4b40_0 .net *"_ivl_58", 6 0, L_0x6000039899a0;  1 drivers
L_0x15809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003ac4bd0_0 .net *"_ivl_61", 1 0, L_0x15809a890;  1 drivers
L_0x15809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003ac4c60_0 .net/2u *"_ivl_64", 2 0, L_0x15809a8d8;  1 drivers
v0x600003ac4cf0_0 .var "addr_reg", 19 0;
v0x600003ac4d80_0 .var "alu_result", 255 0;
v0x600003ac4e10_0 .net "clk", 0 0, v0x600003acc990_0;  alias, 1 drivers
v0x600003ac4ea0_0 .net "cmd", 127 0, v0x600003aa0630_0;  alias, 1 drivers
v0x600003ac4f30_0 .net "cmd_done", 0 0, L_0x600002397e20;  alias, 1 drivers
v0x600003ac4fc0_0 .net "cmd_ready", 0 0, L_0x600003989a40;  alias, 1 drivers
v0x600003ac5050_0 .var "cmd_reg", 127 0;
v0x600003ac50e0_0 .net "cmd_valid", 0 0, L_0x60000239c4d0;  alias, 1 drivers
v0x600003ac5170_0 .net "count", 15 0, L_0x600003989720;  1 drivers
v0x600003ac5200_0 .var "done_reg", 0 0;
v0x600003ac5290_0 .var "elem_count", 15 0;
v0x600003ac5320_0 .net "imm", 15 0, L_0x6000039895e0;  1 drivers
v0x600003ac53b0_0 .var/i "lane", 31 0;
v0x600003ac5440 .array "lane_a", 15 0;
v0x600003ac5440_0 .net v0x600003ac5440 0, 15 0, L_0x60000398ff20; 1 drivers
v0x600003ac5440_1 .net v0x600003ac5440 1, 15 0, L_0x600003988000; 1 drivers
v0x600003ac5440_2 .net v0x600003ac5440 2, 15 0, L_0x600003988140; 1 drivers
v0x600003ac5440_3 .net v0x600003ac5440 3, 15 0, L_0x600003988280; 1 drivers
v0x600003ac5440_4 .net v0x600003ac5440 4, 15 0, L_0x6000039883c0; 1 drivers
v0x600003ac5440_5 .net v0x600003ac5440 5, 15 0, L_0x600003988500; 1 drivers
v0x600003ac5440_6 .net v0x600003ac5440 6, 15 0, L_0x600003988640; 1 drivers
v0x600003ac5440_7 .net v0x600003ac5440 7, 15 0, L_0x600003988780; 1 drivers
v0x600003ac5440_8 .net v0x600003ac5440 8, 15 0, L_0x6000039888c0; 1 drivers
v0x600003ac5440_9 .net v0x600003ac5440 9, 15 0, L_0x600003988a00; 1 drivers
v0x600003ac5440_10 .net v0x600003ac5440 10, 15 0, L_0x600003988be0; 1 drivers
v0x600003ac5440_11 .net v0x600003ac5440 11, 15 0, L_0x600003988c80; 1 drivers
v0x600003ac5440_12 .net v0x600003ac5440 12, 15 0, L_0x600003988dc0; 1 drivers
v0x600003ac5440_13 .net v0x600003ac5440 13, 15 0, L_0x600003988f00; 1 drivers
v0x600003ac5440_14 .net v0x600003ac5440 14, 15 0, L_0x600003989040; 1 drivers
v0x600003ac5440_15 .net v0x600003ac5440 15, 15 0, L_0x600003989180; 1 drivers
v0x600003ac54d0 .array "lane_b", 15 0;
v0x600003ac54d0_0 .net v0x600003ac54d0 0, 15 0, L_0x600003987e80; 1 drivers
v0x600003ac54d0_1 .net v0x600003ac54d0 1, 15 0, L_0x6000039880a0; 1 drivers
v0x600003ac54d0_2 .net v0x600003ac54d0 2, 15 0, L_0x6000039881e0; 1 drivers
v0x600003ac54d0_3 .net v0x600003ac54d0 3, 15 0, L_0x600003988320; 1 drivers
v0x600003ac54d0_4 .net v0x600003ac54d0 4, 15 0, L_0x600003988460; 1 drivers
v0x600003ac54d0_5 .net v0x600003ac54d0 5, 15 0, L_0x6000039885a0; 1 drivers
v0x600003ac54d0_6 .net v0x600003ac54d0 6, 15 0, L_0x6000039886e0; 1 drivers
v0x600003ac54d0_7 .net v0x600003ac54d0 7, 15 0, L_0x600003988820; 1 drivers
v0x600003ac54d0_8 .net v0x600003ac54d0 8, 15 0, L_0x600003988960; 1 drivers
v0x600003ac54d0_9 .net v0x600003ac54d0 9, 15 0, L_0x600003988b40; 1 drivers
v0x600003ac54d0_10 .net v0x600003ac54d0 10, 15 0, L_0x600003988aa0; 1 drivers
v0x600003ac54d0_11 .net v0x600003ac54d0 11, 15 0, L_0x600003988d20; 1 drivers
v0x600003ac54d0_12 .net v0x600003ac54d0 12, 15 0, L_0x600003988e60; 1 drivers
v0x600003ac54d0_13 .net v0x600003ac54d0 13, 15 0, L_0x600003988fa0; 1 drivers
v0x600003ac54d0_14 .net v0x600003ac54d0 14, 15 0, L_0x6000039890e0; 1 drivers
v0x600003ac54d0_15 .net v0x600003ac54d0 15, 15 0, L_0x600003989220; 1 drivers
v0x600003ac5560 .array "lane_result", 15 0, 15 0;
v0x600003ac55f0_0 .net "mem_addr", 19 0, L_0x600003989680;  1 drivers
v0x600003ac5680_0 .net "opcode", 7 0, L_0x6000039892c0;  1 drivers
v0x600003ac5710_0 .var "reduce_result", 15 0;
v0x600003ac57a0 .array "reduce_tree", 79 0, 15 0;
v0x600003ac5830_0 .net "rst_n", 0 0, v0x600003acd290_0;  alias, 1 drivers
v0x600003ac58c0_0 .net "sram_addr", 19 0, v0x600003ac5950_0;  alias, 1 drivers
v0x600003ac5950_0 .var "sram_addr_reg", 19 0;
v0x600003ac59e0_0 .net "sram_rdata", 255 0, L_0x6000023984d0;  alias, 1 drivers
v0x600003ac5a70_0 .net "sram_re", 0 0, L_0x600002396ca0;  alias, 1 drivers
v0x600003ac5b00_0 .var "sram_re_reg", 0 0;
v0x600003ac5b90_0 .net "sram_ready", 0 0, L_0x60000398ad00;  alias, 1 drivers
v0x600003ac5c20_0 .net "sram_wdata", 255 0, L_0x600002397560;  alias, 1 drivers
v0x600003ac5cb0_0 .var "sram_wdata_reg", 255 0;
v0x600003ac5d40_0 .net "sram_we", 0 0, L_0x600002397100;  alias, 1 drivers
v0x600003ac5dd0_0 .var "sram_we_reg", 0 0;
v0x600003ac5e60_0 .var/i "stage", 31 0;
v0x600003ac5ef0_0 .var "state", 2 0;
v0x600003ac5f80_0 .net "subop", 7 0, L_0x600003989360;  1 drivers
v0x600003ac6010_0 .net "vd", 4 0, L_0x600003989400;  1 drivers
v0x600003ac60a0 .array "vrf", 31 0, 255 0;
v0x600003ac6130_0 .net "vs1", 4 0, L_0x6000039894a0;  1 drivers
v0x600003ac61c0_0 .net "vs1_data", 255 0, L_0x600002396060;  1 drivers
v0x600003ac6250_0 .net "vs2", 4 0, L_0x600003989540;  1 drivers
v0x600003ac62e0_0 .net "vs2_data", 255 0, L_0x600002396140;  1 drivers
E_0x600001deaa40/0 .event anyedge, v0x600003ac5440_0, v0x600003ac5440_1, v0x600003ac5440_2, v0x600003ac5440_3;
E_0x600001deaa40/1 .event anyedge, v0x600003ac5440_4, v0x600003ac5440_5, v0x600003ac5440_6, v0x600003ac5440_7;
E_0x600001deaa40/2 .event anyedge, v0x600003ac5440_8, v0x600003ac5440_9, v0x600003ac5440_10, v0x600003ac5440_11;
E_0x600001deaa40/3 .event anyedge, v0x600003ac5440_12, v0x600003ac5440_13, v0x600003ac5440_14, v0x600003ac5440_15;
v0x600003ac57a0_0 .array/port v0x600003ac57a0, 0;
v0x600003ac57a0_1 .array/port v0x600003ac57a0, 1;
v0x600003ac57a0_2 .array/port v0x600003ac57a0, 2;
E_0x600001deaa40/4 .event anyedge, v0x600003ac5f80_0, v0x600003ac57a0_0, v0x600003ac57a0_1, v0x600003ac57a0_2;
v0x600003ac57a0_3 .array/port v0x600003ac57a0, 3;
v0x600003ac57a0_4 .array/port v0x600003ac57a0, 4;
v0x600003ac57a0_5 .array/port v0x600003ac57a0, 5;
v0x600003ac57a0_6 .array/port v0x600003ac57a0, 6;
E_0x600001deaa40/5 .event anyedge, v0x600003ac57a0_3, v0x600003ac57a0_4, v0x600003ac57a0_5, v0x600003ac57a0_6;
v0x600003ac57a0_7 .array/port v0x600003ac57a0, 7;
v0x600003ac57a0_8 .array/port v0x600003ac57a0, 8;
v0x600003ac57a0_9 .array/port v0x600003ac57a0, 9;
v0x600003ac57a0_10 .array/port v0x600003ac57a0, 10;
E_0x600001deaa40/6 .event anyedge, v0x600003ac57a0_7, v0x600003ac57a0_8, v0x600003ac57a0_9, v0x600003ac57a0_10;
v0x600003ac57a0_11 .array/port v0x600003ac57a0, 11;
v0x600003ac57a0_12 .array/port v0x600003ac57a0, 12;
v0x600003ac57a0_13 .array/port v0x600003ac57a0, 13;
v0x600003ac57a0_14 .array/port v0x600003ac57a0, 14;
E_0x600001deaa40/7 .event anyedge, v0x600003ac57a0_11, v0x600003ac57a0_12, v0x600003ac57a0_13, v0x600003ac57a0_14;
v0x600003ac57a0_15 .array/port v0x600003ac57a0, 15;
v0x600003ac57a0_16 .array/port v0x600003ac57a0, 16;
v0x600003ac57a0_17 .array/port v0x600003ac57a0, 17;
v0x600003ac57a0_18 .array/port v0x600003ac57a0, 18;
E_0x600001deaa40/8 .event anyedge, v0x600003ac57a0_15, v0x600003ac57a0_16, v0x600003ac57a0_17, v0x600003ac57a0_18;
v0x600003ac57a0_19 .array/port v0x600003ac57a0, 19;
v0x600003ac57a0_20 .array/port v0x600003ac57a0, 20;
v0x600003ac57a0_21 .array/port v0x600003ac57a0, 21;
v0x600003ac57a0_22 .array/port v0x600003ac57a0, 22;
E_0x600001deaa40/9 .event anyedge, v0x600003ac57a0_19, v0x600003ac57a0_20, v0x600003ac57a0_21, v0x600003ac57a0_22;
v0x600003ac57a0_23 .array/port v0x600003ac57a0, 23;
v0x600003ac57a0_24 .array/port v0x600003ac57a0, 24;
v0x600003ac57a0_25 .array/port v0x600003ac57a0, 25;
v0x600003ac57a0_26 .array/port v0x600003ac57a0, 26;
E_0x600001deaa40/10 .event anyedge, v0x600003ac57a0_23, v0x600003ac57a0_24, v0x600003ac57a0_25, v0x600003ac57a0_26;
v0x600003ac57a0_27 .array/port v0x600003ac57a0, 27;
v0x600003ac57a0_28 .array/port v0x600003ac57a0, 28;
v0x600003ac57a0_29 .array/port v0x600003ac57a0, 29;
v0x600003ac57a0_30 .array/port v0x600003ac57a0, 30;
E_0x600001deaa40/11 .event anyedge, v0x600003ac57a0_27, v0x600003ac57a0_28, v0x600003ac57a0_29, v0x600003ac57a0_30;
v0x600003ac57a0_31 .array/port v0x600003ac57a0, 31;
v0x600003ac57a0_32 .array/port v0x600003ac57a0, 32;
v0x600003ac57a0_33 .array/port v0x600003ac57a0, 33;
v0x600003ac57a0_34 .array/port v0x600003ac57a0, 34;
E_0x600001deaa40/12 .event anyedge, v0x600003ac57a0_31, v0x600003ac57a0_32, v0x600003ac57a0_33, v0x600003ac57a0_34;
v0x600003ac57a0_35 .array/port v0x600003ac57a0, 35;
v0x600003ac57a0_36 .array/port v0x600003ac57a0, 36;
v0x600003ac57a0_37 .array/port v0x600003ac57a0, 37;
v0x600003ac57a0_38 .array/port v0x600003ac57a0, 38;
E_0x600001deaa40/13 .event anyedge, v0x600003ac57a0_35, v0x600003ac57a0_36, v0x600003ac57a0_37, v0x600003ac57a0_38;
v0x600003ac57a0_39 .array/port v0x600003ac57a0, 39;
v0x600003ac57a0_40 .array/port v0x600003ac57a0, 40;
v0x600003ac57a0_41 .array/port v0x600003ac57a0, 41;
v0x600003ac57a0_42 .array/port v0x600003ac57a0, 42;
E_0x600001deaa40/14 .event anyedge, v0x600003ac57a0_39, v0x600003ac57a0_40, v0x600003ac57a0_41, v0x600003ac57a0_42;
v0x600003ac57a0_43 .array/port v0x600003ac57a0, 43;
v0x600003ac57a0_44 .array/port v0x600003ac57a0, 44;
v0x600003ac57a0_45 .array/port v0x600003ac57a0, 45;
v0x600003ac57a0_46 .array/port v0x600003ac57a0, 46;
E_0x600001deaa40/15 .event anyedge, v0x600003ac57a0_43, v0x600003ac57a0_44, v0x600003ac57a0_45, v0x600003ac57a0_46;
v0x600003ac57a0_47 .array/port v0x600003ac57a0, 47;
v0x600003ac57a0_48 .array/port v0x600003ac57a0, 48;
v0x600003ac57a0_49 .array/port v0x600003ac57a0, 49;
v0x600003ac57a0_50 .array/port v0x600003ac57a0, 50;
E_0x600001deaa40/16 .event anyedge, v0x600003ac57a0_47, v0x600003ac57a0_48, v0x600003ac57a0_49, v0x600003ac57a0_50;
v0x600003ac57a0_51 .array/port v0x600003ac57a0, 51;
v0x600003ac57a0_52 .array/port v0x600003ac57a0, 52;
v0x600003ac57a0_53 .array/port v0x600003ac57a0, 53;
v0x600003ac57a0_54 .array/port v0x600003ac57a0, 54;
E_0x600001deaa40/17 .event anyedge, v0x600003ac57a0_51, v0x600003ac57a0_52, v0x600003ac57a0_53, v0x600003ac57a0_54;
v0x600003ac57a0_55 .array/port v0x600003ac57a0, 55;
v0x600003ac57a0_56 .array/port v0x600003ac57a0, 56;
v0x600003ac57a0_57 .array/port v0x600003ac57a0, 57;
v0x600003ac57a0_58 .array/port v0x600003ac57a0, 58;
E_0x600001deaa40/18 .event anyedge, v0x600003ac57a0_55, v0x600003ac57a0_56, v0x600003ac57a0_57, v0x600003ac57a0_58;
v0x600003ac57a0_59 .array/port v0x600003ac57a0, 59;
v0x600003ac57a0_60 .array/port v0x600003ac57a0, 60;
v0x600003ac57a0_61 .array/port v0x600003ac57a0, 61;
v0x600003ac57a0_62 .array/port v0x600003ac57a0, 62;
E_0x600001deaa40/19 .event anyedge, v0x600003ac57a0_59, v0x600003ac57a0_60, v0x600003ac57a0_61, v0x600003ac57a0_62;
v0x600003ac57a0_63 .array/port v0x600003ac57a0, 63;
v0x600003ac57a0_64 .array/port v0x600003ac57a0, 64;
v0x600003ac57a0_65 .array/port v0x600003ac57a0, 65;
v0x600003ac57a0_66 .array/port v0x600003ac57a0, 66;
E_0x600001deaa40/20 .event anyedge, v0x600003ac57a0_63, v0x600003ac57a0_64, v0x600003ac57a0_65, v0x600003ac57a0_66;
v0x600003ac57a0_67 .array/port v0x600003ac57a0, 67;
v0x600003ac57a0_68 .array/port v0x600003ac57a0, 68;
v0x600003ac57a0_69 .array/port v0x600003ac57a0, 69;
v0x600003ac57a0_70 .array/port v0x600003ac57a0, 70;
E_0x600001deaa40/21 .event anyedge, v0x600003ac57a0_67, v0x600003ac57a0_68, v0x600003ac57a0_69, v0x600003ac57a0_70;
v0x600003ac57a0_71 .array/port v0x600003ac57a0, 71;
v0x600003ac57a0_72 .array/port v0x600003ac57a0, 72;
v0x600003ac57a0_73 .array/port v0x600003ac57a0, 73;
v0x600003ac57a0_74 .array/port v0x600003ac57a0, 74;
E_0x600001deaa40/22 .event anyedge, v0x600003ac57a0_71, v0x600003ac57a0_72, v0x600003ac57a0_73, v0x600003ac57a0_74;
v0x600003ac57a0_75 .array/port v0x600003ac57a0, 75;
v0x600003ac57a0_76 .array/port v0x600003ac57a0, 76;
v0x600003ac57a0_77 .array/port v0x600003ac57a0, 77;
v0x600003ac57a0_78 .array/port v0x600003ac57a0, 78;
E_0x600001deaa40/23 .event anyedge, v0x600003ac57a0_75, v0x600003ac57a0_76, v0x600003ac57a0_77, v0x600003ac57a0_78;
v0x600003ac57a0_79 .array/port v0x600003ac57a0, 79;
E_0x600001deaa40/24 .event anyedge, v0x600003ac57a0_79;
E_0x600001deaa40 .event/or E_0x600001deaa40/0, E_0x600001deaa40/1, E_0x600001deaa40/2, E_0x600001deaa40/3, E_0x600001deaa40/4, E_0x600001deaa40/5, E_0x600001deaa40/6, E_0x600001deaa40/7, E_0x600001deaa40/8, E_0x600001deaa40/9, E_0x600001deaa40/10, E_0x600001deaa40/11, E_0x600001deaa40/12, E_0x600001deaa40/13, E_0x600001deaa40/14, E_0x600001deaa40/15, E_0x600001deaa40/16, E_0x600001deaa40/17, E_0x600001deaa40/18, E_0x600001deaa40/19, E_0x600001deaa40/20, E_0x600001deaa40/21, E_0x600001deaa40/22, E_0x600001deaa40/23, E_0x600001deaa40/24;
L_0x60000398ff20 .part L_0x600002396060, 0, 16;
L_0x600003987e80 .part L_0x600002396140, 0, 16;
L_0x600003988000 .part L_0x600002396060, 16, 16;
L_0x6000039880a0 .part L_0x600002396140, 16, 16;
L_0x600003988140 .part L_0x600002396060, 32, 16;
L_0x6000039881e0 .part L_0x600002396140, 32, 16;
L_0x600003988280 .part L_0x600002396060, 48, 16;
L_0x600003988320 .part L_0x600002396140, 48, 16;
L_0x6000039883c0 .part L_0x600002396060, 64, 16;
L_0x600003988460 .part L_0x600002396140, 64, 16;
L_0x600003988500 .part L_0x600002396060, 80, 16;
L_0x6000039885a0 .part L_0x600002396140, 80, 16;
L_0x600003988640 .part L_0x600002396060, 96, 16;
L_0x6000039886e0 .part L_0x600002396140, 96, 16;
L_0x600003988780 .part L_0x600002396060, 112, 16;
L_0x600003988820 .part L_0x600002396140, 112, 16;
L_0x6000039888c0 .part L_0x600002396060, 128, 16;
L_0x600003988960 .part L_0x600002396140, 128, 16;
L_0x600003988a00 .part L_0x600002396060, 144, 16;
L_0x600003988b40 .part L_0x600002396140, 144, 16;
L_0x600003988be0 .part L_0x600002396060, 160, 16;
L_0x600003988aa0 .part L_0x600002396140, 160, 16;
L_0x600003988c80 .part L_0x600002396060, 176, 16;
L_0x600003988d20 .part L_0x600002396140, 176, 16;
L_0x600003988dc0 .part L_0x600002396060, 192, 16;
L_0x600003988e60 .part L_0x600002396140, 192, 16;
L_0x600003988f00 .part L_0x600002396060, 208, 16;
L_0x600003988fa0 .part L_0x600002396140, 208, 16;
L_0x600003989040 .part L_0x600002396060, 224, 16;
L_0x6000039890e0 .part L_0x600002396140, 224, 16;
L_0x600003989180 .part L_0x600002396060, 240, 16;
L_0x600003989220 .part L_0x600002396140, 240, 16;
L_0x6000039892c0 .part v0x600003aa0630_0, 120, 8;
L_0x600003989360 .part v0x600003aa0630_0, 112, 8;
L_0x600003989400 .part v0x600003aa0630_0, 112, 5;
L_0x6000039894a0 .part v0x600003aa0630_0, 107, 5;
L_0x600003989540 .part v0x600003aa0630_0, 102, 5;
L_0x6000039895e0 .part v0x600003aa0630_0, 32, 16;
L_0x600003989680 .part v0x600003aa0630_0, 76, 20;
L_0x600003989720 .part v0x600003aa0630_0, 48, 16;
L_0x6000039897c0 .array/port v0x600003ac60a0, L_0x600003989860;
L_0x600003989860 .concat [ 5 2 0 0], L_0x6000039894a0, L_0x15809a848;
L_0x600003989900 .array/port v0x600003ac60a0, L_0x6000039899a0;
L_0x6000039899a0 .concat [ 5 2 0 0], L_0x600003989540, L_0x15809a890;
L_0x600003989a40 .cmp/eq 3, v0x600003ac5ef0_0, L_0x15809a8d8;
S_0x151ea0e90 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deaa80 .param/l "i" 1 10 117, +C4<00>;
v0x600003ac5560_0 .array/port v0x600003ac5560, 0;
v0x600003ac5560_1 .array/port v0x600003ac5560, 1;
v0x600003ac5560_2 .array/port v0x600003ac5560, 2;
v0x600003ac5560_3 .array/port v0x600003ac5560, 3;
E_0x600001deab00/0 .event anyedge, v0x600003ac5560_0, v0x600003ac5560_1, v0x600003ac5560_2, v0x600003ac5560_3;
v0x600003ac5560_4 .array/port v0x600003ac5560, 4;
v0x600003ac5560_5 .array/port v0x600003ac5560, 5;
v0x600003ac5560_6 .array/port v0x600003ac5560, 6;
v0x600003ac5560_7 .array/port v0x600003ac5560, 7;
E_0x600001deab00/1 .event anyedge, v0x600003ac5560_4, v0x600003ac5560_5, v0x600003ac5560_6, v0x600003ac5560_7;
v0x600003ac5560_8 .array/port v0x600003ac5560, 8;
v0x600003ac5560_9 .array/port v0x600003ac5560, 9;
v0x600003ac5560_10 .array/port v0x600003ac5560, 10;
v0x600003ac5560_11 .array/port v0x600003ac5560, 11;
E_0x600001deab00/2 .event anyedge, v0x600003ac5560_8, v0x600003ac5560_9, v0x600003ac5560_10, v0x600003ac5560_11;
v0x600003ac5560_12 .array/port v0x600003ac5560, 12;
v0x600003ac5560_13 .array/port v0x600003ac5560, 13;
v0x600003ac5560_14 .array/port v0x600003ac5560, 14;
v0x600003ac5560_15 .array/port v0x600003ac5560, 15;
E_0x600001deab00/3 .event anyedge, v0x600003ac5560_12, v0x600003ac5560_13, v0x600003ac5560_14, v0x600003ac5560_15;
E_0x600001deab00 .event/or E_0x600001deab00/0, E_0x600001deab00/1, E_0x600001deab00/2, E_0x600001deab00/3;
E_0x600001deab40/0 .event anyedge, v0x600003ac5f80_0, v0x600003ac5440_0, v0x600003ac5440_1, v0x600003ac5440_2;
E_0x600001deab40/1 .event anyedge, v0x600003ac5440_3, v0x600003ac5440_4, v0x600003ac5440_5, v0x600003ac5440_6;
E_0x600001deab40/2 .event anyedge, v0x600003ac5440_7, v0x600003ac5440_8, v0x600003ac5440_9, v0x600003ac5440_10;
E_0x600001deab40/3 .event anyedge, v0x600003ac5440_11, v0x600003ac5440_12, v0x600003ac5440_13, v0x600003ac5440_14;
E_0x600001deab40/4 .event anyedge, v0x600003ac5440_15, v0x600003ac54d0_0, v0x600003ac54d0_1, v0x600003ac54d0_2;
E_0x600001deab40/5 .event anyedge, v0x600003ac54d0_3, v0x600003ac54d0_4, v0x600003ac54d0_5, v0x600003ac54d0_6;
E_0x600001deab40/6 .event anyedge, v0x600003ac54d0_7, v0x600003ac54d0_8, v0x600003ac54d0_9, v0x600003ac54d0_10;
E_0x600001deab40/7 .event anyedge, v0x600003ac54d0_11, v0x600003ac54d0_12, v0x600003ac54d0_13, v0x600003ac54d0_14;
E_0x600001deab40/8 .event anyedge, v0x600003ac54d0_15, v0x600003ac5320_0;
E_0x600001deab40 .event/or E_0x600001deab40/0, E_0x600001deab40/1, E_0x600001deab40/2, E_0x600001deab40/3, E_0x600001deab40/4, E_0x600001deab40/5, E_0x600001deab40/6, E_0x600001deab40/7, E_0x600001deab40/8;
S_0x151ea1000 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deab80 .param/l "i" 1 10 117, +C4<01>;
S_0x151ea1170 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deac00 .param/l "i" 1 10 117, +C4<010>;
S_0x151ea12e0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deac80 .param/l "i" 1 10 117, +C4<011>;
S_0x151ea1450 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001dead40 .param/l "i" 1 10 117, +C4<0100>;
S_0x151ea15c0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deadc0 .param/l "i" 1 10 117, +C4<0101>;
S_0x151ea1730 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deae40 .param/l "i" 1 10 117, +C4<0110>;
S_0x151ea18a0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deaec0 .param/l "i" 1 10 117, +C4<0111>;
S_0x151ea1a10 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001dead00 .param/l "i" 1 10 117, +C4<01000>;
S_0x151ea1b80 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deaf80 .param/l "i" 1 10 117, +C4<01001>;
S_0x151ea1cf0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deb000 .param/l "i" 1 10 117, +C4<01010>;
S_0x151ea1e60 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deb080 .param/l "i" 1 10 117, +C4<01011>;
S_0x151ea1fd0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deb100 .param/l "i" 1 10 117, +C4<01100>;
S_0x151ea2140 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deb180 .param/l "i" 1 10 117, +C4<01101>;
S_0x151ea22b0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deb200 .param/l "i" 1 10 117, +C4<01110>;
S_0x151ea2420 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x151ea0a10;
 .timescale 0 0;
P_0x600001deb280 .param/l "i" 1 10 117, +C4<01111>;
S_0x151ea2a10 .scope task, "load_activations" "load_activations" 3 83, 3 83 0, S_0x151e710e0;
 .timescale -9 -12;
v0x600003ac2c70_0 .var "a00", 7 0;
v0x600003ac2d00_0 .var "a01", 7 0;
v0x600003ac2d90_0 .var "a02", 7 0;
v0x600003ac2e20_0 .var "a03", 7 0;
v0x600003ac2eb0_0 .var "a10", 7 0;
v0x600003ac2f40_0 .var "a11", 7 0;
v0x600003ac2fd0_0 .var "a12", 7 0;
v0x600003ac3060_0 .var "a13", 7 0;
v0x600003ac30f0_0 .var "a20", 7 0;
v0x600003ac3180_0 .var "a21", 7 0;
v0x600003ac3210_0 .var "a22", 7 0;
v0x600003ac32a0_0 .var "a23", 7 0;
v0x600003ac3330_0 .var "a30", 7 0;
v0x600003ac33c0_0 .var "a31", 7 0;
v0x600003ac3450_0 .var "a32", 7 0;
v0x600003ac34e0_0 .var "a33", 7 0;
TD_tb_stress_test.load_activations ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac2e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac2d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac2d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac2c70_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ab9290, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac3060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac2fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac2f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac2eb0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ab97a0, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac32a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac30f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ab9cb0, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac34e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac33c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3330_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003aba1c0, 4, 0;
    %end;
S_0x151ea2b80 .scope task, "load_weights" "load_weights" 3 68, 3 68 0, S_0x151e710e0;
 .timescale -9 -12;
v0x600003ac3570_0 .var "w00", 7 0;
v0x600003ac3600_0 .var "w01", 7 0;
v0x600003ac3690_0 .var "w02", 7 0;
v0x600003ac3720_0 .var "w03", 7 0;
v0x600003ac37b0_0 .var "w10", 7 0;
v0x600003ac3840_0 .var "w11", 7 0;
v0x600003ac38d0_0 .var "w12", 7 0;
v0x600003ac3960_0 .var "w13", 7 0;
v0x600003ac39f0_0 .var "w20", 7 0;
v0x600003ac3a80_0 .var "w21", 7 0;
v0x600003ac3b10_0 .var "w22", 7 0;
v0x600003ac3ba0_0 .var "w23", 7 0;
v0x600003ac3c30_0 .var "w30", 7 0;
v0x600003ac3cc0_0 .var "w31", 7 0;
v0x600003ac3d50_0 .var "w32", 7 0;
v0x600003ac3de0_0 .var "w33", 7 0;
TD_tb_stress_test.load_weights ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac3c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac39f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac37b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3570_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ab9290, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac3cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3600_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ab97a0, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac3d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac38d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3690_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ab9cb0, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600003ac3de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac3720_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003aba1c0, 4, 0;
    %end;
S_0x151ea2cf0 .scope task, "run_gemm" "run_gemm" 3 97, 3 97 0, S_0x151e710e0;
 .timescale -9 -12;
E_0x600001deb840 .event negedge, v0x600003aa46c0_0;
TD_tb_stress_test.run_gemm ;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac02d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac02d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acd290_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003acd290_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001deb840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003acd710_0, 0, 1;
    %wait E_0x600001de9e40;
    %wait E_0x600001de9e40;
    %wait E_0x600001deb840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acd710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003accab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003accab0_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003acd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600003accab0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x600003accab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003accab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 30000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab9290, 4;
    %store/vec4 v0x600003acd050_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab97a0, 4;
    %store/vec4 v0x600003acd0e0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab9cb0, 4;
    %store/vec4 v0x600003acd170_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003aba1c0, 4;
    %store/vec4 v0x600003acd200_0, 0, 256;
    %end;
    .scope S_0x151e940a0;
T_6 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aa0000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa7e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa7f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa7de0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003aa7a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003aa7e70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600003aa7e70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003aa7e70_0, 0;
T_6.2 ;
    %load/vec4 v0x600003aa06c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003aa7f00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x600003aa7f00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003aa7f00_0, 0;
T_6.5 ;
    %load/vec4 v0x600003aa6d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003aa7de0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x600003aa7de0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003aa7de0_0, 0;
T_6.8 ;
    %load/vec4 v0x600003aa7c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0x600003aa7b10_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x600003aa7e70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003aa7e70_0, 0;
T_6.11 ;
    %load/vec4 v0x600003aa0870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.16, 9;
    %load/vec4 v0x600003aa0750_0;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x600003aa7f00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003aa7f00_0, 0;
T_6.14 ;
    %load/vec4 v0x600003aa6f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.19, 9;
    %load/vec4 v0x600003aa6e20_0;
    %and;
T_6.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x600003aa7de0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003aa7de0_0, 0;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x151e940a0;
T_7 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aa0000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003aa7600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003aa77b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003aa7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa74e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003aa79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7c30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003aa0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa0870_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003aa6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa0480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa6ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa6b50_0, 0;
    %fork t_1, S_0x151e91a50;
    %jmp t_0;
    .scope S_0x151e91a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa5830_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003aa5830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003aa5830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa7840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003aa5830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa7720, 0, 4;
    %load/vec4 v0x600003aa5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa5830_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x151e940a0;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003aa7c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x600003aa7b10_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7c30_0, 0;
T_7.4 ;
    %load/vec4 v0x600003aa0870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x600003aa0750_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa0870_0, 0;
T_7.7 ;
    %load/vec4 v0x600003aa6f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x600003aa6e20_0;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa6f40_0, 0;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa74e0_0, 0;
    %load/vec4 v0x600003aa01b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.24;
T_7.13 ;
    %load/vec4 v0x600003aa0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0x600003aa0120_0;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003aa77b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7180_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.25 ;
    %jmp T_7.24;
T_7.14 ;
    %load/vec4 v0x600003aa7d50_0;
    %assign/vec4 v0x600003aa7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa74e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.24;
T_7.15 ;
    %load/vec4 v0x600003aa7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x600003aa73c0_0;
    %assign/vec4 v0x600003aa7600_0, 0;
    %load/vec4 v0x600003aa73c0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003aa6ac0_0, 0;
    %load/vec4 v0x600003aa73c0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003aa6b50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.27 ;
    %jmp T_7.24;
T_7.16 ;
    %load/vec4 v0x600003aa6ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa7180_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.29 ;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_7.40, 5;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa7840, 0, 4;
    %load/vec4 v0x600003aa7600_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa7720, 0, 4;
    %load/vec4 v0x600003aa77b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600003aa77b0_0, 0;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.41;
T_7.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa7180_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.41 ;
    %jmp T_7.39;
T_7.35 ;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003aa7720, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.44, 5;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003aa7720, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa7720, 0, 4;
    %load/vec4 v0x600003aa77b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003aa7840, 4;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x600003aa77b0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600003aa77b0_0, 0;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
T_7.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa7180_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.43 ;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa0480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %load/vec4 v0x600003aa6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa7060_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.46 ;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.17 ;
    %load/vec4 v0x600003aa6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.48 ;
    %jmp T_7.24;
T_7.18 ;
    %load/vec4 v0x600003aa6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.54;
T_7.50 ;
    %load/vec4 v0x600003aa7600_0;
    %assign/vec4 v0x600003aa79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa7c30_0, 0;
    %load/vec4 v0x600003aa7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.55 ;
    %jmp T_7.54;
T_7.51 ;
    %load/vec4 v0x600003aa7600_0;
    %assign/vec4 v0x600003aa0630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa0870_0, 0;
    %load/vec4 v0x600003aa0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.57 ;
    %jmp T_7.54;
T_7.52 ;
    %load/vec4 v0x600003aa7600_0;
    %assign/vec4 v0x600003aa6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa6f40_0, 0;
    %load/vec4 v0x600003aa6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.59, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.59 ;
    %jmp T_7.54;
T_7.54 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.19 ;
    %load/vec4 v0x600003aa6b50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.64, 6;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
    %jmp T_7.66;
T_7.61 ;
    %load/vec4 v0x600003aa78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.67, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.67 ;
    %jmp T_7.66;
T_7.62 ;
    %load/vec4 v0x600003aa0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.69, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.69 ;
    %jmp T_7.66;
T_7.63 ;
    %load/vec4 v0x600003aa6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.71, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.71 ;
    %jmp T_7.66;
T_7.64 ;
    %load/vec4 v0x600003aa6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.73, 8;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.73 ;
    %jmp T_7.66;
T_7.66 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.20 ;
    %load/vec4 v0x600003aa02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa0480_0, 0;
    %load/vec4 v0x600003aa7d50_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.75 ;
    %jmp T_7.24;
T_7.21 ;
    %load/vec4 v0x600003aa0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.77, 8;
    %load/vec4 v0x600003aa0120_0;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003aa77b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7060_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.77 ;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v0x600003aa0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa7180_0, 0;
    %load/vec4 v0x600003aa0120_0;
    %assign/vec4 v0x600003aa7d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003aa77b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa01b0_0, 0;
T_7.79 ;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x151e72840;
T_8 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa0c60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003ab8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab8bd0, 4;
    %assign/vec4 v0x600003aa0c60_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x151e20ad0;
T_9 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa0ea0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600003aa0ea0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003aa0ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0e10, 0, 4;
    %load/vec4 v0x600003aa0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0ea0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa0f30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003ab8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab8bd0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003aa0ea0_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x600003aa0ea0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x600003aa0ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003aa0e10, 4;
    %ix/getv/s 3, v0x600003aa0ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0e10, 0, 4;
    %load/vec4 v0x600003aa0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0ea0_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003aa0e10, 4;
    %assign/vec4 v0x600003aa0f30_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x151e0bc10;
T_10 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa1170_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x600003aa1170_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003aa1170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa10e0, 0, 4;
    %load/vec4 v0x600003aa1170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa1170_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa1200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003ab8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab8bd0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa10e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003aa1170_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x600003aa1170_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0x600003aa1170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003aa10e0, 4;
    %ix/getv/s 3, v0x600003aa1170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa10e0, 0, 4;
    %load/vec4 v0x600003aa1170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa1170_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003aa10e0, 4;
    %assign/vec4 v0x600003aa1200_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x151e19fb0;
T_11 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa1440_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x600003aa1440_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003aa1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa13b0, 0, 4;
    %load/vec4 v0x600003aa1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa1440_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa14d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003ab8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab8bd0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa13b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003aa1440_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x600003aa1440_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %load/vec4 v0x600003aa1440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003aa13b0, 4;
    %ix/getv/s 3, v0x600003aa1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa13b0, 0, 4;
    %load/vec4 v0x600003aa1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa1440_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003aa13b0, 4;
    %assign/vec4 v0x600003aa14d0_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x151e0ff40;
T_12 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aa1f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa2130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa1a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa19e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aa1ef0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003aa1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600003aa20a0_0;
    %assign/vec4 v0x600003aa2130_0, 0;
T_12.2 ;
    %load/vec4 v0x600003aa1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003aa1950_0;
    %assign/vec4 v0x600003aa1a70_0, 0;
    %load/vec4 v0x600003aa1a70_0;
    %assign/vec4 v0x600003aa19e0_0, 0;
    %load/vec4 v0x600003aa1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003aa1dd0_0;
    %assign/vec4 v0x600003aa1ef0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003aa1e60_0;
    %load/vec4 v0x600003aa1dd0_0;
    %add;
    %assign/vec4 v0x600003aa1ef0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x151e04b10;
T_13 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aa34e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa3690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa2fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa2f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aa3450_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003aa3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003aa3600_0;
    %assign/vec4 v0x600003aa3690_0, 0;
T_13.2 ;
    %load/vec4 v0x600003aa3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003aa2eb0_0;
    %assign/vec4 v0x600003aa2fd0_0, 0;
    %load/vec4 v0x600003aa2fd0_0;
    %assign/vec4 v0x600003aa2f40_0, 0;
    %load/vec4 v0x600003aa3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003aa3330_0;
    %assign/vec4 v0x600003aa3450_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003aa33c0_0;
    %load/vec4 v0x600003aa3330_0;
    %add;
    %assign/vec4 v0x600003aa3450_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x151e15d20;
T_14 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aacab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aacc60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aac5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aac510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aaca20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003aac7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003aacbd0_0;
    %assign/vec4 v0x600003aacc60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003aac750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003aac480_0;
    %assign/vec4 v0x600003aac5a0_0, 0;
    %load/vec4 v0x600003aac5a0_0;
    %assign/vec4 v0x600003aac510_0, 0;
    %load/vec4 v0x600003aac630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003aac900_0;
    %assign/vec4 v0x600003aaca20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003aac990_0;
    %load/vec4 v0x600003aac900_0;
    %add;
    %assign/vec4 v0x600003aaca20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x151e9d1b0;
T_15 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aae010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aae1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aadb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aada70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aadf80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003aadd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003aae130_0;
    %assign/vec4 v0x600003aae1c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003aadcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003aad9e0_0;
    %assign/vec4 v0x600003aadb00_0, 0;
    %load/vec4 v0x600003aadb00_0;
    %assign/vec4 v0x600003aada70_0, 0;
    %load/vec4 v0x600003aadb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003aade60_0;
    %assign/vec4 v0x600003aadf80_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003aadef0_0;
    %load/vec4 v0x600003aade60_0;
    %add;
    %assign/vec4 v0x600003aadf80_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x151e97960;
T_16 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aaf570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aaf720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aaf060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aaefd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aaf4e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003aaf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600003aaf690_0;
    %assign/vec4 v0x600003aaf720_0, 0;
T_16.2 ;
    %load/vec4 v0x600003aaf210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003aaef40_0;
    %assign/vec4 v0x600003aaf060_0, 0;
    %load/vec4 v0x600003aaf060_0;
    %assign/vec4 v0x600003aaefd0_0, 0;
    %load/vec4 v0x600003aaf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600003aaf3c0_0;
    %assign/vec4 v0x600003aaf4e0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003aaf450_0;
    %load/vec4 v0x600003aaf3c0_0;
    %add;
    %assign/vec4 v0x600003aaf4e0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x151e95310;
T_17 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aa8b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa8cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa8630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa85a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aa8ab0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003aa8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003aa8c60_0;
    %assign/vec4 v0x600003aa8cf0_0, 0;
T_17.2 ;
    %load/vec4 v0x600003aa87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600003aa8510_0;
    %assign/vec4 v0x600003aa8630_0, 0;
    %load/vec4 v0x600003aa8630_0;
    %assign/vec4 v0x600003aa85a0_0, 0;
    %load/vec4 v0x600003aa86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003aa8990_0;
    %assign/vec4 v0x600003aa8ab0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600003aa8a20_0;
    %load/vec4 v0x600003aa8990_0;
    %add;
    %assign/vec4 v0x600003aa8ab0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x151e92cc0;
T_18 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aaa0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aaa250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa9b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa9b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aaa010_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003aa9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003aaa1c0_0;
    %assign/vec4 v0x600003aaa250_0, 0;
T_18.2 ;
    %load/vec4 v0x600003aa9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003aa9a70_0;
    %assign/vec4 v0x600003aa9b90_0, 0;
    %load/vec4 v0x600003aa9b90_0;
    %assign/vec4 v0x600003aa9b00_0, 0;
    %load/vec4 v0x600003aa9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003aa9ef0_0;
    %assign/vec4 v0x600003aaa010_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003aa9f80_0;
    %load/vec4 v0x600003aa9ef0_0;
    %add;
    %assign/vec4 v0x600003aaa010_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x151e90670;
T_19 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aab600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aab7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aab0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aab060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003aab570_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003aab330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003aab720_0;
    %assign/vec4 v0x600003aab7b0_0, 0;
T_19.2 ;
    %load/vec4 v0x600003aab2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003aaafd0_0;
    %assign/vec4 v0x600003aab0f0_0, 0;
    %load/vec4 v0x600003aab0f0_0;
    %assign/vec4 v0x600003aab060_0, 0;
    %load/vec4 v0x600003aab180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003aab450_0;
    %assign/vec4 v0x600003aab570_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003aab4e0_0;
    %load/vec4 v0x600003aab450_0;
    %add;
    %assign/vec4 v0x600003aab570_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x151e8b860;
T_20 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab4d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab46c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab4630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ab4b40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003ab4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003ab4cf0_0;
    %assign/vec4 v0x600003ab4d80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003ab4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003ab45a0_0;
    %assign/vec4 v0x600003ab46c0_0, 0;
    %load/vec4 v0x600003ab46c0_0;
    %assign/vec4 v0x600003ab4630_0, 0;
    %load/vec4 v0x600003ab4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003ab4a20_0;
    %assign/vec4 v0x600003ab4b40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003ab4ab0_0;
    %load/vec4 v0x600003ab4a20_0;
    %add;
    %assign/vec4 v0x600003ab4b40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x151e89210;
T_21 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab6130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab62e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab5c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab5b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ab60a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003ab5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003ab6250_0;
    %assign/vec4 v0x600003ab62e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600003ab5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003ab5b00_0;
    %assign/vec4 v0x600003ab5c20_0, 0;
    %load/vec4 v0x600003ab5c20_0;
    %assign/vec4 v0x600003ab5b90_0, 0;
    %load/vec4 v0x600003ab5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003ab5f80_0;
    %assign/vec4 v0x600003ab60a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003ab6010_0;
    %load/vec4 v0x600003ab5f80_0;
    %add;
    %assign/vec4 v0x600003ab60a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x151e86bc0;
T_22 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab7690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab7840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab7180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab70f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ab7600_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003ab73c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003ab77b0_0;
    %assign/vec4 v0x600003ab7840_0, 0;
T_22.2 ;
    %load/vec4 v0x600003ab7330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003ab7060_0;
    %assign/vec4 v0x600003ab7180_0, 0;
    %load/vec4 v0x600003ab7180_0;
    %assign/vec4 v0x600003ab70f0_0, 0;
    %load/vec4 v0x600003ab7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003ab74e0_0;
    %assign/vec4 v0x600003ab7600_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003ab7570_0;
    %load/vec4 v0x600003ab74e0_0;
    %add;
    %assign/vec4 v0x600003ab7600_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x151e84570;
T_23 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab0c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab0e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab0750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab06c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ab0bd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003ab0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003ab0d80_0;
    %assign/vec4 v0x600003ab0e10_0, 0;
T_23.2 ;
    %load/vec4 v0x600003ab0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003ab0630_0;
    %assign/vec4 v0x600003ab0750_0, 0;
    %load/vec4 v0x600003ab0750_0;
    %assign/vec4 v0x600003ab06c0_0, 0;
    %load/vec4 v0x600003ab07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003ab0ab0_0;
    %assign/vec4 v0x600003ab0bd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003ab0b40_0;
    %load/vec4 v0x600003ab0ab0_0;
    %add;
    %assign/vec4 v0x600003ab0bd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x151e82090;
T_24 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab21c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab2370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab1cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab1c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ab2130_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003ab1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600003ab22e0_0;
    %assign/vec4 v0x600003ab2370_0, 0;
T_24.2 ;
    %load/vec4 v0x600003ab1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600003ab1b90_0;
    %assign/vec4 v0x600003ab1cb0_0, 0;
    %load/vec4 v0x600003ab1cb0_0;
    %assign/vec4 v0x600003ab1c20_0, 0;
    %load/vec4 v0x600003ab1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600003ab2010_0;
    %assign/vec4 v0x600003ab2130_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600003ab20a0_0;
    %load/vec4 v0x600003ab2010_0;
    %add;
    %assign/vec4 v0x600003ab2130_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x151e7fa40;
T_25 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab3720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab38d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab3210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003ab3180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ab3690_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003ab3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600003ab3840_0;
    %assign/vec4 v0x600003ab38d0_0, 0;
T_25.2 ;
    %load/vec4 v0x600003ab33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600003ab30f0_0;
    %assign/vec4 v0x600003ab3210_0, 0;
    %load/vec4 v0x600003ab3210_0;
    %assign/vec4 v0x600003ab3180_0, 0;
    %load/vec4 v0x600003ab32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x600003ab3570_0;
    %assign/vec4 v0x600003ab3690_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x600003ab3600_0;
    %load/vec4 v0x600003ab3570_0;
    %add;
    %assign/vec4 v0x600003ab3690_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x151e7d3f0;
T_26 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003abccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003abcea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003abc7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003abc750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003abcc60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003abca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x600003abce10_0;
    %assign/vec4 v0x600003abcea0_0, 0;
T_26.2 ;
    %load/vec4 v0x600003abc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x600003abc6c0_0;
    %assign/vec4 v0x600003abc7e0_0, 0;
    %load/vec4 v0x600003abc7e0_0;
    %assign/vec4 v0x600003abc750_0, 0;
    %load/vec4 v0x600003abc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x600003abcb40_0;
    %assign/vec4 v0x600003abcc60_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x600003abcbd0_0;
    %load/vec4 v0x600003abcb40_0;
    %add;
    %assign/vec4 v0x600003abcc60_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x151e76100;
T_27 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003abe250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003abe400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003abdd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003abdcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003abe1c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003abdf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x600003abe370_0;
    %assign/vec4 v0x600003abe400_0, 0;
T_27.2 ;
    %load/vec4 v0x600003abdef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x600003abdc20_0;
    %assign/vec4 v0x600003abdd40_0, 0;
    %load/vec4 v0x600003abdd40_0;
    %assign/vec4 v0x600003abdcb0_0, 0;
    %load/vec4 v0x600003abddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x600003abe0a0_0;
    %assign/vec4 v0x600003abe1c0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x600003abe130_0;
    %load/vec4 v0x600003abe0a0_0;
    %add;
    %assign/vec4 v0x600003abe1c0_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x151e85ac0;
T_28 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa0990_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600003aa0990_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003aa0990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0900, 0, 4;
    %load/vec4 v0x600003aa0990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0990_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600003ab8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0900, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003aa0990_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600003aa0990_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600003aa0990_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003aa0900, 4;
    %ix/getv/s 3, v0x600003aa0990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0900, 0, 4;
    %load/vec4 v0x600003aa0990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0990_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x151e80e20;
T_29 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa0ab0_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x600003aa0ab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003aa0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0a20, 0, 4;
    %load/vec4 v0x600003aa0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0ab0_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600003ab8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003aa0ab0_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x600003aa0ab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.7, 5;
    %load/vec4 v0x600003aa0ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003aa0a20, 4;
    %ix/getv/s 3, v0x600003aa0ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0a20, 0, 4;
    %load/vec4 v0x600003aa0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0ab0_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x151e7c180;
T_30 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aa0bd0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x600003aa0bd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003aa0bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0b40, 0, 4;
    %load/vec4 v0x600003aa0bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0bd0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600003ab8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ab87e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003aa0bd0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x600003aa0bd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.7, 5;
    %load/vec4 v0x600003aa0bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003aa0b40, 4;
    %ix/getv/s 3, v0x600003aa0bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aa0b40, 0, 4;
    %load/vec4 v0x600003aa0bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aa0bd0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x151e8f400;
T_31 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ab8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ab8d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003ab8480_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600003ab8e10_0;
    %assign/vec4 v0x600003ab8d80_0, 0;
    %load/vec4 v0x600003ab8510_0;
    %assign/vec4 v0x600003ab8480_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x151e8f400;
T_32 ;
    %wait E_0x600001def880;
    %load/vec4 v0x600003ab8d80_0;
    %store/vec4 v0x600003ab8e10_0, 0, 3;
    %load/vec4 v0x600003ab8480_0;
    %store/vec4 v0x600003ab8510_0, 0, 16;
    %load/vec4 v0x600003ab8d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.0 ;
    %load/vec4 v0x600003ab8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600003ab8fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x600003ab8e10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003ab8510_0, 0, 16;
T_32.6 ;
    %jmp T_32.5;
T_32.1 ;
    %load/vec4 v0x600003ab8fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003ab8e10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003ab8510_0, 0, 16;
T_32.10 ;
    %jmp T_32.5;
T_32.2 ;
    %load/vec4 v0x600003ab8480_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003ab8510_0, 0, 16;
    %load/vec4 v0x600003ab82d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003ab8480_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003ab8e10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003ab8510_0, 0, 16;
T_32.12 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v0x600003ab8480_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003ab8510_0, 0, 16;
    %load/vec4 v0x600003ab86c0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003ab8480_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003ab8e10_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003ab8510_0, 0, 16;
T_32.14 ;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003ab8e10_0, 0, 3;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x151ea0e90;
T_33 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x151ea0e90;
T_34 ;
    %wait E_0x600001deab00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x151ea1000;
T_35 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x151ea1000;
T_36 ;
    %wait E_0x600001deab00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x151ea1170;
T_37 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x151ea1170;
T_38 ;
    %wait E_0x600001deab00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x151ea12e0;
T_39 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x151ea12e0;
T_40 ;
    %wait E_0x600001deab00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x151ea1450;
T_41 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x151ea1450;
T_42 ;
    %wait E_0x600001deab00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x151ea15c0;
T_43 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x151ea15c0;
T_44 ;
    %wait E_0x600001deab00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x151ea1730;
T_45 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x151ea1730;
T_46 ;
    %wait E_0x600001deab00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x151ea18a0;
T_47 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x151ea18a0;
T_48 ;
    %wait E_0x600001deab00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x151ea1a10;
T_49 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x151ea1a10;
T_50 ;
    %wait E_0x600001deab00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x151ea1b80;
T_51 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x151ea1b80;
T_52 ;
    %wait E_0x600001deab00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x151ea1cf0;
T_53 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x151ea1cf0;
T_54 ;
    %wait E_0x600001deab00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x151ea1e60;
T_55 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x151ea1e60;
T_56 ;
    %wait E_0x600001deab00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x151ea1fd0;
T_57 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x151ea1fd0;
T_58 ;
    %wait E_0x600001deab00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x151ea2140;
T_59 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x151ea2140;
T_60 ;
    %wait E_0x600001deab00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x151ea22b0;
T_61 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x151ea22b0;
T_62 ;
    %wait E_0x600001deab00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x151ea2420;
T_63 ;
    %wait E_0x600001deab40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac54d0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x600003ac5320_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003ac5560, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x151ea2420;
T_64 ;
    %wait E_0x600001deab00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac5560, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003ac4d80_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x151ea0a10;
T_65 ;
    %wait E_0x600001deaa40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ac53b0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003ac53b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_65.1, 5;
    %ix/getv/s 4, v0x600003ac53b0_0;
    %load/vec4a v0x600003ac5440, 4;
    %ix/getv/s 4, v0x600003ac53b0_0;
    %store/vec4a v0x600003ac57a0, 4, 0;
    %load/vec4 v0x600003ac53b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ac53b0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003ac5e60_0, 0, 32;
T_65.2 ;
    %load/vec4 v0x600003ac5e60_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_65.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ac53b0_0, 0, 32;
T_65.4 ;
    %load/vec4 v0x600003ac53b0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003ac5e60_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_65.5, 5;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %load/vec4 v0x600003ac5e60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003ac57a0, 4, 0;
    %jmp T_65.10;
T_65.6 ;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %add;
    %load/vec4 v0x600003ac5e60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003ac57a0, 4, 0;
    %jmp T_65.10;
T_65.7 ;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.11, 8;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %jmp/1 T_65.12, 8;
T_65.11 ; End of true expr.
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %jmp/0 T_65.12, 8;
 ; End of false expr.
    %blend;
T_65.12;
    %load/vec4 v0x600003ac5e60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003ac57a0, 4, 0;
    %jmp T_65.10;
T_65.8 ;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.13, 8;
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %jmp/1 T_65.14, 8;
T_65.13 ; End of true expr.
    %load/vec4 v0x600003ac5e60_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003ac57a0, 4;
    %jmp/0 T_65.14, 8;
 ; End of false expr.
    %blend;
T_65.14;
    %load/vec4 v0x600003ac5e60_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600003ac53b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003ac57a0, 4, 0;
    %jmp T_65.10;
T_65.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600003ac53b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ac53b0_0, 0, 32;
    %jmp T_65.4;
T_65.5 ;
    %load/vec4 v0x600003ac5e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ac5e60_0, 0, 32;
    %jmp T_65.2;
T_65.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003ac57a0, 4;
    %store/vec4 v0x600003ac5710_0, 0, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x151ea0a10;
T_66 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ac5830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003ac5050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003ac5290_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003ac4cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac5200_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac5200_0, 0;
    %load/vec4 v0x600003ac5ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.9;
T_66.2 ;
    %load/vec4 v0x600003ac50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.10, 8;
    %load/vec4 v0x600003ac4ea0_0;
    %assign/vec4 v0x600003ac5050_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
T_66.10 ;
    %jmp T_66.9;
T_66.3 ;
    %load/vec4 v0x600003ac5170_0;
    %assign/vec4 v0x600003ac5290_0, 0;
    %load/vec4 v0x600003ac55f0_0;
    %assign/vec4 v0x600003ac4cf0_0, 0;
    %load/vec4 v0x600003ac5f80_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_66.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.18;
T_66.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac5b00_0, 0;
    %load/vec4 v0x600003ac55f0_0;
    %assign/vec4 v0x600003ac5950_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.18;
T_66.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac5dd0_0, 0;
    %load/vec4 v0x600003ac55f0_0;
    %assign/vec4 v0x600003ac5950_0, 0;
    %load/vec4 v0x600003ac61c0_0;
    %assign/vec4 v0x600003ac5cb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.18;
T_66.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.18;
T_66.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.18;
T_66.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.18;
T_66.18 ;
    %pop/vec4 1;
    %jmp T_66.9;
T_66.4 ;
    %load/vec4 v0x600003ac4d80_0;
    %load/vec4 v0x600003ac6010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ac60a0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.9;
T_66.5 ;
    %load/vec4 v0x600003ac5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.19, 8;
    %load/vec4 v0x600003ac5f80_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_66.21, 4;
    %load/vec4 v0x600003ac59e0_0;
    %load/vec4 v0x600003ac6010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ac60a0, 0, 4;
T_66.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
T_66.19 ;
    %jmp T_66.9;
T_66.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003ac5710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003ac6010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ac60a0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.9;
T_66.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac5200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ac5ef0_0, 0;
    %jmp T_66.9;
T_66.9 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x151e966f0;
T_67 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003aa5050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003aa4900_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003aa4fc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003aa4a20_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003aa4e10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003aa4f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa4480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa4510_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003aa5170_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003aa54d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa5320_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a9b960_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003a9b570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a9ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a9b690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a9bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a9b840_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003aa4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa43f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a9c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa4c60_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa5320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa4c60_0, 0;
    %load/vec4 v0x600003aa5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.14;
T_67.2 ;
    %load/vec4 v0x600003aa4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.15, 8;
    %load/vec4 v0x600003aa4750_0;
    %assign/vec4 v0x600003aa4900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.15 ;
    %jmp T_67.14;
T_67.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003aa4fc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003aa4a20_0, 0;
    %load/vec4 v0x600003aa4d80_0;
    %assign/vec4 v0x600003aa4e10_0, 0;
    %load/vec4 v0x600003aa4ea0_0;
    %assign/vec4 v0x600003aa4f30_0, 0;
    %load/vec4 v0x600003aa45a0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_67.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_67.18, 8;
T_67.17 ; End of true expr.
    %load/vec4 v0x600003aa45a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_67.18, 8;
 ; End of false expr.
    %blend;
T_67.18;
    %pad/u 8;
    %assign/vec4 v0x600003aa4510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa4480_0, 0;
    %load/vec4 v0x600003aa57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.22;
T_67.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.22;
T_67.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.22;
T_67.22 ;
    %pop/vec4 1;
    %jmp T_67.14;
T_67.4 ;
    %load/vec4 v0x600003aa4e10_0;
    %assign/vec4 v0x600003a9b570_0, 0;
    %load/vec4 v0x600003aa4510_0;
    %assign/vec4 v0x600003a9b690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a9b840_0, 0;
    %load/vec4 v0x600003a9b720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.25, 9;
    %load/vec4 v0x600003a9b840_0;
    %and;
T_67.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a9b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a9c7e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.23 ;
    %jmp T_67.14;
T_67.5 ;
    %load/vec4 v0x600003aa4000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.28, 9;
    %load/vec4 v0x600003a9c7e0_0;
    %and;
T_67.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.26, 8;
    %load/vec4 v0x600003a9be70_0;
    %assign/vec4 v0x600003aa4ab0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.26 ;
    %jmp T_67.14;
T_67.6 ;
    %load/vec4 v0x600003aa4f30_0;
    %assign/vec4 v0x600003aa5170_0, 0;
    %load/vec4 v0x600003aa4ab0_0;
    %assign/vec4 v0x600003aa54d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa55f0_0, 0;
    %load/vec4 v0x600003aa53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.29, 8;
    %load/vec4 v0x600003aa4f30_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003aa4f30_0, 0;
    %load/vec4 v0x600003aa4a20_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003aa4a20_0, 0;
    %load/vec4 v0x600003aa4480_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003aa4480_0, 0;
    %load/vec4 v0x600003aa4510_0;
    %load/vec4 v0x600003aa4480_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a9c7e0_0, 0;
    %load/vec4 v0x600003aa45a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003aa4a20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.34;
T_67.33 ;
    %load/vec4 v0x600003aa4e10_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003aa4e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003aa4480_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.34 ;
    %jmp T_67.32;
T_67.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.32 ;
T_67.29 ;
    %jmp T_67.14;
T_67.7 ;
    %load/vec4 v0x600003aa4f30_0;
    %assign/vec4 v0x600003aa5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa5320_0, 0;
    %load/vec4 v0x600003aa53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.35, 8;
    %load/vec4 v0x600003aa5200_0;
    %assign/vec4 v0x600003aa4ab0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.35 ;
    %jmp T_67.14;
T_67.8 ;
    %load/vec4 v0x600003aa4e10_0;
    %assign/vec4 v0x600003a9b960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003a9ba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003a9bc30_0, 0;
    %load/vec4 v0x600003a9bb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.39, 9;
    %load/vec4 v0x600003a9bc30_0;
    %and;
T_67.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003a9bc30_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.37 ;
    %jmp T_67.14;
T_67.9 ;
    %load/vec4 v0x600003aa4ab0_0;
    %assign/vec4 v0x600003aa4120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa43f0_0, 0;
    %load/vec4 v0x600003aa42d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.42, 9;
    %load/vec4 v0x600003aa43f0_0;
    %and;
T_67.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa43f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003aa4240_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.40 ;
    %jmp T_67.14;
T_67.10 ;
    %load/vec4 v0x600003a9bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.43, 8;
    %load/vec4 v0x600003aa4e10_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003aa4e10_0, 0;
    %load/vec4 v0x600003aa4f30_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003aa4f30_0, 0;
    %load/vec4 v0x600003aa4a20_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003aa4a20_0, 0;
    %load/vec4 v0x600003aa45a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003aa4a20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.46;
T_67.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
T_67.46 ;
T_67.43 ;
    %jmp T_67.14;
T_67.11 ;
    %load/vec4 v0x600003aa4fc0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600003aa4fc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003aa4a20_0, 0;
    %load/vec4 v0x600003aa4630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003aa4fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.48;
T_67.47 ;
    %load/vec4 v0x600003aa4d80_0;
    %load/vec4 v0x600003aa4fc0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003aa5680_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003aa4e10_0, 0;
    %load/vec4 v0x600003aa4ea0_0;
    %load/vec4 v0x600003aa4fc0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003aa4cf0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003aa4f30_0, 0;
    %load/vec4 v0x600003aa57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.52;
T_67.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.52;
T_67.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.52;
T_67.52 ;
    %pop/vec4 1;
T_67.48 ;
    %jmp T_67.14;
T_67.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003aa4c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003aa5710_0, 0;
    %jmp T_67.14;
T_67.14 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x151e6fed0;
T_68 ;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003ab94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003ab9440_0;
    %load/vec4 v0x600003ab90e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ab9290, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003ab93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003ab90e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003ab9290, 4;
    %assign/vec4 v0x600003ab9320_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x151e6fed0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ab9200_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003ab9200_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003ab9200_0;
    %store/vec4a v0x600003ab9290, 4, 0;
    %load/vec4 v0x600003ab9200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ab9200_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x151e701b0;
T_70 ;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003ab99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003ab9950_0;
    %load/vec4 v0x600003ab95f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ab97a0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003ab98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003ab95f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003ab97a0, 4;
    %assign/vec4 v0x600003ab9830_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x151e701b0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ab9710_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003ab9710_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003ab9710_0;
    %store/vec4a v0x600003ab97a0, 4, 0;
    %load/vec4 v0x600003ab9710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ab9710_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x151ea6330;
T_72 ;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003ab9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600003ab9e60_0;
    %load/vec4 v0x600003ab9b00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ab9cb0, 0, 4;
T_72.0 ;
    %load/vec4 v0x600003ab9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x600003ab9b00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003ab9cb0, 4;
    %assign/vec4 v0x600003ab9d40_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x151ea6330;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003ab9c20_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003ab9c20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003ab9c20_0;
    %store/vec4a v0x600003ab9cb0, 4, 0;
    %load/vec4 v0x600003ab9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003ab9c20_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x151ea6610;
T_74 ;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003aba400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x600003aba370_0;
    %load/vec4 v0x600003aba010_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003aba1c0, 0, 4;
T_74.0 ;
    %load/vec4 v0x600003aba2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600003aba010_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003aba1c0, 4;
    %assign/vec4 v0x600003aba250_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x151ea6610;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aba130_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600003aba130_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003aba130_0;
    %store/vec4a v0x600003aba1c0, 4, 0;
    %load/vec4 v0x600003aba130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aba130_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x151e9fcc0;
T_76 ;
    %wait E_0x600001de9d00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aba6d0_0, 0, 32;
T_76.0 ;
    %load/vec4 v0x600003aba6d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_76.1, 5;
    %load/vec4 v0x600003abbd50_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x600003abaac0_0;
    %pad/u 32;
    %load/vec4 v0x600003aba6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003ac4090_0, 4, 1;
    %load/vec4 v0x600003abb840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.3, 8;
    %load/vec4 v0x600003aba910_0;
    %pad/u 32;
    %load/vec4 v0x600003aba6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.3;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abbf00_0, 4, 1;
    %load/vec4 v0x600003abbb10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.4, 8;
    %load/vec4 v0x600003abaa30_0;
    %pad/u 32;
    %load/vec4 v0x600003aba6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003ac4000_0, 4, 1;
    %load/vec4 v0x600003ac45a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.6, 8;
    %load/vec4 v0x600003ac43f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.6;
    %flag_get/vec4 8;
    %jmp/0 T_76.5, 8;
    %load/vec4 v0x600003abad00_0;
    %pad/u 32;
    %load/vec4 v0x600003aba6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.5;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003ac4120_0, 4, 1;
    %load/vec4 v0x600003abb330_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.8, 8;
    %load/vec4 v0x600003abb180_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.8;
    %flag_get/vec4 8;
    %jmp/0 T_76.7, 8;
    %load/vec4 v0x600003aba7f0_0;
    %pad/u 32;
    %load/vec4 v0x600003aba6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.7;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abbe70_0, 4, 1;
    %load/vec4 v0x600003aba6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aba6d0_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x151e9fcc0;
T_77 ;
    %wait E_0x600001de9cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003aba6d0_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x600003aba6d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x600003ac4090_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abb570_0, 4, 1;
    %load/vec4 v0x600003abbf00_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.2, 8;
    %load/vec4 v0x600003ac4090_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.2;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abb450_0, 4, 1;
    %load/vec4 v0x600003ac4000_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0x600003ac4090_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.3, 8;
    %load/vec4 v0x600003abbf00_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.3;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abb4e0_0, 4, 1;
    %load/vec4 v0x600003ac4120_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.7, 10;
    %load/vec4 v0x600003ac4090_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.6, 9;
    %load/vec4 v0x600003abbf00_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.5, 8;
    %load/vec4 v0x600003ac4000_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.5;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abb600_0, 4, 1;
    %load/vec4 v0x600003abbe70_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_77.11, 11;
    %load/vec4 v0x600003ac4090_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.10, 10;
    %load/vec4 v0x600003abbf00_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.9, 9;
    %load/vec4 v0x600003ac4000_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x600003ac4120_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.8;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abb3c0_0, 4, 1;
    %load/vec4 v0x600003abb570_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %load/vec4 v0x600003ac47e0_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003aba760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003abae20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abaeb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abac70_0, 4, 1;
    %jmp T_77.13;
T_77.12 ;
    %load/vec4 v0x600003abb450_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %load/vec4 v0x600003ac46c0_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003aba760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003abae20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abaeb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abac70_0, 4, 1;
    %jmp T_77.15;
T_77.14 ;
    %load/vec4 v0x600003abb4e0_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.16, 8;
    %load/vec4 v0x600003ac4750_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003aba760, 4, 0;
    %load/vec4 v0x600003abba80_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003abae20, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abaeb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abac70_0, 4, 1;
    %jmp T_77.17;
T_77.16 ;
    %load/vec4 v0x600003abb600_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.18, 8;
    %load/vec4 v0x600003ac4870_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003aba760, 4, 0;
    %load/vec4 v0x600003ac4510_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003abae20, 4, 0;
    %load/vec4 v0x600003ac45a0_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abaeb0_0, 4, 1;
    %load/vec4 v0x600003ac43f0_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abac70_0, 4, 1;
    %jmp T_77.19;
T_77.18 ;
    %load/vec4 v0x600003abb3c0_0;
    %load/vec4 v0x600003aba6d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.20, 8;
    %load/vec4 v0x600003ac4630_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003aba760, 4, 0;
    %load/vec4 v0x600003abb2a0_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003abae20, 4, 0;
    %load/vec4 v0x600003abb330_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abaeb0_0, 4, 1;
    %load/vec4 v0x600003abb180_0;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abac70_0, 4, 1;
    %jmp T_77.21;
T_77.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003aba760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4a v0x600003abae20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abaeb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600003aba6d0_0;
    %store/vec4 v0x600003abac70_0, 4, 1;
T_77.21 ;
T_77.19 ;
T_77.17 ;
T_77.15 ;
T_77.13 ;
    %load/vec4 v0x600003aba6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003aba6d0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x151e9fcc0;
T_78 ;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003abaac0_0;
    %assign/vec4 v0x600003abab50_0, 0;
    %load/vec4 v0x600003aba910_0;
    %assign/vec4 v0x600003aba9a0_0, 0;
    %load/vec4 v0x600003abad00_0;
    %assign/vec4 v0x600003abad90_0, 0;
    %load/vec4 v0x600003aba7f0_0;
    %assign/vec4 v0x600003aba880_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x151e9fcc0;
T_79 ;
    %wait E_0x600001de9c40;
    %load/vec4 v0x600003abab50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003ababe0, 4;
    %store/vec4 v0x600003abbcc0_0, 0, 256;
    %load/vec4 v0x600003aba9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003ababe0, 4;
    %store/vec4 v0x600003abb7b0_0, 0, 256;
    %load/vec4 v0x600003abad90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003ababe0, 4;
    %store/vec4 v0x600003ac4360_0, 0, 256;
    %load/vec4 v0x600003aba880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003ababe0, 4;
    %store/vec4 v0x600003abb0f0_0, 0, 256;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x151e70860;
T_80 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ac2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003ac0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac03f0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x600003ac06c0_0;
    %assign/vec4 v0x600003ac03f0_0, 0;
    %load/vec4 v0x600003ac06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600003ac05a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003ac02d0, 4;
    %assign/vec4 v0x600003ac0360_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x151e70860;
T_81 ;
    %wait E_0x600001de9e40;
    %load/vec4 v0x600003ac1d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.3, 10;
    %load/vec4 v0x600003ac1cb0_0;
    %and;
T_81.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x600003ac1c20_0;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x600003ac1b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003ac1b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003ac02d0, 0, 4;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x151e70860;
T_82 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ac2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac2be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003ac2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003ac7060_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x600003ac1710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003ac2be0_0, 0;
    %load/vec4 v0x600003ac0e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003ac2b50_0, 0;
    %load/vec4 v0x600003ac1710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003ac70f0_0, 0;
    %load/vec4 v0x600003ac70f0_0;
    %assign/vec4 v0x600003ac7180_0, 0;
    %load/vec4 v0x600003ac15f0_0;
    %assign/vec4 v0x600003ac1680_0, 0;
    %load/vec4 v0x600003ac0ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003ac7060_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x151e70860;
T_83 ;
    %wait E_0x600001deef80;
    %load/vec4 v0x600003ac2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ac1710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003ac0ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003ac13b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003ac0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac0f30_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac0f30_0, 0;
    %load/vec4 v0x600003ac2370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.5, 10;
    %load/vec4 v0x600003ac1200_0;
    %and;
T_83.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x600003ac1710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_83.6, 4;
    %load/vec4 v0x600003ac1710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_83.6;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x600003ac13b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003ac13b0_0, 0;
T_83.2 ;
    %load/vec4 v0x600003ac1710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %jmp T_83.12;
T_83.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac1440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003ac13b0_0, 0;
    %load/vec4 v0x600003ac0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003ac1440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003ac0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003ac1710_0, 0;
T_83.13 ;
    %jmp T_83.12;
T_83.8 ;
    %load/vec4 v0x600003ac19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.15, 8;
    %load/vec4 v0x600003ac0e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003ac0e10_0, 0;
    %load/vec4 v0x600003ac0e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac15f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003ac0ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003ac1710_0, 0;
T_83.17 ;
T_83.15 ;
    %jmp T_83.12;
T_83.9 ;
    %load/vec4 v0x600003ac0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.19, 8;
    %load/vec4 v0x600003ac0ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003ac0ea0_0, 0;
T_83.19 ;
    %load/vec4 v0x600003ac2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003ac1710_0, 0;
T_83.21 ;
    %jmp T_83.12;
T_83.10 ;
    %load/vec4 v0x600003ac13b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003ac1710_0, 0;
T_83.23 ;
    %jmp T_83.12;
T_83.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003ac0f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003ac1710_0, 0;
    %jmp T_83.12;
T_83.12 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x151e710e0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acc990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acd290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acd710_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003acd7a0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acd320_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003accbd0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003accb40_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003accd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003accc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003accf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003acc240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003acc000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003acc870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acc480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acc6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003acc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003acc3f0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003acc510_0, 0, 256;
    %end;
    .thread T_84, $init;
    .scope S_0x151e710e0;
T_85 ;
    %delay 5000, 0;
    %load/vec4 v0x600003acc990_0;
    %inv;
    %store/vec4 v0x600003acc990_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x151e710e0;
T_86 ;
    %vpi_call/w 3 139 "$display", "\000" {0 0 0};
    %vpi_call/w 3 140 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 141 "$display", "\342\225\221              STRESS TEST SUITE                             \342\225\221" {0 0 0};
    %vpi_call/w 3 142 "$display", "\342\225\221  Signed, Large Values, Overflow, Sparse, Fixed-Point       \342\225\221" {0 0 0};
    %vpi_call/w 3 143 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[TEST %0d] Negative Numbers", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  C[0] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  C[1] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967289, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967286, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967281, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967274, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "[TEST %0d] Mixed Positive/Negative", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 236, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 216, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 208 "$display", "  C[0] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 209 "$display", "  C[1] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967106, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 220, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294966866, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 500, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 222 "$display", "\000" {0 0 0};
    %vpi_call/w 3 223 "$display", "[TEST %0d] Large Positive Values (127)", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 239 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16129 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 253 "$display", "\000" {0 0 0};
    %vpi_call/w 3 254 "$display", "[TEST %0d] Large Negative Values (-128)", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 270 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16384 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 282 "$display", "\000" {0 0 0};
    %vpi_call/w 3 283 "$display", "[TEST %0d] Accumulator Stress (4 x 127*127 = 64516)", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 299 "$display", "  C[0][0] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600003acd200_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 300 "$display", "  C[3][3] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd200_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 311 "$display", "\000" {0 0 0};
    %vpi_call/w 3 312 "$display", "[TEST %0d] Mixed Sign Accumulator (127-128+127-128 = -2)", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 328 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect -2 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 341 "$display", "\000" {0 0 0};
    %vpi_call/w 3 342 "$display", "[TEST %0d] Sparse Diagonal Matrices", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd170_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd200_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 358 "$display", "  Diagonal: [%0d, %0d, %0d, %0d] (expect [5, 12, 21, 32])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 360 "$display", "  Off-diag: [%0d, %0d] (expect 0)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 12, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd170_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530027355, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd200_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 375 "$display", "\000" {0 0 0};
    %vpi_call/w 3 376 "$display", "[TEST %0d] Checkerboard Pattern", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 394 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect [4, -4, 4, -4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 411 "$display", "\000" {0 0 0};
    %vpi_call/w 3 412 "$display", "[TEST %0d] Fixed-Point Q4.4 (1.5 * 2.0 = 3.0)", v0x600003acd440_0 {0 0 0};
    %vpi_call/w 3 413 "$display", "  Q4.4 format: 0x18=1.5, 0x20=2.0, 0x28=2.5, 0x30=3.0" {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 430 "$display", "  C[0] = [%0d, %0d] (expect [768, 1024] = [3.0, 4.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 432 "$display", "  C[1] = [%0d, %0d] (expect [1280, 1536] = [5.0, 6.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 768, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3245667532, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1024, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3312776400, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 1280, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3245667540, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1536, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3312776408, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003acd440_0, 0, 32;
    %vpi_call/w 3 444 "$display", "\000" {0 0 0};
    %vpi_call/w 3 445 "$display", "[TEST %0d] All Zeros", v0x600003acd440_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac37b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3de0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x151ea2b80;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2e20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2eb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac2fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac30f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac32a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac33c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac3450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600003ac34e0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x151ea2a10;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x151ea2cf0;
    %join;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 451 "$display", "  C[0][0] = %0d (expect 0)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd050_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %load/vec4 v0x600003acd4d0_0;
    %load/vec4 v0x600003acd200_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600003a9b3c0_0, 0, 80;
    %store/vec4 v0x600003a9b330_0, 0, 32;
    %store/vec4 v0x600003a9b210_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x151e70ca0;
    %add;
    %store/vec4 v0x600003acd4d0_0, 0, 32;
    %vpi_call/w 3 458 "$display", "\000" {0 0 0};
    %vpi_call/w 3 459 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 460 "$display", "STRESS TEST SUMMARY: %0d tests, %0d errors", v0x600003acd440_0, v0x600003acd4d0_0 {0 0 0};
    %vpi_call/w 3 461 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x600003acd4d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %vpi_call/w 3 464 "$display", ">>> ALL STRESS TESTS PASSED! <<<" {0 0 0};
    %jmp T_86.1;
T_86.0 ;
    %vpi_call/w 3 466 "$display", ">>> STRESS TESTS FAILED <<<" {0 0 0};
T_86.1 ;
    %vpi_call/w 3 468 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_stress_test.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
