{"schemaVersion":{"minor":3,"patch":0,"major":0},"sections":[],"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"numberOfDataBits"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/NumberOfDataBits","kind":"typeIdentifier","text":"NumberOfDataBits","preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfDataBitsO"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"platforms":["macOS"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"variants":[{"paths":["\/documentation\/coreavr\/uartport\/numberofdatabits"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/numberOfDataBits","interfaceLanguage":"swift"},"metadata":{"modules":[{"name":"CoreAVR"}],"title":"numberOfDataBits","symbolKind":"property","role":"symbol","externalID":"s:7CoreAVR8UARTPortPAAE16numberOfDataBitsAA4UARTO06NumberefG0OvpZ","roleHeading":"Type Property","extendedModule":"CoreAVR","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"numberOfDataBits"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART"},{"kind":"text","text":"."},{"text":"NumberOfDataBits","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfDataBitsO"}]},"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3 and Section 20.11.4."},{"text":" ","type":"text"},{"text":"UCSZn0 and UCSZn1 are bits 1 and 2 on UCSRnC while UCSZn2 is bit 2 on UCSRnB","type":"text"}],"references":{"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UART/NumberOfDataBits":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/NumberOfDataBits","url":"\/documentation\/coreavr\/uart\/numberofdatabits","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.4 and Table 20-11."}],"title":"UART.NumberOfDataBits","role":"symbol","kind":"symbol","navigatorTitle":[{"text":"NumberOfDataBits","kind":"identifier"}],"type":"topic","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"NumberOfDataBits","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/numberOfDataBits":{"kind":"symbol","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"numberOfDataBits","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"NumberOfDataBits","preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfDataBitsO"}],"url":"\/documentation\/coreavr\/uartport\/numberofdatabits","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3 and Section 20.11.4."},{"text":" ","type":"text"},{"type":"text","text":"UCSZn0 and UCSZn1 are bits 1 and 2 on UCSRnC while UCSZn2 is bit 2 on UCSRnB"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/numberOfDataBits","title":"numberOfDataBits","type":"topic"}}}