Analysis & Synthesis report for sobel_edge_dector
Tue Jan 11 16:50:45 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sobel_edge_dector|i2c_dri:u_i2c_dri|cur_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 20. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 21. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 22. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 23. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay
 24. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 25. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 26. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 27. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 28. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 29. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 30. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 31. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 32. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 33. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 34. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 35. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 36. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 37. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 38. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 39. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 40. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 41. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 42. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 43. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 44. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 45. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 46. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 47. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 48. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2
 49. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2
 50. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 51. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 52. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:a_delay
 53. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 54. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 55. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 56. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 57. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 58. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 59. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 60. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 61. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 62. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 63. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 64. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 65. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 66. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 67. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 68. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 69. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 70. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 71. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 72. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 73. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 74. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 75. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 76. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 77. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 78. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 79. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
 80. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 81. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
 82. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
 83. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
 84. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 85. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3
 86. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 87. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_se9:dffpipe3
 88. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 89. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 90. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
 91. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 92. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
 93. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 94. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 95. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
 96. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
 97. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 98. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4
 99. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated
100. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated
101. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated
102. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated
103. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated
104. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated
105. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated
106. Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated
107. Source assignments for i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated
108. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4
109. Parameter Settings for User Entity Instance: Top-level Entity: |sobel_edge_dector
110. Parameter Settings for User Entity Instance: key:u_key
111. Parameter Settings for User Entity Instance: led:u_led
112. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
113. Parameter Settings for User Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg
114. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri
115. Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data
116. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor
117. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component
119. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
120. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component
121. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component
122. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector
123. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector
124. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
125. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
126. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector
127. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit
128. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
129. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
130. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion
131. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component
134. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
135. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
136. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
137. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component
141. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component
143. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component
144. Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component
145. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
146. Parameter Settings for Inferred Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0
147. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0
148. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1
149. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0
150. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5
151. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3
152. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6
153. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2
154. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0
155. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4
156. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1
157. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1
158. Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0
159. altpll Parameter Settings by Entity Instance
160. altsyncram Parameter Settings by Entity Instance
161. altshift_taps Parameter Settings by Entity Instance
162. dcfifo Parameter Settings by Entity Instance
163. lpm_mult Parameter Settings by Entity Instance
164. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7"
165. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6"
166. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5"
167. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4"
168. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3"
169. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2"
170. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1"
171. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char"
172. Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst"
173. Port Connectivity Checks: "VGA_Drive:VGA_Drive_inst"
174. Port Connectivity Checks: "sdram_top:u_sdram_top"
175. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt"
176. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt"
177. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion"
178. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"
179. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit"
180. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector"
181. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT"
182. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit"
183. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7"
184. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6"
185. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5"
186. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4"
187. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr"
188. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor"
189. Port Connectivity Checks: "i2c_dri:u_i2c_dri"
190. Port Connectivity Checks: "display:u_display"
191. Port Connectivity Checks: "Sobel_Threshold_Adj:u_Sobel_Threshold_Adj"
192. SignalTap II Logic Analyzer Settings
193. Elapsed Time Per Partition
194. Connections to In-System Debugging Instance "auto_signaltap_0"
195. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 11 16:50:45 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; sobel_edge_dector                           ;
; Top-level Entity Name              ; sobel_edge_dector                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,873                                       ;
;     Total combinational functions  ; 3,825                                       ;
;     Dedicated logic registers      ; 2,502                                       ;
; Total registers                    ; 2502                                        ;
; Total pins                         ; 97                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 313,384                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; sobel_edge_dector  ; sobel_edge_dector  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                        ; Library ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/sobel_edge_dector.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v                                              ;         ;
; ../rtl/vip/VIP_Sobel_Edge_Detector.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/VIP_Sobel_Edge_Detector.v                                    ;         ;
; ../rtl/vip/rgb2ycbcr.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/rgb2ycbcr.v                                                  ;         ;
; ../rtl/i2c_ov5640_rgb565_cfg.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/i2c_ov5640_rgb565_cfg.v                                          ;         ;
; ../rtl/vip/VIP_Matrix_Generate_3X3_8Bit.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/VIP_Matrix_Generate_3X3_8Bit.v                               ;         ;
; ../rtl/vip/Video_Image_Processor.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v                                      ;         ;
; ../rtl/vip/line_shift_RAM_8bit.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/line_shift_RAM_8bit.v                                        ;         ;
; ipcore/pll_clk.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/pll_clk.v                                                 ;         ;
; ../rtl/sdram/wrfifo.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/wrfifo.v                                                   ;         ;
; ../rtl/sdram/sdram_top.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_top.v                                                ;         ;
; ../rtl/sdram/sdram_para.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_para.v                                               ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_fifo_ctrl.v                                          ;         ;
; ../rtl/sdram/sdram_data.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_data.v                                               ;         ;
; ../rtl/sdram/sdram_ctrl.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_ctrl.v                                               ;         ;
; ../rtl/sdram/sdram_controller.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_controller.v                                         ;         ;
; ../rtl/sdram/sdram_cmd.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_cmd.v                                                ;         ;
; ../rtl/sdram/rdfifo.v                                                     ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/rdfifo.v                                                   ;         ;
; ../rtl/cmos_capture_data.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/cmos_capture_data.v                                              ;         ;
; ../rtl/i2c_dri.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/i2c_dri.v                                                        ;         ;
; ipcore/blk_mem_gen_0.v                                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v                                           ;         ;
; SQRT.v                                                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/SQRT.v                                                           ;         ;
; ../rtl/key.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/key.v                                                            ;         ;
; ../rtl/led.v                                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/led.v                                                            ;         ;
; ../rtl/seg_led.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/seg_led.v                                                        ;         ;
; ../rtl/display.v                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/display.v                                                        ;         ;
; ../rtl/Sobel_Threshold_Adj.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Sobel_Threshold_Adj.v                                            ;         ;
; ../rtl/Mode_Choose.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Mode_Choose.v                                                    ;         ;
; ../rtl/Multiple_Choice_Selector.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Multiple_Choice_Selector.v                                       ;         ;
; ../rtl/VIP_Prewitt_Edge_Detector.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VIP_Prewitt_Edge_Detector.v                                      ;         ;
; ../rtl/VIP_Gray_Median_Filter.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VIP_Gray_Median_Filter.v                                         ;         ;
; ../rtl/Median_Filter_3X3.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Median_Filter_3X3.v                                              ;         ;
; ../rtl/Sort3.v                                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Sort3.v                                                          ;         ;
; ../rtl/Line_Shift_RAM_1Bit.v                                              ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Line_Shift_RAM_1Bit.v                                            ;         ;
; ../rtl/VIP_Matrix_Generate_3X3_1Bit.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VIP_Matrix_Generate_3X3_1Bit.v                                   ;         ;
; ../rtl/VIP_Bit_Erosion_Detector.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VIP_Bit_Erosion_Detector.v                                       ;         ;
; ../rtl/VIP_Bit_Dilation_Detector.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VIP_Bit_Dilation_Detector.v                                      ;         ;
; ../rtl/Gesture_Posion.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Gesture_Posion.v                                                 ;         ;
; ../rtl/VGA_Dispaly.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VGA_Dispaly.v                                                    ;         ;
; ../rtl/VGA_Drive.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VGA_Drive.v                                                      ;         ;
; ../rtl/Lcd_Para.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Lcd_Para.v                                                       ;         ;
; ipcore/vip_char.v                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char.v                                                ;         ;
; ipcore/vip_char1.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char1.v                                               ;         ;
; ipcore/vip_char2.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char2.v                                               ;         ;
; ipcore/vip_char3.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char3.v                                               ;         ;
; ipcore/vip_char4.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char4.v                                               ;         ;
; ipcore/vip_char5.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char5.v                                               ;         ;
; ipcore/vip_char6.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char6.v                                               ;         ;
; ipcore/vip_char7.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char7.v                                               ;         ;
; altpll.tdf                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                           ;         ;
; aglobal131.inc                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                       ;         ;
; stratix_pll.inc                                                           ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;         ;
; stratixii_pll.inc                                                         ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;         ;
; cycloneii_pll.inc                                                         ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;         ;
; db/pll_clk_altpll.v                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v                                              ;         ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;         ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;         ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;         ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;         ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;         ;
; altrom.inc                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                           ;         ;
; altram.inc                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                           ;         ;
; altdpram.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;         ;
; db/altsyncram_dhn1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_dhn1.tdf                                           ;         ;
; altsqrt.tdf                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                                                          ;         ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;         ;
; dffpipe.inc                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                          ;         ;
; lpm_add_sub.tdf                                                           ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;         ;
; addcore.inc                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                          ;         ;
; look_add.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                         ;         ;
; bypassff.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;         ;
; altshift.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                         ;         ;
; alt_stratix_add_sub.inc                                                   ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                              ;         ;
; db/add_sub_qqc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_qqc.tdf                                               ;         ;
; db/add_sub_pqc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_pqc.tdf                                               ;         ;
; db/add_sub_oqc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_oqc.tdf                                               ;         ;
; db/add_sub_nqc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_nqc.tdf                                               ;         ;
; db/add_sub_fpc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_fpc.tdf                                               ;         ;
; db/add_sub_epc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_epc.tdf                                               ;         ;
; db/add_sub_dpc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_dpc.tdf                                               ;         ;
; db/add_sub_cpc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_cpc.tdf                                               ;         ;
; db/add_sub_bpc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_bpc.tdf                                               ;         ;
; db/add_sub_apc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_apc.tdf                                               ;         ;
; db/add_sub_8pc.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_8pc.tdf                                               ;         ;
; dffpipe.tdf                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                                                          ;         ;
; altshift_taps.tdf                                                         ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                    ;         ;
; lpm_counter.inc                                                           ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;         ;
; lpm_compare.inc                                                           ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;         ;
; lpm_constant.inc                                                          ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;         ;
; db/shift_taps_dsv.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/shift_taps_dsv.tdf                                            ;         ;
; db/altsyncram_nia1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_nia1.tdf                                           ;         ;
; db/cntr_7vf.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cntr_7vf.tdf                                                  ;         ;
; db/cmpr_7ic.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_7ic.tdf                                                  ;         ;
; dcfifo.tdf                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                           ;         ;
; a_graycounter.inc                                                         ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                                    ;         ;
; a_fefifo.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                                         ;         ;
; a_gray2bin.inc                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                       ;         ;
; alt_sync_fifo.inc                                                         ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                    ;         ;
; altsyncram_fifo.inc                                                       ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                  ;         ;
; db/dcfifo_nnl1.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/dcfifo_nnl1.tdf                                               ;         ;
; db/a_gray2bin_7ib.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/a_gray2bin_7ib.tdf                                            ;         ;
; db/a_graycounter_677.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/a_graycounter_677.tdf                                         ;         ;
; db/a_graycounter_2lc.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/a_graycounter_2lc.tdf                                         ;         ;
; db/altsyncram_em31.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_em31.tdf                                           ;         ;
; db/dffpipe_pe9.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/dffpipe_pe9.tdf                                               ;         ;
; db/alt_synch_pipe_vd8.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/alt_synch_pipe_vd8.tdf                                        ;         ;
; db/dffpipe_se9.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/dffpipe_se9.tdf                                               ;         ;
; db/cmpr_c66.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_c66.tdf                                                  ;         ;
; db/cmpr_b66.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_b66.tdf                                                  ;         ;
; db/mux_j28.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/mux_j28.tdf                                                   ;         ;
; db/dcfifo_aol1.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/dcfifo_aol1.tdf                                               ;         ;
; db/alt_synch_pipe_e98.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/alt_synch_pipe_e98.tdf                                        ;         ;
; db/alt_synch_pipe_0e8.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/alt_synch_pipe_0e8.tdf                                        ;         ;
; db/dffpipe_te9.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/dffpipe_te9.tdf                                               ;         ;
; db/altsyncram_lmh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_lmh1.tdf                                           ;         ;
; origin.mif                                                                ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/origin.mif                                                       ;         ;
; db/altsyncram_0gh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_0gh1.tdf                                           ;         ;
; gray.mif                                                                  ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/gray.mif                                                         ;         ;
; db/altsyncram_drh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_drh1.tdf                                           ;         ;
; m-filter.mif                                                              ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/m-filter.mif                                                     ;         ;
; db/altsyncram_2jh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_2jh1.tdf                                           ;         ;
; sobel.mif                                                                 ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/sobel.mif                                                        ;         ;
; db/altsyncram_sqh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_sqh1.tdf                                           ;         ;
; prewitt.mif                                                               ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/prewitt.mif                                                      ;         ;
; db/altsyncram_cqh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_cqh1.tdf                                           ;         ;
; erosion.mif                                                               ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/erosion.mif                                                      ;         ;
; db/altsyncram_1th1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_1th1.tdf                                           ;         ;
; dilation.mif                                                              ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/dilation.mif                                                     ;         ;
; db/altsyncram_dqh1.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_dqh1.tdf                                           ;         ;
; gesture.mif                                                               ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/gesture.mif                                                      ;         ;
; sld_signaltap.vhd                                                         ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;         ;
; sld_signaltap_impl.vhd                                                    ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;         ;
; sld_ela_control.vhd                                                       ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;         ;
; lpm_shiftreg.tdf                                                          ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;         ;
; dffeea.inc                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;         ;
; sld_mbpmg.vhd                                                             ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;         ;
; sld_ela_trigger_flow_mgr.vhd                                              ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;         ;
; sld_buffer_manager.vhd                                                    ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;         ;
; db/altsyncram_5124.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_5124.tdf                                           ;         ;
; altdpram.tdf                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                                         ;         ;
; memmodes.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                                       ;         ;
; a_hdffe.inc                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                          ;         ;
; alt_le_rden_reg.inc                                                       ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                  ;         ;
; altsyncram.inc                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                                       ;         ;
; lpm_mux.tdf                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;         ;
; muxlut.inc                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                           ;         ;
; db/mux_rsc.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/mux_rsc.tdf                                                   ;         ;
; lpm_decode.tdf                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;         ;
; declut.inc                                                                ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                           ;         ;
; db/decode_dvf.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/decode_dvf.tdf                                                ;         ;
; lpm_counter.tdf                                                           ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;         ;
; cmpconst.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;         ;
; alt_counter_stratix.inc                                                   ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;         ;
; db/cntr_hgi.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cntr_hgi.tdf                                                  ;         ;
; db/cmpr_sgc.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_sgc.tdf                                                  ;         ;
; db/cntr_g9j.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cntr_g9j.tdf                                                  ;         ;
; db/cntr_egi.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cntr_egi.tdf                                                  ;         ;
; db/cmpr_rgc.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_rgc.tdf                                                  ;         ;
; db/cntr_23j.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cntr_23j.tdf                                                  ;         ;
; db/cmpr_ngc.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_ngc.tdf                                                  ;         ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;         ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ;         ;
; sld_jtag_hub.vhd                                                          ; yes             ; Encrypted Megafunction                                ; g:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;         ;
; db/altsyncram_0391.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_0391.tdf                                           ;         ;
; db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif ;         ;
; db/shift_taps_c6m.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/shift_taps_c6m.tdf                                            ;         ;
; db/altsyncram_3l31.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_3l31.tdf                                           ;         ;
; db/add_sub_24e.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_24e.tdf                                               ;         ;
; db/cntr_6pf.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cntr_6pf.tdf                                                  ;         ;
; db/cmpr_ogc.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/cmpr_ogc.tdf                                                  ;         ;
; lpm_mult.tdf                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                         ;         ;
; multcore.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                         ;         ;
; db/mult_oct.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/mult_oct.tdf                                                  ;         ;
; multcore.tdf                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                                                         ;         ;
; csa_add.inc                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                                                          ;         ;
; mpar_add.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                                                         ;         ;
; muleabz.inc                                                               ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                                                          ;         ;
; mul_lfrg.inc                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                         ;         ;
; mul_boothc.inc                                                            ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                                                       ;         ;
; alt_ded_mult.inc                                                          ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                     ;         ;
; alt_ded_mult_y.inc                                                        ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                   ;         ;
; mpar_add.tdf                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                                                         ;         ;
; db/add_sub_bfh.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_bfh.tdf                                               ;         ;
; altshift.tdf                                                              ; yes             ; Megafunction                                          ; g:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                                                         ;         ;
; db/add_sub_kgh.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_kgh.tdf                                               ;         ;
; db/add_sub_lgh.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_lgh.tdf                                               ;         ;
; db/add_sub_jgh.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/add_sub_jgh.tdf                                               ;         ;
; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_38o1.tdf ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/altsyncram_38o1.tdf                                           ;         ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,873          ;
;                                             ;                ;
; Total combinational functions               ; 3825           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1294           ;
;     -- 3 input functions                    ; 1521           ;
;     -- <=2 input functions                  ; 1010           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2532           ;
;     -- arithmetic mode                      ; 1293           ;
;                                             ;                ;
; Total registers                             ; 2502           ;
;     -- Dedicated logic registers            ; 2502           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 97             ;
; Total memory bits                           ; 313384         ;
; Embedded Multiplier 9-bit elements          ; 8              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; cam_pclk~input ;
; Maximum fan-out                             ; 1668           ;
; Total fan-out                               ; 28519          ;
; Average fan-out                             ; 3.95           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sobel_edge_dector                                                                                      ; 3825 (3)          ; 2502 (0)     ; 313384      ; 8            ; 0       ; 4         ; 97   ; 0            ; |sobel_edge_dector                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Mode_Choose:u_Mode_Choose|                                                                          ; 14 (14)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Mode_Choose:u_Mode_Choose                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Multiple_Choice_Selector:u_Multiple_Choice_Selector|                                                ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Multiple_Choice_Selector:u_Multiple_Choice_Selector                                                                                                                                                                                                                                                                                  ; work         ;
;    |Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|                                                          ; 31 (31)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Sobel_Threshold_Adj:u_Sobel_Threshold_Adj                                                                                                                                                                                                                                                                                            ; work         ;
;    |VGA_Dispaly:VGA_Dispaly_inst|                                                                       ; 492 (492)         ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;       |vip_char1:u_vip_char1|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_0gh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char2:u_vip_char2|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_drh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char3:u_vip_char3|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_2jh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char4:u_vip_char4|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_sqh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char5:u_vip_char5|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_cqh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char6:u_vip_char6|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_1th1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char7:u_vip_char7|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_dqh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;       |vip_char:u_vip_char|                                                                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_lmh1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;    |VGA_Drive:VGA_Drive_inst|                                                                           ; 101 (101)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|VGA_Drive:VGA_Drive_inst                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Video_Image_Processor:u_Video_Image_Processor|                                                      ; 1789 (60)         ; 914 (20)     ; 36904       ; 8            ; 0       ; 4         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor                                                                                                                                                                                                                                                                                        ; work         ;
;       |Gesture_Posion:u_Gesture_Posion|                                                                 ; 113 (113)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion                                                                                                                                                                                                                                                        ; work         ;
;       |VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|                                           ; 29 (5)            ; 35 (10)      ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector                                                                                                                                                                                                                                  ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|                                  ; 24 (9)            ; 25 (15)      ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                                      ; work         ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                 ; 15 (0)            ; 10 (0)       ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                            ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                  ; 15 (0)            ; 10 (0)       ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                                      ; work         ;
;                   |shift_taps_dsv:auto_generated|                                                       ; 15 (0)            ; 10 (0)       ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated                                                        ; work         ;
;                      |altsyncram_nia1:altsyncram2|                                                      ; 0 (0)             ; 0 (0)        ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2                            ; work         ;
;                      |cntr_7vf:cntr1|                                                                   ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1                                         ; work         ;
;                         |cmpr_7ic:cmpr4|                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4                          ; work         ;
;       |VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|                                             ; 29 (5)            ; 35 (10)      ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector                                                                                                                                                                                                                                    ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|                         ; 24 (9)            ; 25 (15)      ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector                                                                                                                                                               ; work         ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                 ; 15 (0)            ; 10 (0)       ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                     ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                  ; 15 (0)            ; 10 (0)       ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                               ; work         ;
;                   |shift_taps_dsv:auto_generated|                                                       ; 15 (0)            ; 10 (0)       ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated                                                 ; work         ;
;                      |altsyncram_nia1:altsyncram2|                                                      ; 0 (0)             ; 0 (0)        ; 2044        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2                     ; work         ;
;                      |cntr_7vf:cntr1|                                                                   ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1                                  ; work         ;
;                         |cmpr_7ic:cmpr4|                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4                   ; work         ;
;       |VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|                                                 ; 525 (8)           ; 240 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter                                                                                                                                                                                                                                        ; work         ;
;          |Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|                                            ; 434 (0)           ; 113 (9)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median                                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_1|                                                                           ; 78 (78)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_2|                                                                           ; 78 (78)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_3|                                                                           ; 78 (78)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_4|                                                                           ; 42 (42)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_5|                                                                           ; 58 (58)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_6|                                                                           ; 42 (42)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6                                                                                                                                                                      ; work         ;
;             |Sort3:u_Sort3_7|                                                                           ; 58 (58)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7                                                                                                                                                                      ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|                           ; 83 (73)           ; 127 (86)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median                                                                                                                                                                     ; work         ;
;             |line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|                                                 ; 10 (10)           ; 41 (41)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit                                                                                                                           ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_1|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1                                                                                              ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component                                                              ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                               ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_2|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2                                                                                              ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component                                                              ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                               ; work         ;
;       |VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|                                           ; 402 (166)         ; 215 (88)     ; 16432       ; 4            ; 0       ; 2         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector                                                                                                                                                                                                                                  ; work         ;
;          |SQRT:u_SQRT_Prewitt|                                                                          ; 152 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt                                                                                                                                                                                                              ; work         ;
;             |altsqrt:ALTSQRT_component|                                                                 ; 152 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component                                                                                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[10]|                                                            ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                        ; work         ;
;                   |add_sub_qqc:auto_generated|                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                             ; work         ;
;                |lpm_add_sub:subtractors[1]|                                                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                         ; work         ;
;                   |add_sub_apc:auto_generated|                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[2]|                                                             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                         ; work         ;
;                   |add_sub_bpc:auto_generated|                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[3]|                                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                         ; work         ;
;                   |add_sub_cpc:auto_generated|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[4]|                                                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                         ; work         ;
;                   |add_sub_dpc:auto_generated|                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[5]|                                                             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                         ; work         ;
;                   |add_sub_epc:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[6]|                                                             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                         ; work         ;
;                   |add_sub_fpc:auto_generated|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[7]|                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                         ; work         ;
;                   |add_sub_nqc:auto_generated|                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[8]|                                                             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                         ; work         ;
;                   |add_sub_oqc:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                              ; work         ;
;                |lpm_add_sub:subtractors[9]|                                                             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                         ; work         ;
;                   |add_sub_pqc:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                              ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|                          ; 84 (67)           ; 127 (82)     ; 16432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt                                                                                                                                                              ; work         ;
;             |line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|                                                 ; 17 (10)           ; 45 (41)      ; 16432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit                                                                                                                    ; work         ;
;                |altshift_taps:shiftin_d0_rtl_0|                                                         ; 7 (0)             ; 4 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0                                                                                     ; work         ;
;                   |shift_taps_c6m:auto_generated|                                                       ; 7 (2)             ; 4 (2)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated                                                       ; work         ;
;                      |altsyncram_3l31:altsyncram4|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4                           ; work         ;
;                      |cntr_6pf:cntr1|                                                                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1                                        ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_1|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                        ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_2|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_dhn1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                        ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0                                                                                                                                                                                                                   ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                                           ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1                                                                                                                                                                                                                   ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                                           ; work         ;
;       |VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|                                               ; 334 (167)         ; 95 (91)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector                                                                                                                                                                                                                                      ; work         ;
;          |SQRT:u_SQRT|                                                                                  ; 161 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT                                                                                                                                                                                                                          ; work         ;
;             |altsqrt:ALTSQRT_component|                                                                 ; 161 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component                                                                                                                                                                                                ; work         ;
;                |lpm_add_sub:subtractors[10]|                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                    ; work         ;
;                   |add_sub_qqc:auto_generated|                                                          ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                                         ; work         ;
;                |lpm_add_sub:subtractors[1]|                                                             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                     ; work         ;
;                   |add_sub_apc:auto_generated|                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[2]|                                                             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                     ; work         ;
;                   |add_sub_bpc:auto_generated|                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[3]|                                                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                     ; work         ;
;                   |add_sub_cpc:auto_generated|                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[4]|                                                             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                     ; work         ;
;                   |add_sub_dpc:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[5]|                                                             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                     ; work         ;
;                   |add_sub_epc:auto_generated|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[6]|                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                     ; work         ;
;                   |add_sub_fpc:auto_generated|                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[7]|                                                             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                     ; work         ;
;                   |add_sub_nqc:auto_generated|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[8]|                                                             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                     ; work         ;
;                   |add_sub_oqc:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[9]|                                                             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                     ; work         ;
;                   |add_sub_pqc:auto_generated|                                                          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                                          ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|                                  ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit                                                                                                                                                                          ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0                                                                                                                                                                                                                       ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                                               ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1                                                                                                                                                                                                                       ; work         ;
;             |mult_oct:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                                               ; work         ;
;       |rgb2ycbcr:u_rgb2ycbcr|                                                                           ; 297 (189)         ; 154 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult2|                                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult3|                                                                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult4|                                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult5|                                                                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult6|                                                                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6                                                                                                                                                                                                                                                   ; work         ;
;             |multcore:mult_core|                                                                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|                                                              ; 38 (38)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|cmos_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                                                ; work         ;
;    |i2c_dri:u_i2c_dri|                                                                                  ; 86 (86)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                                                    ; 58 (58)           ; 26 (26)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:Ram0_rtl_0|                                                                           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram_0391:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;    |key:u_key|                                                                                          ; 58 (58)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|key:u_key                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |led:u_led|                                                                                          ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|led:u_led                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pll_clk:u_pll_clk|                                                                                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |sdram_top:u_sdram_top|                                                                              ; 470 (0)           ; 338 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|                                                             ; 167 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 64 (64)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 100 (100)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                                                                      ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 303 (76)          ; 236 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo|                                                                              ; 114 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 114 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_aol1:auto_generated|                                                             ; 114 (17)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 25 (25)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                ; work         ;
;                      |dffpipe_te9:dffpipe4|                                                             ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4                                                                                                                                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;          |wrfifo:u_wrfifo|                                                                              ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_nnl1:auto_generated|                                                             ; 113 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                                ; work         ;
;                      |dffpipe_se9:dffpipe3|                                                             ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3                                                                                                                                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 508 (1)           ; 974 (104)    ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 507 (0)           ; 870 (0)      ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 507 (88)          ; 870 (290)    ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_5124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 124 (1)           ; 276 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 104 (0)           ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 156 (156)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 104 (0)           ; 104 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 19 (19)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 137 (10)          ; 121 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 52 (52)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sobel_edge_dector|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------+
; VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Gray.mif                                                      ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../M-Filter.mif                                                  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Sobel.mif                                                     ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Prewitt.mif                                                   ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Erosion.mif                                                   ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Dilation.mif                                                  ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Gesture.mif                                                   ;
; VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Single Port      ; 256          ; 64           ; --           ; --           ; 16384  ; ../Origin.mif                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 1022         ; 2            ; 1022         ; 2            ; 2044   ; None                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1022         ; 2            ; 1022         ; 2            ; 2044   ; None                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48     ; None                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                                                             ;
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                                                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5124:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 52           ; 2048         ; 52           ; 106496 ; None                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                   ; IP Include File                                                           ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char                                                                                                                                                                                               ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char.v      ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char1.v     ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char2.v     ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char3.v     ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char4.v     ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char5.v     ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char6.v     ;
; Altera ; RAM: 1-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7                                                                                                                                                                                             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/vip_char7.v     ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                      ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Line_Shift_RAM_1Bit.v  ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                               ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Line_Shift_RAM_1Bit.v  ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1        ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2        ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v ;
; Altera ; ALTSQRT                    ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt                                                                                                                        ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/SQRT.v                 ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2 ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v ;
; Altera ; ALTSQRT                    ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT                                                                                                                                    ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/SQRT.v                 ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2             ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/blk_mem_gen_0.v ;
; Altera ; ALTPLL                     ; 13.1    ; N/A          ; N/A          ; |sobel_edge_dector|pll_clk:u_pll_clk                                                                                                                                                                                                                              ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/pll_clk.v       ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                        ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/rdfifo.v         ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                        ; C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/wrfifo.v         ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sobel_edge_dector|i2c_dri:u_i2c_dri|cur_state                                                                                                                                     ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                   ;
+------------------------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                       ; Free of Timing Hazards ;
+------------------------------------------------------------------+-------------------------------------------+------------------------+
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[0]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[1]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[2]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[3]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[4]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[5]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[7]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[8]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[9]                         ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[10]                        ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[11]                        ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[12]                        ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[13]                        ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[14]                        ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15]                        ; VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_clk      ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[0]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[1]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[2]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[3]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[4]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[5]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[6]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[7]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[8]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[9]  ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[10] ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[11] ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[12] ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[13] ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[14] ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[15] ; Mode_Choose:u_Mode_Choose|out_a[3]        ; yes                    ;
; Number of user-specified and inferred latches = 33               ;                                           ;                        ;
+------------------------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[14,15]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[0..6,15]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[13..15]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[0..6,15]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[13..15]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|num[1..23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                     ;
; display:u_display|sign                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                     ;
; seg_led:u_seg_led|num[0]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                     ;
; display:u_display|data[0..19]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                     ;
; display:u_display|point[0..5]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                     ;
; seg_led:u_seg_led|seg_sel[0..5]                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|num_disp[0..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|dot_disp                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|seg_led[6,7]                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|seg_led[1..5]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[7]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|seg_led[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; seg_led:u_seg_led|clk_cnt[0..3]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                     ;
; seg_led:u_seg_led|dri_clk                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                     ;
; seg_led:u_seg_led|cnt0[0..12]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                     ;
; seg_led:u_seg_led|flag                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                     ;
; seg_led:u_seg_led|cnt_sel[0..2]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                     ;
; i2c_dri:u_i2c_dri|wr_flag                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                                       ; Lost fanout                                                                                                                                                                                                                                     ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                                       ; Lost fanout                                                                                                                                                                                                                                     ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                                       ; Lost fanout                                                                                                                                                                                                                                     ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                                       ; Lost fanout                                                                                                                                                                                                                                     ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                                                                                                     ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                                                                                            ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                                                                                                     ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                                                                                            ;
; Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2_dilation                                                                                                                                          ; Merged with Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2                                                                                                                                                       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[7]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[7]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[6]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[6]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[5]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[5]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[4]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[4]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[3]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[3]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[2]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[2]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[1]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[1]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|row3_data[0]                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|row3_data[0]                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_href_r[0]                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_href_r[0]                                         ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_clken_r[0]                                                ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_clken_r[0]                                        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[0]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[0]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[0]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[0]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[1]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[1]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[2]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[2]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[3]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[3]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[4]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[4]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[5]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[5]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[6]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[6]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[7]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[7]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[1]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[1]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[2]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|clken_dly[2]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_href_r[1]                                     ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|per_frame_clken_r[1]                                    ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_clken_r[1]                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[0] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[0]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[1] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[1]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[2] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[2]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[3] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[3]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[4] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[4]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[5] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[5]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[6] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[6]                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[7] ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[7]                 ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[9]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[14]                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[8]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[13]                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[7]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[12]                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[9]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[14]                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[8]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[13]                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[7]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[12]                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[0]                                                                                                            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[0]                                                                                                            ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[0]                                                                                                             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[0]                                                                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[1]                                                                                                            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[1]                                                                                                            ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[0]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[0]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[1]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[1]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[2]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[2]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[3]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[3]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[4]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[4]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[5]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[5]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[6]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[6]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[7]             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[7]     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[1]                                                                                                         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[1]                                                                                                                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[2]                                                                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[2]                                                                                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[2]                                                                                                             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[2]                                                                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[3]                                                                                                            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[3]                                                                                                            ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p33[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p33[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[3]                                                                                                         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[3]                                                                                                                 ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_clken_r[4]                                                                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken_r[4]                                                                                                                ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href_r[4]                                                                                                             ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|per_frame_href_r[4]                                                                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p32[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p32[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[5]                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                                                              ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                                                                  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                                                              ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                                                                  ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[7]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[7]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion2_dilation                                                                                                                                                ; Merged with Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion2                                                                                                                                                             ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[0]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[0] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[1]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[1] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[2]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[2] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[3]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[3] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[4]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[4] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[5]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[5] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[6]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[6] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[7]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[7] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[8]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[8] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[9]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d1[9] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[0]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[0]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[1]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[1]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[2]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[2]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[3]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[3]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[4]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[4]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[5]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[5]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[6]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[6]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[7]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[7]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[8]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[8]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[9]            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr[9]    ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[7]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[7]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[0]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[0] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[1]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[1] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[2]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[2] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[3]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[3] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[4]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[4] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[5]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[5] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[6]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[6] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[7]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[7] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[8]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[8] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[9]         ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|ram_rd_addr_d0[9] ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p23[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p23[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p13[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p13[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[6]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[6]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[5]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[5]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[4]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[4]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[3]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[3]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[2]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[2]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[1]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[1]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[0]              ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|taps0x_d0[0]      ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p12[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p12[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p21[0]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[6]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[6]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[5]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[5]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[4]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[4]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[3]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[3]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[2]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[2]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p31[1]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p31[1]                                               ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|matrix_p11[0]                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p11[0]                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[12]                                                                                                                                                ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m1[0]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[0]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[0]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[12]                                                                                                                                                ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[0]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m2[13]                                                                                                                                                ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m1[0]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m1[13]                                                                                                                                                ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[1]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                                     ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                          ;
; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                                                                    ; Merged with VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                                                    ;
; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                                                                    ; Merged with VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                                                    ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[3]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[2]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m2[1]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                                     ;
; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m2[2]                                                                                                                                                 ; Merged with Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[2]                                                                                                                                                     ;
; Total Number of Removed Registers = 334                                                                                                                                                                                         ;                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                          ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; seg_led:u_seg_led|num_disp[3]                                      ; Stuck at GND              ; seg_led:u_seg_led|seg_led[7], seg_led:u_seg_led|seg_led[6],                         ;
;                                                                    ; due to stuck port data_in ; seg_led:u_seg_led|seg_led[5], seg_led:u_seg_led|seg_led[4],                         ;
;                                                                    ;                           ; seg_led:u_seg_led|seg_led[3], seg_led:u_seg_led|seg_led[2],                         ;
;                                                                    ;                           ; seg_led:u_seg_led|seg_led[1], seg_led:u_seg_led|seg_led[0]                          ;
; seg_led:u_seg_led|num[3]                                           ; Lost Fanouts              ; display:u_display|data[19], display:u_display|data[18], display:u_display|data[17], ;
;                                                                    ;                           ; display:u_display|data[16], display:u_display|data[15]                              ;
; seg_led:u_seg_led|num[23]                                          ; Lost Fanouts              ; display:u_display|point[5], seg_led:u_seg_led|dri_clk                               ;
; seg_led:u_seg_led|num[19]                                          ; Lost Fanouts              ; display:u_display|point[4]                                                          ;
; seg_led:u_seg_led|num[15]                                          ; Lost Fanouts              ; display:u_display|point[3]                                                          ;
; seg_led:u_seg_led|num[11]                                          ; Lost Fanouts              ; display:u_display|point[2]                                                          ;
; seg_led:u_seg_led|num[7]                                           ; Lost Fanouts              ; display:u_display|point[1]                                                          ;
; seg_led:u_seg_led|num[20]                                          ; Lost Fanouts              ; display:u_display|sign                                                              ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                  ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2502  ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 230   ;
; Number of registers using Asynchronous Clear ; 1679  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_dri:u_i2c_dri|scl                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                 ; 1       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[0]                                                                                                                   ; 3       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[1]                                                                                                                   ; 3       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[5]                                                                                                                   ; 3       ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                      ; 93      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min[10]                                                                                        ; 2       ;
; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[3]                                                                                                                       ; 14      ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[8]                                                                                       ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[9]                                                                                       ; 2       ;
; Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[10]                                                                                      ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                               ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0              ; 8       ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                      ; 8       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                      ; 4       ;
; key:u_key|key_data_r[1]                                                                                                                                                        ; 2       ;
; key:u_key|key_data_r[0]                                                                                                                                                        ; 2       ;
; key:u_key|key_data_r[3]                                                                                                                                                        ; 2       ;
; key:u_key|key_data_r[2]                                                                                                                                                        ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                               ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 63                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                      ; Megafunction                                                                                                                                                                                                                       ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0..23]                                                                                                                                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0                                                                                                                                                                                         ; RAM        ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[0..7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0 ; SHIFT_TAPS ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[0..7]             ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0 ; SHIFT_TAPS ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[0..7] ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0 ; SHIFT_TAPS ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d2[0..7]        ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0 ; SHIFT_TAPS ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d1[0..7]        ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0 ; SHIFT_TAPS ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0[0..7]        ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7|mid_data[2]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5|mid_data[3]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max_r[11]                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[2]                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_max_r[5]                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_min_r[3]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|mid_data[1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|mid_data[3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|mid_data[5]           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|cnt_y[9]                                                                                                ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|matrix_p22[5] ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|matrix_p12[6]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[1]                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|matrix_p12     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|key:u_key|delay_cnt[1]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6|max_data[6]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4|min_data[3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|min_data[4]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|min_data[3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|min_data[0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_3|max_data[3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_2|max_data[6]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1|max_data[1]           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |sobel_edge_dector|Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[6]                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sobel_edge_dector|Mode_Choose:u_Mode_Choose|out_a[2]                                                                                                                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |sobel_edge_dector|Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Grade[2]                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sobel_edge_dector|i2c_dri:u_i2c_dri|cnt[3]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sobel_edge_dector|Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|y_min_r[8]                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |sobel_edge_dector|Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[5]                                                                                                                          ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |sobel_edge_dector|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sobel_edge_dector|Multiple_Choice_Selector:u_Multiple_Choice_Selector|out_data[1]                                                                                                                       ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|Mux13                                                                                                                                                    ;
; 14:1               ; 11 bits   ; 99 LEs        ; 22 LEs               ; 77 LEs                 ; No         ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6]                                                                                                                                              ;
; 16:1               ; 5 bits    ; 50 LEs        ; 15 LEs               ; 35 LEs                 ; No         ; |sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|lcd_data[12]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |sobel_edge_dector|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0391:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sobel_edge_dector ;
+----------------+----------------------------+-------------------------------------+
; Parameter Name ; Value                      ; Type                                ;
+----------------+----------------------------+-------------------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary                     ;
; BIT_CTRL       ; 1                          ; Unsigned Binary                     ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary                     ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                     ;
; CMOS_H_PIXEL   ; 000000000000010000000000   ; Unsigned Binary                     ;
; CMOS_V_PIXEL   ; 000000000000001100000000   ; Unsigned Binary                     ;
+----------------+----------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: key:u_key ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; KEY_WIDTH      ; 4     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: led:u_led ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; LED_WIDTH      ; 4     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 13                        ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 10                        ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg ;
+----------------+--------------------------+----------------------------------+
; Parameter Name ; Value                    ; Type                             ;
+----------------+--------------------------+----------------------------------+
; CMOS_H_PIXEL   ; 000000000000010000000000 ; Unsigned Binary                  ;
; CMOS_V_PIXEL   ; 000000000000001100000000 ; Unsigned Binary                  ;
+----------------+--------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri ;
+----------------+----------------------------+------------------+
; Parameter Name ; Value                      ; Type             ;
+----------------+----------------------------+------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary  ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary  ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary  ;
+----------------+----------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; IMG_HDISP      ; 10000000000 ; Unsigned Binary                                             ;
; IMG_VDISP      ; 01100000000 ; Unsigned Binary                                             ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                                                                                            ;
; Q_PORT_WIDTH   ; 11    ; Signed Integer                                                                                                                                            ;
; R_PORT_WIDTH   ; 12    ; Signed Integer                                                                                                                                            ;
; PIPELINE       ; 0     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 10000000000 ; Unsigned Binary                                                                                                 ;
; IMG_VDISP      ; 01100000000 ; Unsigned Binary                                                                                                 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 10000000000 ; Unsigned Binary                                                                                                                                                                      ;
; IMG_VDISP      ; 01100000000 ; Unsigned Binary                                                                                                                                                                      ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 10000000000 ; Unsigned Binary                                                                                                                                                                                                                ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                              ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                                                    ;
; TAP_DISTANCE   ; 10000000000    ; Unsigned Binary                                                                                                                                                                                                                                                   ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_dsv ; Untyped                                                                                                                                                                                                                                                           ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 10000000000 ; Unsigned Binary                                                                                                   ;
; IMG_VDISP      ; 01100000000 ; Unsigned Binary                                                                                                   ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 10000000000 ; Unsigned Binary                                                                                                                                                               ;
; IMG_VDISP      ; 01100000000 ; Unsigned Binary                                                                                                                                                               ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 10000000000 ; Unsigned Binary                                                                                                                                                                                                         ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 10000000000    ; Unsigned Binary                                                                                                                                                                                                                                            ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_dsv ; Untyped                                                                                                                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; ROW_CNT        ; 1024  ; Signed Integer                                                                                    ;
; COL_CNT        ; 768   ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt|altsqrt:ALTSQRT_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                                                                                                        ;
; Q_PORT_WIDTH   ; 11    ; Signed Integer                                                                                                                                                        ;
; R_PORT_WIDTH   ; 12    ; Signed Integer                                                                                                                                                        ;
; PIPELINE       ; 0     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_nnl1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_aol1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ../Origin.mif        ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_lmh1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../Gray.mif          ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_0gh1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../M-Filter.mif      ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_drh1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../Sobel.mif         ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_2jh1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../Prewitt.mif       ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_sqh1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../Erosion.mif       ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_cqh1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../Dilation.mif      ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_1th1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ../Gesture.mif       ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_dqh1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 52                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 52                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 41379                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 49379                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 181                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                 ;
+------------------------------------+------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                            ; Type           ;
+------------------------------------+------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                              ; Untyped        ;
; WIDTH_A                            ; 24                                                               ; Untyped        ;
; WIDTHAD_A                          ; 8                                                                ; Untyped        ;
; NUMWORDS_A                         ; 256                                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; INIT_FILE                          ; db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0391                                                  ; Untyped        ;
+------------------------------------+------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                            ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                         ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                                                                                         ;
; WIDTH          ; 16             ; Untyped                                                                                                                                                                                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                                                                                                                                                                                         ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                         ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                                                         ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                            ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                         ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                                                         ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                         ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                                             ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                                             ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                                                                             ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                             ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                                                      ;
; Entity Instance            ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 10000000000                                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                                      ;
; Entity Instance            ; Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component        ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 10000000000                                                                                                                                                                                                                                            ;
;     -- WIDTH               ; 1                                                                                                                                                                                                                                                      ;
; Entity Instance            ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                                                                      ;
;     -- WIDTH               ; 16                                                                                                                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                             ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 11                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1                                 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 14                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
; Entity Instance                       ; Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                 ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1"                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char"                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "VGA_Dispaly:VGA_Dispaly_inst" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; rfifo_rd_ready ; Input ; Info     ; Stuck at VCC         ;
+----------------+-------+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Drive:VGA_Drive_inst"                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; lcd_blank ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; lcd_dclk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"     ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[19..18] ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[23..20] ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[17..0]  ; Input ; Info     ; Stuck at GND ;
; wr_len[8..0]        ; Input ; Info     ; Stuck at GND ;
; wr_len[9]           ; Input ; Info     ; Stuck at VCC ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[19..18] ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[23..20] ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[17..0]  ; Input ; Info     ; Stuck at GND ;
; rd_len[8..0]        ; Input ; Info     ; Stuck at GND ;
; rd_len[9]           ; Input ; Info     ; Stuck at VCC ;
; sdram_read_valid    ; Input ; Info     ; Stuck at VCC ;
; sdram_pingpang_en   ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|SQRT:u_SQRT_Prewitt" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion"                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oDATA_length   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; oDATA_area     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; fingertip_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; en             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; post_img       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; post_img[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_7" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; min_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_6" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mid_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; min_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_5" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; min_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_4" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; mid_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr" ;
+--------+--------+----------+--------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                            ;
+--------+--------+----------+--------------------------------------------------------------------+
; img_cb ; Output ; Info     ; Explicitly unconnected                                             ;
; img_cr ; Output ; Info     ; Explicitly unconnected                                             ;
+--------+--------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor"                                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; post_img_Y_median[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_frame_vsync         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; out_frame_href          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; out_frame_clken         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_img_Bit             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_frame_vsync_prewitt ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; out_frame_href_prewitt  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; out_img_imy[1..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data_tx                 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_tx[7..1]" have no fanouts                   ;
; data_tx                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lcd_x                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lcd_y                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; post_img                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dri"           ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at VCC           ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND           ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:u_display"                                                                                                                                                ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                 ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sobel_Threshold ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "Sobel_Threshold[7..4]" will be connected to GND. ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel_Threshold_Adj:u_Sobel_Threshold_Adj"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Sobel_Grade ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 52                  ; 52               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                             ; Details ;
+--------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[0]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[0]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[10]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[10]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[11]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[11]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[12]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[12]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[13]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[13]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[14]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[14]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[15]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[15]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[16]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[16]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[17]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[17]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[18]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[18]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[19]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[19]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[1]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[1]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[2]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[2]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[3]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[3]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[4]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[4]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[5]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[5]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[6]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[6]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[7]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[7]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[8]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[8]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[9]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[9]                                                                                                 ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated|op_1~26_wirecell ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated|op_1~26_wirecell ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Gxy_square[20]                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated|op_1~14_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated|op_1~14_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated|op_1~12_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated|op_1~12_wirecell  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated|op_1~8_wirecell   ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated|op_1~8_wirecell   ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated|op_1~0            ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|q[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated|op_1~0            ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[0]~_wirecell                                                                                                                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[0]~_wirecell                                                                                                                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[1]~_wirecell                                                                                                                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[1]~_wirecell                                                                                                                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[2]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[2]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[3]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[3]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[4]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[4]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[5]~_wirecell                                                                                                                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[5]~_wirecell                                                                                                                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[6]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sobel_Threshold_Adj:u_Sobel_Threshold_Adj|Sobel_Threshold[6]                                                                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                           ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Sobel_Threshold[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                           ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[2]                                       ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_clken    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_clken_r[2]                                       ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[2]                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_href     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_href_r[2]                                        ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_vsync_r[2]                                       ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_frame_vsync    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|median_frame_vsync_r[2]                                       ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[0]~0                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[0]~0                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[1]~1                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[1]~1                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[2]~2                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[2]~2                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[3]~3                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[3]~3                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[4]~4                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[4]~4                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[5]~5                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[5]~5                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[6]~6                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[6]~6                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[7]~7                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|per_img_Y[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|pos_img_Y[7]~7                                                                                                  ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|post_img_Bit       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|post_img_Bit~0                                                                                                ; N/A     ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|post_img_Bit       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|post_img_Bit~0                                                                                                ; N/A     ;
; cam_pclk                                                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; cam_pclk                                                                                                                                                                                                      ; N/A     ;
+--------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jan 11 16:50:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sobel_edge_dector -c sobel_edge_dector
Warning (125092): Tcl Script File ipcore/blk_mem_gen_1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ipcore/blk_mem_gen_1.qip
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Warning (10275): Verilog HDL Module Instantiation warning at sobel_edge_dector.v(159): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v
    Info (12023): Found entity 1: sobel_edge_dector
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip/vip_sobel_edge_detector.v
    Info (12023): Found entity 1: VIP_Sobel_Edge_Detector
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip/rgb2ycbcr.v
    Info (12023): Found entity 1: rgb2ycbcr
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/i2c_ov5640_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov5640_rgb565_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip/vip_matrix_generate_3x3_8bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_8Bit
Warning (10275): Verilog HDL Module Instantiation warning at Video_Image_Processor.v(230): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at Video_Image_Processor.v(276): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip/video_image_processor.v
    Info (12023): Found entity 1: Video_Image_Processor
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip/line_shift_ram_8bit.v
    Info (12023): Found entity 1: line_shift_RAM_8bit
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vga_driver.v
    Info (12023): Found entity 1: vga_driver
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/blk_mem_gen_0.v
    Info (12023): Found entity 1: blk_mem_gen_0
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: SQRT
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/key.v
    Info (12023): Found entity 1: key
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/led.v
    Info (12023): Found entity 1: led
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/seg_led.v
    Info (12023): Found entity 1: seg_led
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/display.v
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sobel_threshold_adj.v
    Info (12023): Found entity 1: Sobel_Threshold_Adj
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/mode_choose.v
    Info (12023): Found entity 1: Mode_Choose
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/multiple_choice_selector.v
    Info (12023): Found entity 1: Multiple_Choice_Selector
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/count_fps.v
    Info (12023): Found entity 1: count_fps
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip_prewitt_edge_detector.v
    Info (12023): Found entity 1: VIP_Prewitt_Edge_Detector
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip_gray_median_filter.v
    Info (12023): Found entity 1: VIP_Gray_Median_Filter
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/median_filter_3x3.v
    Info (12023): Found entity 1: Median_Filter_3X3
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/sort3.v
    Info (12023): Found entity 1: Sort3
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/shift_ram.v
    Info (12023): Found entity 1: shift_ram
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/line_shift_ram_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_1Bit
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip_matrix_generate_3x3_1bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_1Bit
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip_bit_erosion_detector.v
    Info (12023): Found entity 1: VIP_Bit_Erosion_Detector
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vip_bit_dilation_detector.v
    Info (12023): Found entity 1: VIP_Bit_Dilation_Detector
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/gesture_posion.v
    Info (12023): Found entity 1: Gesture_Posion
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vga_dispaly.v
    Info (12023): Found entity 1: VGA_Dispaly
Info (12021): Found 1 design units, including 1 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/vga_drive.v
    Info (12023): Found entity 1: VGA_Drive
Info (12021): Found 0 design units, including 0 entities, in source file /users/acer/desktop/sobel_edge_dector+suanfa/rtl/lcd_para.v
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char.v
    Info (12023): Found entity 1: vip_char
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char1.v
    Info (12023): Found entity 1: vip_char1
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char2.v
    Info (12023): Found entity 1: vip_char2
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char3.v
    Info (12023): Found entity 1: vip_char3
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char4.v
    Info (12023): Found entity 1: vip_char4
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char5.v
    Info (12023): Found entity 1: vip_char5
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char6.v
    Info (12023): Found entity 1: vip_char6
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/vip_char7.v
    Info (12023): Found entity 1: vip_char7
Warning (10236): Verilog HDL Implicit Net warning at sobel_edge_dector.v(217): created implicit net for "uart_en_w"
Warning (10236): Verilog HDL Implicit Net warning at sobel_edge_dector.v(348): created implicit net for "uart_data_w"
Info (12127): Elaborating entity "sobel_edge_dector" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sobel_edge_dector.v(82): object "mean_data" assigned a value but never read
Warning (10034): Output port "uart_txd" at sobel_edge_dector.v(44) has no driver
Info (12128): Elaborating entity "Multiple_Choice_Selector" for hierarchy "Multiple_Choice_Selector:u_Multiple_Choice_Selector"
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(50): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(53): variable "in_a_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(55): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(58): variable "in_b_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(60): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(63): variable "in_c_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(65): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(68): variable "in_d_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(70): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(73): variable "in_e_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(75): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(78): variable "in_f_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(80): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(83): variable "in_g_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(85): variable "in_a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(88): variable "in_h_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(49): inferring latch(es) for variable "out_clk", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Multiple_Choice_Selector.v(49): inferring latch(es) for variable "out_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out_data[0]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[1]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[2]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[3]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[4]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[5]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[6]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[7]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[8]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[9]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[10]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[11]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[12]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[13]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[14]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_data[15]" at Multiple_Choice_Selector.v(49)
Info (10041): Inferred latch for "out_clk" at Multiple_Choice_Selector.v(49)
Info (12128): Elaborating entity "Mode_Choose" for hierarchy "Mode_Choose:u_Mode_Choose"
Info (10264): Verilog HDL Case Statement information at Mode_Choose.v(40): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at Mode_Choose.v(31): inferring latch(es) for variable "out_b", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out_b" at Mode_Choose.v(31)
Info (12128): Elaborating entity "key" for hierarchy "key:u_key"
Info (12128): Elaborating entity "led" for hierarchy "led:u_led"
Info (12128): Elaborating entity "Sobel_Threshold_Adj" for hierarchy "Sobel_Threshold_Adj:u_Sobel_Threshold_Adj"
Info (10264): Verilog HDL Case Statement information at Sobel_Threshold_Adj.v(39): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "display" for hierarchy "display:u_display"
Info (12128): Elaborating entity "seg_led" for hierarchy "seg_led:u_seg_led"
Warning (10230): Verilog HDL assignment warning at seg_led.v(57): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(58): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(59): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(60): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(61): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led.v(62): truncated value with size 20 to match size of target (4)
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "i2c_ov5640_rgb565_cfg" for hierarchy "i2c_ov5640_rgb565_cfg:u_i2c_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(76): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_capture_data:u_cmos_capture_data"
Info (12128): Elaborating entity "Video_Image_Processor" for hierarchy "Video_Image_Processor:u_Video_Image_Processor"
Warning (10230): Verilog HDL assignment warning at Video_Image_Processor.v(312): truncated value with size 16 to match size of target (1)
Warning (10034): Output port "data_tx" at Video_Image_Processor.v(45) has no driver
Warning (10034): Output port "fingertip_data" at Video_Image_Processor.v(55) has no driver
Warning (10034): Output port "post_img" at Video_Image_Processor.v(58) has no driver
Warning (10034): Output port "data_tx_en" at Video_Image_Processor.v(46) has no driver
Info (12128): Elaborating entity "rgb2ycbcr" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr"
Warning (10036): Verilog HDL or VHDL warning at rgb2ycbcr.v(135): object "img_y2" assigned a value but never read
Info (12128): Elaborating entity "VIP_Gray_Median_Filter" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter"
Info (12128): Elaborating entity "VIP_Matrix_Generate_3X3_8Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median"
Info (12128): Elaborating entity "line_shift_RAM_8bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit"
Warning (10230): Verilog HDL assignment warning at line_shift_RAM_8bit.v(34): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "blk_mem_gen_0" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhn1.tdf
    Info (12023): Found entity 1: altsyncram_dhn1
Info (12128): Elaborating entity "altsyncram_dhn1" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_median|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated"
Info (12128): Elaborating entity "Median_Filter_3X3" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median"
Info (12128): Elaborating entity "Sort3" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Median_Filter:u_VIP_Gray_Median_Filter|Median_Filter_3X3:u_Median_Filter_3X3_8Bit_median|Sort3:u_Sort3_1"
Info (12128): Elaborating entity "VIP_Sobel_Edge_Detector" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector"
Info (12128): Elaborating entity "SQRT" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT"
Info (12128): Elaborating entity "altsqrt" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "11"
    Info (12134): Parameter "r_port_width" = "12"
    Info (12134): Parameter "width" = "21"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|SQRT:u_SQRT|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "VIP_Bit_Erosion_Detector" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector"
Info (12128): Elaborating entity "VIP_Matrix_Generate_3X3_1Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector"
Info (12128): Elaborating entity "Line_Shift_RAM_1Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "10000000000"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_dsv.tdf
    Info (12023): Found entity 1: shift_taps_dsv
Info (12128): Elaborating entity "shift_taps_dsv" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nia1.tdf
    Info (12023): Found entity 1: altsyncram_nia1
Info (12128): Elaborating entity "altsyncram_nia1" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|altsyncram_nia1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7vf.tdf
    Info (12023): Found entity 1: cntr_7vf
Info (12128): Elaborating entity "cntr_7vf" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Erosion_Detector:u_VIP_Bit_Erosion_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit_Detector|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_dsv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "VIP_Bit_Dilation_Detector" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"
Info (12128): Elaborating entity "Gesture_Posion" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion"
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(93): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(98): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(104): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(123): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(131): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(136): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(142): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(162): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Gesture_Posion.v(169): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "VIP_Prewitt_Edge_Detector" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "VGA_Drive" for hierarchy "VGA_Drive:VGA_Drive_inst"
Warning (10230): Verilog HDL assignment warning at VGA_Drive.v(99): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at VGA_Drive.v(100): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "VGA_Dispaly" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst"
Warning (10240): Verilog HDL Always Construct warning at VGA_Dispaly.v(111): inferring latch(es) for variable "lcd_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "lcd_data[0]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[1]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[2]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[3]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[4]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[5]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[6]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[7]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[8]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[9]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[10]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[11]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[12]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[13]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[14]" at VGA_Dispaly.v(111)
Info (10041): Inferred latch for "lcd_data[15]" at VGA_Dispaly.v(111)
Info (12128): Elaborating entity "vip_char" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Origin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lmh1.tdf
    Info (12023): Found entity 1: altsyncram_lmh1
Info (12128): Elaborating entity "altsyncram_lmh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated"
Info (12128): Elaborating entity "vip_char1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Gray.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0gh1.tdf
    Info (12023): Found entity 1: altsyncram_0gh1
Info (12128): Elaborating entity "altsyncram_0gh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated"
Info (12128): Elaborating entity "vip_char2" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../M-Filter.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drh1.tdf
    Info (12023): Found entity 1: altsyncram_drh1
Info (12128): Elaborating entity "altsyncram_drh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated"
Info (12128): Elaborating entity "vip_char3" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Sobel.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jh1.tdf
    Info (12023): Found entity 1: altsyncram_2jh1
Info (12128): Elaborating entity "altsyncram_2jh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated"
Info (12128): Elaborating entity "vip_char4" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Prewitt.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqh1.tdf
    Info (12023): Found entity 1: altsyncram_sqh1
Info (12128): Elaborating entity "altsyncram_sqh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated"
Info (12128): Elaborating entity "vip_char5" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Erosion.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cqh1.tdf
    Info (12023): Found entity 1: altsyncram_cqh1
Info (12128): Elaborating entity "altsyncram_cqh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated"
Info (12128): Elaborating entity "vip_char6" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Dilation.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1th1.tdf
    Info (12023): Found entity 1: altsyncram_1th1
Info (12128): Elaborating entity "altsyncram_1th1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated"
Info (12128): Elaborating entity "vip_char7" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Gesture.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqh1.tdf
    Info (12023): Found entity 1: altsyncram_dqh1
Info (12128): Elaborating entity "altsyncram_dqh1" for hierarchy "VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5124.tdf
    Info (12023): Found entity 1: altsyncram_5124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13014): Ignored 22 buffer(s)
    Info (13016): Ignored 22 CARRY_SUM buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[7]"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|shiftin_d0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
Info (278001): Inferred 11 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|Mult0"
Info (12130): Elaborated megafunction instantiation "i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/sobel_edge_dector.rom0_i2c_ov5640_rgb565_cfg_cad99c8f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0391.tdf
    Info (12023): Found entity 1: altsyncram_0391
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Prewitt_Edge_Detector:u_VIP_Prewitt_Edge_Detector|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit_Prewitt|line_shift_RAM_8bit:u_Line_Shift_RAM_8Bit|altshift_taps:shiftin_d0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf
    Info (12023): Found entity 1: altsyncram_3l31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Sobel_Edge_Detector:u_VIP_Sobel_Edge_Detector|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|lpm_mult:Mult1"
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Warning (13012): Latch VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_Drive:VGA_Drive_inst|hcnt[11]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_frame_clken_imy" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_frame_clken_imy~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_frame_clken_imy~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_median" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_median~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_median~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[3]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[3]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[3]~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[3]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[3]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[3]~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion2" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion2~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion2~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_sobel_erosion~1"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[4]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[4]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[4]~5"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[4]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[4]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[4]~5"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[5]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[5]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[5]~9"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[5]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[5]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[5]~9"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[6]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[6]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[6]~13"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[6]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[6]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[6]~13"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[7]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[7]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[7]~17"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[7]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[7]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[7]~17"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[2]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[2]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|out_img_imy[2]~21"
    Warning (13310): Register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[2]" is converted into an equivalent circuit using register "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[2]~_emulated" and latch "Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[2]~21"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC
    Warning (13410): Pin "cam_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "seg_sel[0]" is stuck at VCC
    Warning (13410): Pin "seg_sel[1]" is stuck at VCC
    Warning (13410): Pin "seg_sel[2]" is stuck at VCC
    Warning (13410): Pin "seg_sel[3]" is stuck at VCC
    Warning (13410): Pin "seg_sel[4]" is stuck at VCC
    Warning (13410): Pin "seg_sel[5]" is stuck at VCC
    Warning (13410): Pin "seg_led[0]" is stuck at GND
    Warning (13410): Pin "seg_led[1]" is stuck at GND
    Warning (13410): Pin "seg_led[2]" is stuck at GND
    Warning (13410): Pin "seg_led[3]" is stuck at GND
    Warning (13410): Pin "seg_led[4]" is stuck at GND
    Warning (13410): Pin "seg_led[5]" is stuck at GND
    Warning (13410): Pin "seg_led[6]" is stuck at VCC
    Warning (13410): Pin "seg_led[7]" is stuck at VCC
    Warning (13410): Pin "uart_txd" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 77 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 105 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5736 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 64 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 4953 logic cells
    Info (21064): Implemented 672 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Tue Jan 11 16:50:45 2022
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:37


