<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>u96_v2_4tima_ropuf2_tima_ro_2_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>PUF_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="PUF_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">11</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.CLK_DOMAIN">u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PUF_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PUF_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PUF_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PUF_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>puf_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_BUSIF">PUF_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_RESET">puf_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.CLK_DOMAIN">u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PUF_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>PUF_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>PUF_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.PUF_AXI.PUF_AXI_REG.OFFSET_BASE_PARAM">C_PUF_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.PUF_AXI.PUF_AXI_REG.OFFSET_HIGH_PARAM">C_PUF_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>tima_ro_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 20:57:18 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cf961464</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cf961464</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>u96_v2_4tima_ropuf2_tima_ro_2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 20:57:19 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cf961464</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>tima_ro_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 20:57:18 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4901af69</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>u96_v2_4tima_ropuf2_tima_ro_2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 20:57:19 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4901af69</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 20:59:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cf961464</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>puf_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>puf_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_PUF_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C PUF AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PUF_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_PUF_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C PUF AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PUF_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_inverters</spirit:name>
        <spirit:displayName>Num Inverters</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_inverters">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>abs_pos</spirit:name>
        <spirit:displayName>Abs Pos</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.abs_pos">X0Y40</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>offset_pos</spirit:name>
        <spirit:displayName>Offset Pos</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.offset_pos">90</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_7c140423</spirit:name>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>7</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/RO_selection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/ROs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/ro_puf_7inverters_new.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/hdl/tima_ro_v2_0_PUF_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/top_tima_ro_puf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/hdl/tima_ro_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/u96_v2_4tima_ropuf2_tima_ro_2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/RO_selection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/ROs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/ro_puf_7inverters_new.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/hdl/tima_ro_v2_0_PUF_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/src/top_tima_ro_puf.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/06b7/hdl/tima_ro_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/u96_v2_4tima_ropuf2_tima_ro_2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>u96_v2_4tima_ropuf2_tima_ro_2_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>u96_v2_4tima_ropuf2_tima_ro_2_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>u96_v2_4tima_ropuf2_tima_ro_2_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>u96_v2_4tima_ropuf2_tima_ro_2_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>u96_v2_4tima_ropuf2_tima_ro_2_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This TIMA ro puf implementation provides 256 bits of response without counters value.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C PUF AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C PUF AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C PUF AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PUF_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C PUF AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PUF_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PUF_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">u96_v2_4tima_ropuf2_tima_ro_2_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_inverters</spirit:name>
      <spirit:displayName>Number of inverters</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_inverters" spirit:choiceRef="choice_list_7c140423">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>abs_pos</spirit:name>
      <spirit:displayName>Absolute position of Block1</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.abs_pos">X0Y40</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>offset_pos</spirit:name>
      <spirit:displayName>Offset position between block 1 and block 2</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.offset_pos">90</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>tima_ro_v2.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f654d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5243f2ad_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7002ba_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe83a3d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5467c7_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc38d17_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484976e5_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9b11b9_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c34a61_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef6634b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1311ccfd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537690df_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f09da85_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556db3b7_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddef0fd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b646526_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6c90fe_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710f3500_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739951d0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5affcef0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7676aac3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144dff_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4615536_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ffb35a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e2fe86_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae94dc4_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2f91bd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e207f5a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183f7c1e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174b773b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599ac316_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acf3795_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3b6af1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f5365b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4eaf55_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9df35_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63917ccd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709869c2_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4f8c13_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aecedb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d46a873_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d8a12f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc98b18_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b66a35f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209dbef3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49922ff8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2a4942_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4bdbf0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55961c7e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733f3d3b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29788cf6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9e277a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ed653a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7512ba_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99ffe2b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6cf928_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591917fb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3583c202_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3382c62a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eee59b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56702ee5_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445a02da_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cef38d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d84255_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a52e854_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13da100b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e9ecc8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2414cd78_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f4d9b8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a76ae0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338c974_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d20190_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd09bdf_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ef853b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdaefd8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5decfb8f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547d8df1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258748c3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413465c0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a4d9d0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480cbd5f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20edae4d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ced720e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f90958_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c34dcd_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efb4b32_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33512ecf_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4993b1a0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183cec24_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633b8100_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6645d00d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e86e65_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ac5d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e85111a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb723b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19961ec4_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e5e78_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df1e888_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd61e2c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158a6719_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e90425_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628d0695_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e280f6a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2656249e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed7392a_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f956a4b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41541e81_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2519eb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b312c90_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d559c1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e22d33c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef3a2d8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1ffa51_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f0d45b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268661c6_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb371_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11429115_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c71d8cb_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402182d3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3716055b_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31922153_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afcf4a8_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60df2b7f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bad04c1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d81684_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e7497e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582e86f1_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c5308e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5d8ce0_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265a8835_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c433d08_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b5ed34_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb69f6f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a88e3b4_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3b787f_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2160455c_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c33a4e_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e84dd24_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bdc823_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741a49c9_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69aef924_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32242e2d_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5834aad3_ARCHIVE_LOCATION">/home/puftester/PhD/repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fd50ea_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac7626b_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5561bf_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28000ba5_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f292b_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d53230_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea0979b_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97700d8_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3046f18e_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b42d5e7_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4fb53b_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320c4f80_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@963132a_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c27a05a_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c34294_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5618b0a5_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b766bad_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bb1a42_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f181fc_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f09094_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b91e429_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d59374_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315dd0ac_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e72707_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51798465_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c42dab8_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f439e6f_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd8762d_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30411cba_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634443dc_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8a1da6_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed27f3c_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2392d36b_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ca3f19_ARCHIVE_LOCATION">/home/daniele/Repo/Hw-designs/IPs/Tima_Ro_Puf_AXI4L_2.0/tima_ro_2.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.PUF_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.abs_pos" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.offset_pos" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2f29074f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="fa2ba462"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ae380ba0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ca3c1aec"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1b96eb4e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="204658fc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
