// Seed: 309196945
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_11 = id_3;
  logic id_16;
  logic id_17, id_18, id_19, id_20;
  type_26 id_21 (
      .id_0({1'b0, id_16, id_13, 1'b0, 1, 1'b0, 1, id_16}),
      .id_1(1)
  );
  assign id_4 = id_12 ? 1'd0 : 1;
  logic id_22;
  logic id_23;
  assign id_10 = (1);
endmodule
