{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import vertexai # to interact with googles code chatbot ai\n",
    "from vertexai.preview.language_models import CodeChatModel, ChatModel, InputOutputTextPair, ChatMessage,CodeGenerationModel, TextGenerationModel\n",
    "import syfco # to convert between different form\n",
    "\n",
    "import benchmark\n",
    "from benchmark import Benchmark\n",
    "\n",
    "import verify # used to verify verilog solutions\n",
    "import prompting # prompting helper class\n",
    "import json\n",
    "import os\n",
    "\n",
    "# both for handling async stuff\n",
    "import asyncio\n",
    "\n",
    "import csv # to write the benchmark results to a csv file\n",
    "from utils import *"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Used packages:\n",
    "google-cloud-aiplatform\n",
    "docker"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "vertexai.init(project=\"rg-finkbeiner-30141001\", location=\"us-central1\")\n",
    "chat_model = ChatModel.from_pretrained(\"chat-bison\")\n",
    "parameters = {\n",
    "    \"temperature\": 0.5,\n",
    "    \"max_output_tokens\": 1024\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class TreeOfThoughtsPrompt(prompting.PromptTemplate):\n",
    "  _start = \"Simulate three brilliant, logical experts collaboratively answering a question. Each one verbosely explains their thought process in real-time, considering the prior explanations of others and openly acknowledging mistakes. At each step, whenever possible, each expert refines and builds upon the thoughts of others, acknowledging their contributions. They continue until there is a definitive answer to the question. For clarity, your entire response should be in a markdown table. The question is to generate a verilog module satisfying a specific LTL specification.\"\n",
    "  _example = \"Here is an example for %PARAMS%. It satisfies the LTL specification %SPEC%:\\n%IMPL%\"\n",
    "  _question = \"Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\n%SPEC%\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "benchmarks = [\n",
    "    Benchmark(bm, \"../../verilog/\") for bm in json.loads(read_file(\"benchmarks.json\"))\n",
    "]\n",
    "benchmarks_auto = [\n",
    "    Benchmark(bm, \"\") for bm in json.loads(read_file(\"benchmarks.json\"))\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Starting benchmark detector/self\n",
      "Starting benchmark detector/bosy\n",
      "Starting benchmark detector/strix\n",
      "Starting benchmark detector/none\n",
      "Starting benchmark mux/self\n",
      "Starting benchmark mux/bosy\n",
      "Starting benchmark mux/strix\n",
      "Starting benchmark mux/none\n",
      "Starting benchmark full_arbiter/self\n",
      "Starting benchmark full_arbiter/bosy\n",
      "Starting benchmark full_arbiter/strix\n",
      "Starting benchmark full_arbiter/none\n",
      "Starting benchmark simple_arbiter/self\n",
      "Starting benchmark simple_arbiter/bosy\n",
      "Starting benchmark simple_arbiter/strix\n",
      "Starting benchmark simple_arbiter/none\n",
      "Starting benchmark shift/self\n",
      "Starting benchmark shift/bosy\n",
      "Finished generating prompt for detector/none\n",
      "Starting benchmark shift/strix\n",
      "Starting benchmark shift/none\n",
      "Finished generating prompt for mux/none\n",
      "Finished generating prompt for full_arbiter/none\n",
      "Finished generating prompt for simple_arbiter/none\n",
      "Finished generating prompt for detector/self\n",
      "Finished generating prompt for shift/none\n",
      "Finished generating prompt for detector/bosy\n",
      "Finished generating prompt for full_arbiter/self\n",
      "Finished generating prompt for mux/self\n",
      "Finished generating prompt for mux/bosy\n",
      "Finished generating prompt for detector/strix\n",
      "Finished generating prompt for full_arbiter/strix\n",
      "Finished generating prompt for shift/bosy\n",
      "Finished generating prompt for simple_arbiter/self\n",
      "Finished generating prompt for shift/strix\n",
      "Finished generating prompt for simple_arbiter/strix\n",
      "Finished generating prompt for full_arbiter/bosy\n",
      "Finished generating prompt for shift/self\n",
      "Finished generating prompt for simple_arbiter/bosy\n",
      "Finished generating prompt for mux/strix\n",
      "module detector(\n",
      "  input [7:0] r,\n",
      "  input clk,\n",
      "  output reg g\n",
      ");\n",
      "  reg [7:0] state;\n",
      "  initial state = '0;\n",
      "  always @(posedge clk) begin\n",
      "    state = state | r;\n",
      "    g = 0;\n",
      "    if(state == '1) begin\n",
      "      g = 1;\n",
      "      state = '0;\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "module mux (\n",
      "  input [9:0] in,\n",
      "  input [3:0] select,\n",
      "  input clk,\n",
      "  output reg out\n",
      ");\n",
      "  wire [0:3] reversed = select;\n",
      "  assign out = in[reversed];\n",
      "endmodule\n",
      "module shift (\n",
      "  input [7:0] in,\n",
      "  input clk,\n",
      "  output [7:0] out\n",
      ");\n",
      "  always @(*) begin\n",
      "    out = {in[6:0], in[7]};\n",
      "  end\n",
      "endmodule\n",
      "module shift (\n",
      "  input in_0,\n",
      "  input in_1,\n",
      "  input in_2,\n",
      "  input in_3,\n",
      "  input in_4,\n",
      "  input in_5,\n",
      "  input in_6,\n",
      "  input in_7,\n",
      "  output reg out_0,\n",
      "  output reg out_1,\n",
      "  output reg out_2,\n",
      "  output reg out_3,\n",
      "  output reg out_4,\n",
      "  output reg out_5,\n",
      "  output reg out_6,\n",
      "  output reg out_7\n",
      ");\n",
      "  assign out_0 = in_7;\n",
      "  assign out_1 = in_0;\n",
      "  assign out_2 = in_1;\n",
      "  assign out_3 = in_2;\n",
      "  assign out_4 = in_3;\n",
      "  assign out_5 = in_4;\n",
      "  assign out_6 = in_5;\n",
      "  assign out_7 = in_6;\n",
      "endmodule\n",
      "module mux (\n",
      "  input in_0,\n",
      "  input in_1,\n",
      "  input in_2,\n",
      "  input in_3,\n",
      "  input in_4,\n",
      "  input in_5,\n",
      "  input in_6,\n",
      "  input in_7,\n",
      "  input select_0,\n",
      "  input select_1,\n",
      "  input select_2,\n",
      "  output reg out\n",
      ");\n",
      "  assign out = (!((!((!((!((!((!in_7) & (select_2))) & (!((!in_3) & (!select_2))))) & (!select_1))) & (!((select_1) & (!((!((!in_5) & (!select_2))) & (!((!in_1) & (select_2))))))))) & (select_0))) & (!((!select_0) & (!((!((!((!in_6) & (select_2))) & (!((!in_2) & (!select_2))))) & (!select_1))) & (!((!((!((!select_2) & (!in_4))) & (!((select_2) & (!in_0))))) & (select_1)))))));\n",
      "endmodule\n",
      "module simple_arbiter (\n",
      "  input [7:0] r,\n",
      "  input clk,\n",
      "  output reg [7:0] g\n",
      ");\n",
      "//Needed because of lack of break; statement support\n",
      "  reg brk = 0;\n",
      "  reg [7:0] requests = '0;\n",
      "  reg [7:0] i = '0;\n",
      "  reg [7:0] istop = 8;\n",
      "  initial g = '0;\n",
      "  always @(posedge clk) begin\n",
      "    g = '0;\n",
      "    for (i = 0;i < 8; i = i + 1) begin\n",
      "      //Loop condition must be constant\n",
      "      if(i >= istop && !brk && requests[i] == 1) begin\n",
      "        requests[i] = 0;\n",
      "        g[i] = 1;\n",
      "        istop = i + 1;\n",
      "        brk = 1;\n",
      "      end\n",
      "    end\n",
      "    if(istop == 8 || brk == 0)\n",
      "      istop = 0;\n",
      "    //Ensures no spurious grants\n",
      "    requests <= requests | r;\n",
      "    brk = 0;\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "module mux(in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, select_2, select_1, select_0, out);\n",
      "\n",
      "    input in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7;\n",
      "    input select_2, select_1, select_0;\n",
      "    output out;\n",
      "\n",
      "    assign out = (select_2 & select_1 & select_0) ? in_7 :\n",
      "                (select_2 & select_1 & !select_0) ? in_6 :\n",
      "                (select_2 & !select_1 & select_0) ? in_5 :\n",
      "                (select_2 & !select_1 & !select_0) ? in_4 :\n",
      "                (select_1 & select_0) ? in_3 :\n",
      "                (select_1 & !select_0) ? in_2 :\n",
      "                (select_0) ? in_1 :\n",
      "                                 in_0;\n",
      "endmodule\n",
      "module mux(in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, select_0, select_1, select_2, out);\n",
      "  input in_0;\n",
      "  input in_1;\n",
      "  input in_2;\n",
      "  input in_3;\n",
      "  input in_4;\n",
      "  input in_5;\n",
      "  input in_6;\n",
      "  input in_7;\n",
      "  input select_0;\n",
      "  input select_1;\n",
      "  input select_2;\n",
      "  output out;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign out = ((state == 0) && !(!(!(!(!(select_0 && !in_7) && select_2 && !(!select_0 && !in_6)) && !(!(select_0 && !in_5) && !select_2 && !(!select_0 && !in_4))) && !select_1) && !(!(!(!(select_0 && !in_3) && !select_2 && !(!select_0 && !in_2)) && !(!(select_0 && !in_1) && select_2 && !(!select_0 && !in_0))) && select_1))) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "module full_arbiter (\n",
      "  input [7:0] r,\n",
      "  input clk,\n",
      "  output reg [7:0] g\n",
      ");\n",
      "//Needed because of lack of break; statement support\n",
      "  reg brk = 0;\n",
      "  reg [7:0] requests = '0;\n",
      "  reg [7:0] i = '0;\n",
      "  reg [7:0] istop = 0;\n",
      "  initial g = '0;\n",
      "  always @(posedge clk) begin\n",
      "    g = '0;\n",
      "    for (i = 0; i < 8; i = i + 1) begin\n",
      "      if(!brk || istop - 1 != i)\n",
      "        requests[i] = requests[i] | r[i];\n",
      "    end\n",
      "    if(istop >= 8)\n",
      "      istop = '0;\n",
      "    brk = 0;\n",
      "    for (i = 0; i < 8; i = i + 1) begin\n",
      "      //continue where you left off\n",
      "      if(i >= istop && \n",
      "         //loop \"break\"\n",
      "         !brk &&\n",
      "         //only act if there is a request\n",
      "         requests[i] == 1) begin\n",
      "        \n",
      "        requests[i] = 0;\n",
      "        g[i] = 1;\n",
      "        istop = i + 1;\n",
      "        brk = 1;\n",
      "      end\n",
      "    end\n",
      "    if(brk == 0)\n",
      "      istop = '0;\n",
      "  end\n",
      "endmodule\n",
      "module shift(in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, out_0, out_1, out_2, out_3, out_4, out_5, out_6, out_7);\n",
      "  input in_0;\n",
      "  input in_1;\n",
      "  input in_2;\n",
      "  input in_3;\n",
      "  input in_4;\n",
      "  input in_5;\n",
      "  input in_6;\n",
      "  input in_7;\n",
      "  output out_0;\n",
      "  output out_1;\n",
      "  output out_2;\n",
      "  output out_3;\n",
      "  output out_4;\n",
      "  output out_5;\n",
      "  output out_6;\n",
      "  output out_7;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign out_0 = ((state == 0) && in_7) ? 1 : 0;\n",
      "  assign out_1 = ((state == 0) && in_0) ? 1 : 0;\n",
      "  assign out_2 = ((state == 0) && in_1) ? 1 : 0;\n",
      "  assign out_3 = ((state == 0) && in_2) ? 1 : 0;\n",
      "  assign out_4 = ((state == 0) && in_3) ? 1 : 0;\n",
      "  assign out_5 = ((state == 0) && in_4) ? 1 : 0;\n",
      "  assign out_6 = ((state == 0) && in_5) ? 1 : 0;\n",
      "  assign out_7 = ((state == 0) && in_6) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "module simple_arbiter(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g_0, g_1, g_2, g_3, g_4, g_5, g_6, g_7);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g_0;\n",
      "  output g_1;\n",
      "  output g_2;\n",
      "  output g_3;\n",
      "  output g_4;\n",
      "  output g_5;\n",
      "  output g_6;\n",
      "  output g_7;\n",
      "  reg [2:0] state;\n",
      "\n",
      "  assign g_0 = ((state == 0) && 1) ? 1 : 0;\n",
      "  assign g_1 = ((state == 3) && 1) ? 1 : 0;\n",
      "  assign g_2 = ((state == 4) && 1) ? 1 : 0;\n",
      "  assign g_3 = ((state == 5) && 1) ? 1 : 0;\n",
      "  assign g_4 = ((state == 1) && 1) ? 1 : 0;\n",
      "  assign g_5 = ((state == 6) && 1) ? 1 : 0;\n",
      "  assign g_6 = ((state == 7) && 1) ? 1 : 0;\n",
      "  assign g_7 = ((state == 2) && 1) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: \n",
      "           state = 2;\n",
      "\n",
      "      1: \n",
      "           state = 6;\n",
      "\n",
      "      2: \n",
      "           state = 7;\n",
      "\n",
      "      3: \n",
      "           state = 5;\n",
      "\n",
      "      4: \n",
      "           state = 3;\n",
      "\n",
      "      5: \n",
      "           state = 4;\n",
      "\n",
      "      6: \n",
      "           state = 1;\n",
      "\n",
      "      7: \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "module detector (\n",
      "  input r_0,\n",
      "  input r_1,\n",
      "  input r_2,\n",
      "  input r_3,\n",
      "  input r_4,\n",
      "  input r_5,\n",
      "  input r_6,\n",
      "  input r_7,\n",
      "  output reg g\n",
      ");\n",
      "  reg l0;\n",
      "  reg l1;\n",
      "  reg l2;\n",
      "  reg l3;\n",
      "  initial begin\n",
      "    l0 = 0;\n",
      "    l1 = 0;\n",
      "    l2 = 0;\n",
      "    l3 = 0;\n",
      "  end\n",
      "  assign g = (!((!((!l0) & !l1)) & !((!l0) & !l2)) & !((!l0) & !l3));\n",
      "  always @(posedge $global_clock) begin\n",
      "    l0 <= (!((!((!((!((!((!l0) & !r_1)) & (l1) & !((l0) & r_2))) & !((!r_0) & !l1))) & !l2)) & !(((!l0) & !l1) & (r_3) & l2)) & !(((!l0) & !l1) & (r_4) & l3));\n",
      "    l1 <= (!((!r_0) & !l1)) & (!((l1) & (l0) & r_2)) & !l2;\n",
      "    l2 <= (!((r_3) & l2)) & !((!((!l0) & !l1)) & l2)) & !((!((l1) & (l0) & r_2)) & !l2);\n",
      "    l3 <= (!((r_4) & l3)) & !((!((!l0) & !l1) & l3)) & !((!((l1) & (l0) & r_2)) & !l3);\n",
      "  end\n",
      "endmodule\n",
      "module simple_arbiter (\n",
      "  input r_0,\n",
      "  input r_1,\n",
      "  input r_2,\n",
      "  input r_3,\n",
      "  input r_4,\n",
      "  input r_5,\n",
      "  input r_6,\n",
      "  input r_7,\n",
      "  output reg g_0,\n",
      "  output reg g_1,\n",
      "  output reg g_2,\n",
      "  output reg g_3,\n",
      "  output reg g_4,\n",
      "  output reg g_5,\n",
      "  output reg g_6,\n",
      "  output reg g_7\n",
      ");\n",
      "  reg l0;\n",
      "  reg l1;\n",
      "  reg l2;\n",
      "  reg l3;\n",
      "  initial begin\n",
      "    l0 = 0;\n",
      "    l1 = 0;\n",
      "    l2 = 0;\n",
      "    l3 = 0;\n",
      "  end\n",
      "  assign g_0 = (!l0) & (!l1) & (!l2) & (!l3);\n",
      "  assign g_1 = (l0) & (!l1) & (!l2) & (!l3);\n",
      "  assign g_2 = (!l0) & (l1) & (!l2) & (!l3);\n",
      "  assign g_3 = (l0) & (l1) & (!l2) & (!l3);\n",
      "  assign g_4 = (!l0) & (!l1) & (l2) & (!l3);\n",
      "  assign g_5 = (l0) & (!l1) & (l2) & (!l3);\n",
      "  assign g_6 = (!l0) & (l1) & (l2) & (!l3);\n",
      "  assign g_7 = (l0) & (l1) & (l2) & (!l3);\n",
      "  always @(posedge $global_clock) begin\n",
      "    l0 <= !l0;\n",
      "    l1 <= !((!((l0) & (!l1))) & (!((!l0) & (l1))));\n",
      "    l2 <= !((!((l0) & (!l2))) & (!((!l0) & (l2))));\n",
      "    l3 <= !((!((l0) & (!l3))) & (!((!l0) & (l3))));\n",
      "  end\n",
      "endmodule\n",
      "module detector (\n",
      "  input wire [7:0] r,\n",
      "  output wire g\n",
      ");\n",
      "\n",
      "  assign g = r[0] & r[1] & r[2] & r[3] & r[4] & r[5] & r[6] & r[7];\n",
      "\n",
      "endmodule\n",
      "`timescale 1ns / 1ps\n",
      "\n",
      "module full_arbiter(\n",
      "    input clk,\n",
      "    input reset,\n",
      "    output reg g_0,\n",
      "    output reg g_1,\n",
      "    output reg g_2,\n",
      "    output reg g_3,\n",
      "    output reg g_4,\n",
      "    output reg g_5,\n",
      "    output reg g_6,\n",
      "    output reg g_7,\n",
      "    output reg r_0,\n",
      "    output reg r_1,\n",
      "    output reg r_2,\n",
      "    output reg r_3,\n",
      "    output reg r_4,\n",
      "    output reg r_5,\n",
      "    output reg r_6,\n",
      "    output reg r_7\n",
      ");\n",
      "\n",
      "always @(posedge clk) begin\n",
      "    if (reset) begin\n",
      "        g_0 <= 0;\n",
      "        g_1 <= 0;\n",
      "        g_2 <= 0;\n",
      "        g_3 <= 0;\n",
      "        g_4 <= 0;\n",
      "        g_5 <= 0;\n",
      "        g_6 <= 0;\n",
      "        g_7 <= 0;\n",
      "        r_0 <= 0;\n",
      "        r_1 <= 0;\n",
      "        r_2 <= 0;\n",
      "        r_3 <= 0;\n",
      "        r_4 <= 0;\n",
      "        r_5 <= 0;\n",
      "        r_6 <= 0;\n",
      "        r_7 <= 0;\n",
      "    end else begin\n",
      "        g_0 <= g_0 | (!r_0);\n",
      "        g_1 <= g_1 | (!r_1);\n",
      "        g_2 <= g_2 | (!r_2);\n",
      "        g_3 <= g_3 | (!r_3);\n",
      "        g_4 <= g_4 | (!r_4);\n",
      "        g_5 <= g_5 | (!r_5);\n",
      "        g_6 <= g_6 | (!r_6);\n",
      "        g_7 <= g_7 | (!r_7);\n",
      "        r_0 <= r_0 | (!g_0);\n",
      "        r_1 <= r_1 | (!g_1);\n",
      "        r_2 <= r_2 | (!g_2);\n",
      "        r_3 <= r_3 | (!g_3);\n",
      "        r_4 <= r_4 | (!g_4);\n",
      "        r_5 <= r_5 | (!g_5);\n",
      "        r_6 <= r_6 | (!g_6);\n",
      "        r_7 <= r_7 | (!g_7);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "None\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && (r_6 && r_0) || (state == 0) && r_0 || (state == 1) && (r_7 && r_1 && r_6 && r_0) || (state == 2) && (r_7 && r_1 && r_6 && r_0) || (state == 3) && (r_7 && r_2 && r_6 && r_0) || (state == 4) && (r_7 && r_2 && r_6 && r_0) || (state == 5) && (r_7 && r_3 && r_6 && r_0) || (state == 6) && (r_7 && r_3 && r_6 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if ((!(r_7 && !r_1 && r_6 && r_2) && r_0))\n",
      "           state = 6;\n",
      "         else if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      7: if (!r_6)\n",
      "           state = 7;\n",
      "         else if ((r_6 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if ((!(r_7 && r_2 && r_6) && r_1))\n",
      "           state = 7;\n",
      "         else if ((r_7 && r_1 && r_6 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_7 && !r_2 && r_6 && r_1))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_0 && r_1) && r_7))\n",
      "           state = 2;\n",
      "         else if ((r_7 && !r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if ((!(r_7 && r_3 && r_6) && r_2))\n",
      "           state = 7;\n",
      "         else if ((r_7 && r_2 && r_6 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 3;\n",
      "\n",
      "      4: if ((r_7 && !r_3 && r_6 && r_2))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_0 && r_2) && r_7))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_2))\n",
      "           state = 3;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((!(r_7 && r_4 && r_6) && r_3))\n",
      "           state = 7;\n",
      "         else if ((r_7 && r_3 && r_6 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 5;\n",
      "\n",
      "      6: if ((r_7 && !r_4 && r_6 && r_3))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_0 && r_3) && r_7))\n",
      "           state = 6;\n",
      "         else if ((r_7 && !r_3))\n",
      "           state = 5;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "module shift (\n",
      "  input logic clk,\n",
      "  input logic rst,\n",
      "  input logic [DEPTH-1:0] in,\n",
      "  output logic [DEPTH-1:0] out\n",
      ");\n",
      "\n",
      "logic [DEPTH-1:0] buffer;\n",
      "\n",
      "always_ff @(posedge clk) begin\n",
      "  if (rst) begin\n",
      "    buffer <= 0;\n",
      "  end else begin\n",
      "    buffer <= {in[DEPTH-1], buffer[0:DEPTH-2]};\n",
      "  end\n",
      "end\n",
      "\n",
      "assign out = buffer;\n",
      "\n",
      "endmodule\n",
      "None\n",
      "None\n"
     ]
    }
   ],
   "source": [
    "async def run_benchmarks(benchmarks, file, example_types = [\"self\", \"bosy\", \"strix\", \"none\"], template = prompting.DefaultPromptTemplate):\n",
    "  # setting up csv writing\n",
    "  f = open(file, 'w', newline='')\n",
    "  csvwriter = csv.DictWriter(f, fieldnames=[\"benchmark\"] + example_types, dialect='unix')\n",
    "  csvwriter.writeheader()\n",
    "\n",
    "  # get event loop to be able to run the requests in parallel\n",
    "  loop = asyncio.get_event_loop()\n",
    "\n",
    "  def __run_single(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt = bm.build_prompt(params=bm.generate_params, template=template, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "  async def run_single(bm, type):\n",
    "    return await loop.run_in_executor(None, __run_single, bm, type)\n",
    "  async def run_single_benchmark(bm):\n",
    "    result = {\n",
    "      \"benchmark\": bm.name\n",
    "    }\n",
    "    async_res = await asyncio.gather(\n",
    "      *[run_single(bm, type) for type in example_types]\n",
    "    )\n",
    "    for i, res in enumerate(async_res):\n",
    "      result[example_types[i]] = res\n",
    "    csvwriter.writerow(result)\n",
    "\n",
    "  await asyncio.gather(\n",
    "    *[run_single_benchmark(bm) for bm in benchmarks]\n",
    "  )\n",
    "    #  prompt = bm.build_prompt(params={\"n\": 8}, template=template, example=type)\n",
    "    #  chat = chat_model.start_chat()\n",
    "    #  response = chat.send_message(prompt, **parameters)\n",
    "    #  code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    #  if code == None:\n",
    "    #    current_result[type] = \"no_code\"\n",
    "    #  else:\n",
    "    #    print(code)\n",
    "    #    res = verify.verify_code(bm.specification, code, overwrite_params={\"n\": 8})\n",
    "    #    current_result[type] = res.name\n",
    "\n",
    "  # dont forget to close the file again\n",
    "  f.close()\n",
    "\n",
    "await run_benchmarks(benchmarks, file = \"test.csv\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "from prompting import _interpolate_string\n",
    "import time\n",
    "\n",
    "class ExamplesPrompt(prompting.DefaultPromptTemplate):\n",
    "  def add_example(self, replacements: dict = {}):\n",
    "    pair = InputOutputTextPair(replacements[\"SPEC\"], \"```verilog\\n\" + replacements[\"IMPL\"] + \"\\n```\")\n",
    "    self.examples.append(pair)\n",
    "  def build_prompt(self, replacements: dict = {}):\n",
    "        return _interpolate_string(\n",
    "            self._start + \"\\n\" + self._question,\n",
    "            replacements,\n",
    "        ), self.examples\n",
    "\n",
    "def get_module_signature(bm : Benchmark, params = None, module_name=\"fsm\"):\n",
    "  if params == None:\n",
    "    params = bm.generate_params\n",
    "  spec = read_file(bm.specification)\n",
    "  inputs = syfco.inputs(spec, overwrite_params=params)\n",
    "  outputs = syfco.outputs(spec, overwrite_params=params)\n",
    "  return f'''module {module_name} ({\n",
    "    \", \".join(\n",
    "      [\"input \" + inp for inp in inputs] + [\"output reg \" + out for out in outputs]\n",
    "    )\n",
    "  })''';\n",
    "\n",
    "def improve_iteratively(response, bm):\n",
    "  code = extract_normalized_verilog_code(response, bm.name)\n",
    "  res = \"NO_CODE\" if code == None else verify.verify_code(\n",
    "    bm.specification, code, overwrite_params=bm.generate_params\n",
    "    ).name\n",
    "  match res:\n",
    "    case \"NO_CODE\":\n",
    "      prompt = \"This doesn't seem like a complete verilog module. Could you please give me the entire module?\"\n",
    "    case \"ERROR_CONVERT_TO_VERILOG\":\n",
    "      prompt = \"This code isn't syntactically valid verilog code. Could you please fix the syntax errors?\"\n",
    "    case \"ERROR_COMBINE_AIGER\":\n",
    "      prompt = f\"Could you please make sure to use the module signature `{get_module_signature(bm)}` in your code. Please also try to think about your code again using the new signature. Make sure it matches the specification!\"\n",
    "    case \"FALSE_RESULT\":\n",
    "      prompt = \"The code doesn't satisfy the specification. Please think extensively about how you need to change your code to satisfy the specification. If necessary, rewrite the module from ground up\"\n",
    "    case \"SUCCESS\":\n",
    "      return (code, res)\n",
    "    case _:\n",
    "      return (None, res)\n",
    "  return (prompt, res)\n",
    "\n",
    "\n",
    "def run_single_iterative(bm, type):\n",
    "  # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "  prompt, examples = bm.build_prompt(params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "  chat = chat_model.start_chat(examples=examples)\n",
    "  response = chat.send_message(prompt, **parameters)\n",
    "  for i in range(0, 3):\n",
    "    (prompt, res) = improve_iteratively(response.text, bm)\n",
    "    if res == \"SUCCESS\" or res == None:\n",
    "      return res\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "  return res\n",
    "\n",
    "def run_single_explicit_examples(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = bm.build_prompt(params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat(examples=examples)\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "\n",
    "def run_single_best_k(k):\n",
    "  def run_single (bm, type):\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = bm.build_prompt(params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "    best = \"NO_CODE\"\n",
    "    for i in range(0, k):\n",
    "      chat = chat_model.start_chat(examples=examples)\n",
    "      response = chat.send_message(prompt, **parameters)\n",
    "      code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "      if code == None:\n",
    "        continue\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      if res ==  verify.ReturnCode.SUCCESS:\n",
    "        return res.name\n",
    "      elif res == verify.ReturnCode.FALSE_RESULT:\n",
    "        best = res.name\n",
    "      elif best != \"FALSE_RESULT\":\n",
    "        best = res.name\n",
    "      time.sleep(20) # needed because of quota\n",
    "    return best\n",
    "  return run_single\n",
    "\n",
    "def run_single_default(bm, type, template=prompting.DefaultPromptTemplate):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt = bm.build_prompt(params=bm.generate_params, template=template, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "\n",
    "async def run_benchmarks(benchmarks, file, example_types = [\"self\", \"bosy\", \"strix\", \"none\"], run_single=run_single_default):\n",
    "  # setting up csv writing\n",
    "  f = open(file, 'w', newline='')\n",
    "  csvwriter = csv.DictWriter(f, fieldnames=[\"benchmark\"] + example_types, dialect='unix')\n",
    "  csvwriter.writeheader()\n",
    "\n",
    "  # get event loop to be able to run the requests in parallel\n",
    "  loop = asyncio.get_event_loop()\n",
    "  \n",
    "  async def _run_single(bm, type):\n",
    "    return await loop.run_in_executor(None, run_single, bm, type)\n",
    "  async def run_single_benchmark(bm):\n",
    "    result = {\n",
    "      \"benchmark\": bm.name\n",
    "    }\n",
    "    async_res = await asyncio.gather(\n",
    "      *[_run_single(bm, type) for type in example_types]\n",
    "    )\n",
    "    for i, res in enumerate(async_res):\n",
    "      result[example_types[i]] = res\n",
    "    csvwriter.writerow(result)\n",
    "\n",
    "  await asyncio.gather(\n",
    "    *[run_single_benchmark(bm) for bm in benchmarks]\n",
    "  )\n",
    "  f.close()\n",
    "\n",
    "await run_benchmarks(benchmarks, file = \"bestof5.csv\", run_single=run_single_best_k(5))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<ReturnCode.FALSE_RESULT: 11>"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import tree_of_thoughts\n",
    "\n",
    "class GoogleTextModel(tree_of_thoughts.AbstractLanguageModel):\n",
    "    def __init__(self):\n",
    "        self.model = CodeGenerationModel.from_pretrained(\"code-bison@001\")\n",
    "    def generate_thoughts(self, state, k, initial_prompt, rejected_solutions=None):\n",
    "        if (type(state) == str):\n",
    "            state_text = state\n",
    "        else:\n",
    "            state_text = '\\n'.join(state)\n",
    "\n",
    "        # history = [ChatMessage(content=msg, author=\"user\" if (i%2) == 0 else \"bot\") for i, msg in enumerate(state)]\n",
    "\n",
    "        prompt = f\"\"\"You're an TreeofThoughts, an superintelligent AI model devoted to writing correct Verilog code. You're purpose is to generate a verilog module satisfying an LTL specification. You must generate solutions on the basis of determining the most reliable solution in the shortest amount of time, while taking rejected solutions into account and learning from them. \n",
    "        Considering the reasoning provided:\\n\\n\n",
    "        ###'{state_text}'\\n\\n###\n",
    "        Devise the best possible solution for the task: {initial_prompt}, Here are evaluated solutions that were rejected: \n",
    "        ###{rejected_solutions}###, \n",
    "        complete the {initial_prompt} without making the same mistakes you did with the evaluated rejected solutions. Be simple. Be direct. Provide intuitive solutions as soon as you think of them.\n",
    "        Write down your observations in format 'Observation:xxxx', then write down your thoughts in format 'Thoughts:xxxx'.\"\"\"\n",
    "        thoughts = [\n",
    "            self.model.predict(prefix=prompt, **parameters)\n",
    "            for _ in range(0, k)\n",
    "        ]\n",
    "\n",
    "        return thoughts\n",
    "    \n",
    "    def evaluate_states(self, states):\n",
    "        return super().evaluate_states(states)\n",
    "def test():\n",
    "    model = GoogleTextModel()\n",
    "    model.generate_thoughts([], 3, initial_prompt=\"\")\n",
    "\n",
    "prompt = \"\"\"\n",
    "Verilog code fulfilling specifications:\n",
    "n = 2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
    "```verilog\n",
    "module fsm(r_0, r_1, g);\n",
    "  input r_0;\n",
    "  input r_1;\n",
    "  output g;\n",
    "  reg [0:0] state;\n",
    "\n",
    "  assign g = ((state == 1) && (r_1 && r_0) || (state == 0) && r_0) ? 1 : 0;\n",
    "\n",
    "  initial\n",
    "  begin\n",
    "    state = 0;\n",
    "  end\n",
    "  always @($global_clock)\n",
    "  begin\n",
    "    case(state)\n",
    "      0: if (!(!r_1 && r_0))\n",
    "           state = 0;\n",
    "         else \n",
    "           state = 1;\n",
    "\n",
    "      1: if ((r_1 && !r_0))\n",
    "           state = 0;\n",
    "         else \n",
    "           state = 1;\n",
    "\n",
    "    endcase\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "n = 4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\n",
    "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
    "```verilog\n",
    "module fsm(r_0, r_1, r_2, r_3, g);\n",
    "\"\"\"\n",
    "#print(CodeGenerationModel.from_pretrained(\"code-bison@001\").predict(prefix=prompt, **parameters))\n",
    "res = (TextGenerationModel.from_pretrained(\"text-bison\").predict(prompt=prompt, **parameters)).text\n",
    "code = (extract_normalized_verilog_code(\"\"\"```verilog\n",
    "module fsm(r_0, r_1, r_2, r_3, g);\\n\"\"\" + res, \"detector\"))\n",
    "verify.verify_code(benchmarks[0].specification, code, overwrite_params=benchmarks[0].generate_params)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32mConverting Verilog to AIGER\u001b[m\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Running command `\n",
      "read_verilog -sv /mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl;\n",
      "# Sets the top module and overrides parameters\n",
      "hierarchy -top mux ;\n",
      "proc;\n",
      "# Splits up vectors into single ports using the same naming convention as syfco\n",
      "splitnets -ports -format _;\n",
      "check;\n",
      "wreduce;\n",
      "alumacc;\n",
      "fsm;\n",
      "memory -nomap;\n",
      "memory_map;\n",
      "techmap;\n",
      "\n",
      "# Removes clk signal, because the monitor file created from the TLSF does not contain it which makes model checking hard\n",
      "delete mux/clk;\n",
      "\n",
      "abc;\n",
      "hierarchy -check;\n",
      "stat;\n",
      "opt -fine\n",
      "check;\n",
      "\n",
      "# Maps the internal representation to aiger\n",
      "aigmap;\n",
      "write_aiger -ascii -symbols ./impl.aag;\n",
      "' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl\n",
      "Parsing SystemVerilog input from `/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl' to AST representation.\n",
      "Generating RTLIL representation for module `\\mux'.\n",
      "Warning: reg '\\out' is assigned in a continuous assignment at /mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/tools/ai_auto/examples/mux.vl:8.8-8.26.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "\n",
      "2.2. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "Removed 0 unused modules.\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "4. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "\n",
      "5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module mux...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module mux:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "8. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "8.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "8.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "8.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "8.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "8.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "9. Executing MEMORY pass.\n",
      "\n",
      "9.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "9.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "9.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "9.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "\n",
      "9.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "9.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "9.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "\n",
      "9.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "10. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "11. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "11.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "11.2. Continuing TECHMAP pass.\n",
      "Using template $paramod$constmap:10887e013c6ac5a74755f7ac430ded3f147ecbc3$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\\_90_shift_shiftx for cells of type $shiftx.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "No more expansions possible.\n",
      "<suppressed ~194 debug messages>\n",
      "Warning: Selection \"clk\" did not match any object.\n",
      "\n",
      "12. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "12.1. Extracting gate netlist of module `\\mux' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 6 wires to a netlist network with 3 inputs and 1 outputs.\n",
      "\n",
      "12.1.1. Executing ABC.\n",
      "Running ABC command: \"abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "12.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               MUX cells:        1\n",
      "ABC RESULTS:        internal signals:        2\n",
      "ABC RESULTS:           input signals:        3\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "\n",
      "13. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "13.1. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "\n",
      "13.2. Analyzing design hierarchy..\n",
      "Top module:  \\mux\n",
      "Removed 0 unused modules.\n",
      "\n",
      "14. Printing statistics.\n",
      "\n",
      "=== mux ===\n",
      "\n",
      "   Number of wires:                 15\n",
      "   Number of wire bits:           2063\n",
      "   Number of public wires:           5\n",
      "   Number of public wire bits:       5\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  1\n",
      "     $_MUX_                          1\n",
      "\n",
      "15. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "15.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "15.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\mux'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\mux..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\mux.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "15.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\mux'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "15.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "Removed 0 unused cells and 10 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "15.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "15.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\mux..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\mux.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "15.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\mux'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "15.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "15.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\mux..\n",
      "\n",
      "15.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module mux.\n",
      "\n",
      "15.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "16. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module mux...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "17. Executing AIGMAP pass (map logic to AIG).\n",
      "Module mux: replaced 1 cells with 7 new cells, skipped 0 cells.\n",
      "  replaced 1 cell types:\n",
      "       1 $_MUX_\n",
      "\n",
      "18. Executing AIGER backend.\n",
      "\n",
      "Warnings: 2 unique messages, 2 total\n",
      "End of script. Logfile hash: 9b075296bb, CPU: user 0.06s system 0.01s, MEM: 24.04 MB peak\n",
      "Yosys 0.25 (git sha1 e02b7f64bc7, gcc 13.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)\n",
      "Time spent: 56% 1x abc (0 sec), 11% 3x read_verilog (0 sec), ...\n",
      "\u001b[32mFixing variable naming in certain cases\u001b[m\n",
      "\u001b[32mConverting TLSF to monitor AIGER\u001b[m\n",
      "\u001b[32mCombining monitor with implementation\u001b[m\n",
      "\u001b[32mCalling nuXmv\u001b[m\n",
      "\u001b[32mSUCCESS\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<ReturnCode.SUCCESS: 0>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "verify.verify_file(\"mux.tlsf\", \"examples/mux.vl\", overwrite_params={\"n\": 2}, debug=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "```\n",
      "module detector(r_0, r_1, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  output g;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      1: if (!(r_1 && !r_0))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "Here is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\n",
      "```\n",
      "module detector(r_0, r_1, r_2, r_3, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  output g;\n",
      "  reg [1:0] state;\n",
      "\n",
      "  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if ((!(r_3 && !r_1 && r_2) && r_0))\n",
      "           state = 2;\n",
      "         else if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      3: if (!r_2)\n",
      "           state = 3;\n",
      "         else if ((r_2 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 2;\n",
      "\n",
      "      1: if ((!(r_3 && r_2) && r_1))\n",
      "           state = 3;\n",
      "         else if ((r_3 && r_1 && r_2 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_3 && !r_2 && r_1))\n",
      "           state = 3;\n",
      "         else if (!(!(r_2 && r_0 && r_1) && r_3))\n",
      "           state = 2;\n",
      "         else if ((r_3 && !r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)\n",
      "```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [2:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && r_6 && r_4 || (state == 0) && r_4 || (state == 1) && (r_7 && r_5 && r_6 && r_4) || (state == 2) && (r_7 && r_5 && r_6 && r_4) || (state == 3) && (r_7 && r_5 && r_6 && r_4) || (state == 4) && (r_7 && r_5 && r_6 && r_4) || (state == 5) && (r_7 && r_5 && r_6 && r_4) || (state == 6) && (r_7 && r_5 && r_6 && r_4)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if ((!(r_7 && !r_5 && r_6) && r_4))\n",
      "           state = 6;\n",
      "         else if (!r_4)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      7: if (!r_6)\n",
      "           state = 7;\n",
      "         else if ((r_6 && !r_4))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if ((!(r_7 && r_6) && r_5))\n",
      "           state = 7;\n",
      "         else if ((r_7 && r_5 && r_6 && !r_4))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_7 && !r_6 && r_5))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 2;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if ((r_7 && r_6 && !r_5))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 3;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      4: if ((r_7 && r_6 && r_5 && !r_4))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((r_7 && r_6 && r_5 && r_4))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 5;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      6: if ((r_7 && r_6 && r_5 && r_4))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_5) && r_7))\n",
      "           state = 6;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "ReturnCode.FALSE_RESULT\n"
     ]
    }
   ],
   "source": [
    "prompt = benchmarks[0].build_prompt(template=prompting.DefaultPromptTemplate, mode=\"self\")\n",
    "\n",
    "print(prompt)\n",
    "chat = chat_model.start_chat()\n",
    "response = chat.send_message(prompt, **parameters)\n",
    "\n",
    "print(response)\n",
    "code = extract_code_block(response.text)\n",
    "\n",
    "res = verify.verify_code(\"detector.tlsf\", code, overwrite_params={\"n\": 8}, debug=False)\n",
    "print(res)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ChatMessage(content='You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\\nHere is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, g);\\n  input r_0;\\n  input r_1;\\n  output g;\\n  reg [0:0] state;\\n\\n  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      1: if (!(r_1 && !r_0))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nHere is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, r_2, r_3, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  output g;\\n  reg [1:0] state;\\n\\n  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if ((!(r_3 && !r_1 && r_2) && r_0))\\n           state = 2;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      3: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 2;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 3;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 3;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nPlease write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\nG (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)', author='user'), ChatMessage(content='```\\nmodule detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  input r_4;\\n  input r_5;\\n  input r_6;\\n  input r_7;\\n  output g;\\n  reg [3:0] state;\\n\\n  assign g = ((state == 7) && r_7 || (state == 0) && (!r_7 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && r_1))\\n           state = 1;\\n         else \\n           state = 7;\\n\\n      7: if (!r_7)\\n           state = 7;\\n         else if ((r_7 && !r_0))\\n           state = 0;\\n         else \\n           state = 6;\\n\\n      1: if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2))\\n           state = 1;\\n         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && !r_1))\\n           state = 0;\\n         else \\n           state = 7;\\n\\n      6: if (!(r_7 && r_6 && r_5 && r_4 && r_3))\\n           state = 6;\\n         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && !r_2))\\n           state = 1;\\n         else if ((r_7 && r_6 && r_5 && r_4 && !r_3))\\n           state = 2;\\n         else if ((r_7 && r_6 && r_5 && !r_4))\\n           state = 3;\\n         else if ((r_7 && r_6 && !r_5))\\n           state = 4;\\n         else if ((r_7 && !r_6))\\n           state = 5;\\n         else \\n           state = 0;\\n\\n      2: if (!(r_7 && r_6 && r_5))\\n           state = 2;\\n         else if ((r_7 && r_6 && r_5 && !r_4))\\n           state = 1;\\n         else if ((r_7 && r_6 && !r_4))\\n           state = 3;\\n         else if ((r_7 && !r_4))\\n           state = 4;\\n         else \\n           state = 0;\\n\\n      3: if (!(r_7 && r_6))\\n           state = 3;\\n         else if ((r_7 && r_6 && !r_5))\\n           state = 2;\\n         else if ((r_7 && !r_5))\\n           state = 4;\\n         else \\n           state = 0;\\n\\n      4: if (!(r_7))\\n           state = 4;\\n         else if ((r_7 && !r_6))\\n           state = 3;\\n         else if ((r_7 && !r_5))\\n           state = 2;\\n         else \\n           state = 0;\\n\\n      5: if ((!(r_6 && r_5) && r_4))\\n           state = 6;\\n         else if ((r_6 && r_5 && !r_4))\\n           state = 2;\\n         else if ((r_6 && !r_4))\\n           state = 3;\\n         else if (!r_4)\\n           state = 4;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```', author='bot')]\n",
      "[ChatMessage(content='You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\\nHere is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, g);\\n  input r_0;\\n  input r_1;\\n  output g;\\n  reg [0:0] state;\\n\\n  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      1: if (!(r_1 && !r_0))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nHere is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, r_2, r_3, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  output g;\\n  reg [1:0] state;\\n\\n  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if ((!(r_3 && !r_1 && r_2) && r_0))\\n           state = 2;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      3: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 2;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 3;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 3;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nPlease write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\nG (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)', author='user'), ChatMessage(content='```\\nmodule detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  input r_4;\\n  input r_5;\\n  input r_6;\\n  input r_7;\\n  output g;\\n  reg [2:0] state;\\n\\n  assign g = ((state == 7) && r_7 || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0) || (state == 3) && (r_3 && r_1 && r_2 && r_0) || (state == 4) && (r_3 && r_1 && r_2 && r_0) || (state == 5) && (r_3 && r_1 && r_2 && r_0) || (state == 6) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!(r_3 && !r_1 && r_2) && r_0)\\n           state = 4;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      7: if (!r_7)\\n           state = 7;\\n         else if ((r_7 && !r_0))\\n           state = 0;\\n         else \\n           state = 6;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 5;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n      3: if ((!(r_3 && r_1) && r_2))\\n           state = 5;\\n         else if (!((r_2 && r_0 && r_1) && r_3))\\n           state = 3;\\n         else if ((r_3 && !r_2))\\n           state = 2;\\n         else \\n           state = 1;\\n\\n      4: if ((!(r_3 && r_0) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_0 && !r_2))\\n           state = 0;\\n         else \\n           state = 4;\\n\\n      5: if ((!(r_3 && r_0) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_0 && !r_2))\\n           state = 0;\\n         else \\n           state = 4;\\n\\n      6: if ((!(r_3 && r_0) && r_1))\\n           state = 5;\\n         else if ((r_3 && r_1 && r_0 && !r_2))\\n           state = 0;\\n         else \\n           state = 4;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```', author='bot')]\n",
      "[ChatMessage(content='You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\\nHere is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, g);\\n  input r_0;\\n  input r_1;\\n  output g;\\n  reg [0:0] state;\\n\\n  assign g = ((state == 1) && r_1 || (state == 0) && (!r_1 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      1: if (!(r_1 && !r_0))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nHere is an example for n=4. It satisfies the LTL specification G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g):\\n```\\nmodule detector(r_0, r_1, r_2, r_3, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  output g;\\n  reg [1:0] state;\\n\\n  assign g = ((state == 3) && (r_2 && r_0) || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if ((!(r_3 && !r_1 && r_2) && r_0))\\n           state = 2;\\n         else if (!r_0)\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      3: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 2;\\n\\n      1: if ((!(r_3 && r_2) && r_1))\\n           state = 3;\\n         else if ((r_3 && r_1 && r_2 && !r_0))\\n           state = 0;\\n         else \\n           state = 1;\\n\\n      2: if ((r_3 && !r_2 && r_1))\\n           state = 3;\\n         else if (!(!(r_2 && r_0 && r_1) && r_3))\\n           state = 2;\\n         else if ((r_3 && !r_1))\\n           state = 1;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```\\nPlease write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\\nG (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) && G (F r_4) && G (F r_5) && G (F r_6) && G (F r_7) <-> G (F g)', author='user'), ChatMessage(content='```\\nmodule detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\\n  input r_0;\\n  input r_1;\\n  input r_2;\\n  input r_3;\\n  input r_4;\\n  input r_5;\\n  input r_6;\\n  input r_7;\\n  output g;\\n  reg [3:0] state;\\n\\n  assign g = ((state == 7) && (r_6 && r_5 && r_4 && r_3 && r_2 && r_1 && r_0) || (state == 0) && (r_0 || r_1 || r_2 || r_3 || r_4 || r_5 || r_6 || r_7)) ? 1 : 0;\\n\\n  initial\\n  begin\\n    state = 0;\\n  end\\n  always @($global_clock)\\n  begin\\n    case(state)\\n      0: if (!r_0)\\n           state = 1;\\n         else if ((r_0 && !r_1))\\n           state = 2;\\n         else \\n           state = 0;\\n\\n      1: if (!r_2)\\n           state = 3;\\n         else if ((r_2 && !r_3))\\n           state = 4;\\n         else \\n           state = 1;\\n\\n      2: if (!r_4)\\n           state = 5;\\n         else if ((r_4 && !r_5))\\n           state = 6;\\n         else \\n           state = 2;\\n\\n      3: if (!r_6)\\n           state = 7;\\n         else if ((r_6 && !r_7))\\n           state = 0;\\n         else \\n           state = 3;\\n\\n      4: if ((r_7 && !r_6))\\n           state = 7;\\n         else if (!(!(r_5 && r_4 && r_3 && r_2) && r_1))\\n           state = 4;\\n         else if ((r_1 && !r_2))\\n           state = 2;\\n         else \\n           state = 0;\\n\\n      5: if ((r_7 && !r_5 && r_4 && r_3))\\n           state = 7;\\n         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\\n           state = 5;\\n         else if ((r_1 && !r_3))\\n           state = 3;\\n         else \\n           state = 0;\\n\\n      6: if ((r_7 && !r_4 && r_5 && r_3))\\n           state = 7;\\n         else if (!(!(r_6 && r_5 && r_3 && r_2) && r_1))\\n           state = 6;\\n         else if ((r_1 && !r_4))\\n           state = 4;\\n         else \\n           state = 0;\\n\\n      7: if ((r_7 && !r_5 && r_4 && r_3 && r_2))\\n           state = 7;\\n         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\\n           state = 7;\\n         else if ((r_1 && !r_5))\\n           state = 5;\\n         else \\n           state = 0;\\n\\n    endcase\\n  end\\nendmodule\\n\\n```', author='bot')]\n",
      "[```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && r_7 || (state == 0) && (!r_7 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!r_0)\n",
      "           state = 0;\n",
      "         else if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 7;\n",
      "\n",
      "      7: if (!r_7)\n",
      "           state = 7;\n",
      "         else if ((r_7 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if (!(r_7 && r_6 && r_5 && r_4 && r_3 && r_2))\n",
      "           state = 1;\n",
      "         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && r_2 && !r_1))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 7;\n",
      "\n",
      "      6: if (!(r_7 && r_6 && r_5 && r_4 && r_3))\n",
      "           state = 6;\n",
      "         else if ((r_7 && r_6 && r_5 && r_4 && r_3 && !r_2))\n",
      "           state = 1;\n",
      "         else if ((r_7 && r_6 && r_5 && r_4 && !r_3))\n",
      "           state = 2;\n",
      "         else if ((r_7 && r_6 && r_5 && !r_4))\n",
      "           state = 3;\n",
      "         else if ((r_7 && r_6 && !r_5))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_6))\n",
      "           state = 5;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      2: if (!(r_7 && r_6 && r_5))\n",
      "           state = 2;\n",
      "         else if ((r_7 && r_6 && r_5 && !r_4))\n",
      "           state = 1;\n",
      "         else if ((r_7 && r_6 && !r_4))\n",
      "           state = 3;\n",
      "         else if ((r_7 && !r_4))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if (!(r_7 && r_6))\n",
      "           state = 3;\n",
      "         else if ((r_7 && r_6 && !r_5))\n",
      "           state = 2;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      4: if (!(r_7))\n",
      "           state = 4;\n",
      "         else if ((r_7 && !r_6))\n",
      "           state = 3;\n",
      "         else if ((r_7 && !r_5))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((!(r_6 && r_5) && r_4))\n",
      "           state = 6;\n",
      "         else if ((r_6 && r_5 && !r_4))\n",
      "           state = 2;\n",
      "         else if ((r_6 && !r_4))\n",
      "           state = 3;\n",
      "         else if (!r_4)\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```, ```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [2:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && r_7 || (state == 0) && r_0 || (state == 1) && (r_3 && r_1 && r_2 && r_0) || (state == 2) && (r_3 && r_1 && r_2 && r_0) || (state == 3) && (r_3 && r_1 && r_2 && r_0) || (state == 4) && (r_3 && r_1 && r_2 && r_0) || (state == 5) && (r_3 && r_1 && r_2 && r_0) || (state == 6) && (r_3 && r_1 && r_2 && r_0)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!(r_3 && !r_1 && r_2) && r_0)\n",
      "           state = 4;\n",
      "         else if (!r_0)\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      7: if (!r_7)\n",
      "           state = 7;\n",
      "         else if ((r_7 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 6;\n",
      "\n",
      "      1: if ((!(r_3 && r_2) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_2 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if ((r_3 && !r_2 && r_1))\n",
      "           state = 5;\n",
      "         else if (!(!(r_2 && r_0 && r_1) && r_3))\n",
      "           state = 2;\n",
      "         else if ((r_3 && !r_1))\n",
      "           state = 1;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      3: if ((!(r_3 && r_1) && r_2))\n",
      "           state = 5;\n",
      "         else if (!((r_2 && r_0 && r_1) && r_3))\n",
      "           state = 3;\n",
      "         else if ((r_3 && !r_2))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      4: if ((!(r_3 && r_0) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_0 && !r_2))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 4;\n",
      "\n",
      "      5: if ((!(r_3 && r_0) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_0 && !r_2))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 4;\n",
      "\n",
      "      6: if ((!(r_3 && r_0) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_3 && r_1 && r_0 && !r_2))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 4;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```, ```\n",
      "module detector(r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  input r_2;\n",
      "  input r_3;\n",
      "  input r_4;\n",
      "  input r_5;\n",
      "  input r_6;\n",
      "  input r_7;\n",
      "  output g;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign g = ((state == 7) && (r_6 && r_5 && r_4 && r_3 && r_2 && r_1 && r_0) || (state == 0) && (r_0 || r_1 || r_2 || r_3 || r_4 || r_5 || r_6 || r_7)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!r_0)\n",
      "           state = 1;\n",
      "         else if ((r_0 && !r_1))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      1: if (!r_2)\n",
      "           state = 3;\n",
      "         else if ((r_2 && !r_3))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      2: if (!r_4)\n",
      "           state = 5;\n",
      "         else if ((r_4 && !r_5))\n",
      "           state = 6;\n",
      "         else \n",
      "           state = 2;\n",
      "\n",
      "      3: if (!r_6)\n",
      "           state = 7;\n",
      "         else if ((r_6 && !r_7))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 3;\n",
      "\n",
      "      4: if ((r_7 && !r_6))\n",
      "           state = 7;\n",
      "         else if (!(!(r_5 && r_4 && r_3 && r_2) && r_1))\n",
      "           state = 4;\n",
      "         else if ((r_1 && !r_2))\n",
      "           state = 2;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      5: if ((r_7 && !r_5 && r_4 && r_3))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\n",
      "           state = 5;\n",
      "         else if ((r_1 && !r_3))\n",
      "           state = 3;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      6: if ((r_7 && !r_4 && r_5 && r_3))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_5 && r_3 && r_2) && r_1))\n",
      "           state = 6;\n",
      "         else if ((r_1 && !r_4))\n",
      "           state = 4;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "      7: if ((r_7 && !r_5 && r_4 && r_3 && r_2))\n",
      "           state = 7;\n",
      "         else if (!(!(r_6 && r_4 && r_3 && r_2) && r_1))\n",
      "           state = 7;\n",
      "         else if ((r_1 && !r_5))\n",
      "           state = 5;\n",
      "         else \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```]\n"
     ]
    }
   ],
   "source": [
    "def generate_multiple(k = 3, message_history=[]):\n",
    "    responses = []\n",
    "\n",
    "    prompt = benchmarks[0].build_prompt(template=prompting.DefaultPromptTemplate, mode=\"bosy\")\n",
    "    for _ in range(0,3):\n",
    "        chat = chat_model.start_chat(message_history=message_history)\n",
    "        response = chat.send_message(prompt, **parameters)\n",
    "        print(chat.message_history)\n",
    "        responses.append(response)\n",
    "    print(responses)\n",
    "generate_multiple()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "module detector(\n",
      "  input [1:0] r,\n",
      "  input clk,\n",
      "  output reg g\n",
      ");\n",
      "  reg [1:0] state;\n",
      "  initial state = '0;\n",
      "  always @(posedge clk) begin\n",
      "    state = state | r;\n",
      "    g = 0;\n",
      "    if(state == '1) begin\n",
      "      g = 1;\n",
      "      state = '0;\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g)\n"
     ]
    }
   ],
   "source": [
    "\n",
    "contents = read_file(\"detector.tlsf\")\n",
    "ltl = syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})\n",
    "bosy_f = syfco.convert(contents, \"bosy\", overwrite_params={\"n\": 4})\n",
    "bosy_impl = bosy.synthesize(bosy_f)\n",
    "\n",
    "template = prompting.PromptTemplate()\n",
    "template.add_example({\n",
    "    \"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2}),\n",
    "    \"IMPL\": read_file(\"../../verilog/detector/detector_2.vl\"),\n",
    "    \"PARAMS\": \"n=2\"\n",
    "})\n",
    "prompt = template.build_prompt({\"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})})\n",
    "print(prompt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "module detector(r_0, r_1, g);\n",
      "  input r_0;\n",
      "  input r_1;\n",
      "  output g;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign g = ((state == 1) && (r_1 && r_0) || (state == 0) && r_0) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: if (!(!r_1 && r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "      1: if ((r_1 && !r_0))\n",
      "           state = 0;\n",
      "         else \n",
      "           state = 1;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g)\n"
     ]
    }
   ],
   "source": [
    "\n",
    "contents = read_file(\"detector.tlsf\")\n",
    "ltl = syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2})\n",
    "bosy_f = syfco.convert(contents, \"bosy\", overwrite_params={\"n\": 2})\n",
    "bosy_impl = rename_module(bosy.synthesize(bosy_f), \"detector\", \"fsm\")\n",
    "template = prompting.PromptTemplate()\n",
    "template.add_example({\n",
    "    \"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2}),\n",
    "    \"IMPL\": bosy_impl,\n",
    "    \"PARAMS\": \"n=2\"\n",
    "})\n",
    "\n",
    "prompt = template.build_prompt({\"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})})\n",
    "print(prompt)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
