{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510516388751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510516388756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 14:53:08 2017 " "Processing started: Sun Nov 12 14:53:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510516388756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516388756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dct8puntos -c dct8puntos " "Command: quartus_map --read_settings_files=on --write_settings_files=off dct8puntos -c dct8puntos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516388756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510516389276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510516389276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct8puntos.v 1 1 " "Found 1 design units, including 1 entities, in source file dct8puntos.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct8puntos " "Found entity 1: dct8puntos" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510516401157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516401157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_8puntos_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dct_8puntos_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct_8puntos_test " "Found entity 1: dct_8puntos_test" {  } { { "dct_8puntos_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct_8puntos_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510516401160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516401160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque " "Found entity 1: bloque" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510516401162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516401162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add8.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add8 " "Found entity 1: shift_add8" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510516401163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516401163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dct8puntos " "Elaborating entity \"dct8puntos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510516401190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510516401195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 bloque.v(76) " "Verilog HDL assignment warning at bloque.v(76): truncated value with size 25 to match size of target (19)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401197 "|dct8puntos|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 bloque.v(77) " "Verilog HDL assignment warning at bloque.v(77): truncated value with size 25 to match size of target (19)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401197 "|dct8puntos|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 19 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 24 to match size of target (19)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401197 "|dct8puntos|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 25 to match size of target (19)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401197 "|dct8puntos|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 25 to match size of target (19)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401197 "|dct8puntos|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 19 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 24 to match size of target (19)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401197 "|dct8puntos|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510516401198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux1 shift_add8.v(39) " "Verilog HDL or VHDL warning at shift_add8.v(39): object \"aux1\" assigned a value but never read" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux2 shift_add8.v(40) " "Verilog HDL or VHDL warning at shift_add8.v(40): object \"aux2\" assigned a value but never read" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux3 shift_add8.v(41) " "Verilog HDL or VHDL warning at shift_add8.v(41): object \"aux3\" assigned a value but never read" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux4 shift_add8.v(42) " "Verilog HDL or VHDL warning at shift_add8.v(42): object \"aux4\" assigned a value but never read" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 19 shift_add8.v(44) " "Verilog HDL assignment warning at shift_add8.v(44): truncated value with size 24 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 shift_add8.v(45) " "Verilog HDL assignment warning at shift_add8.v(45): truncated value with size 25 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 19 shift_add8.v(46) " "Verilog HDL assignment warning at shift_add8.v(46): truncated value with size 23 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 shift_add8.v(47) " "Verilog HDL assignment warning at shift_add8.v(47): truncated value with size 25 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 shift_add8.v(49) " "Verilog HDL assignment warning at shift_add8.v(49): truncated value with size 25 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 shift_add8.v(50) " "Verilog HDL assignment warning at shift_add8.v(50): truncated value with size 25 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 shift_add8.v(51) " "Verilog HDL assignment warning at shift_add8.v(51): truncated value with size 25 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 19 shift_add8.v(52) " "Verilog HDL assignment warning at shift_add8.v(52): truncated value with size 25 to match size of target (19)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/shift_add8.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510516401200 "|dct8puntos|shift_add8:shift_add8_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510516401802 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[0\] GND " "Pin \"y0\[0\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[1\] GND " "Pin \"y0\[1\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[2\] GND " "Pin \"y0\[2\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[3\] GND " "Pin \"y0\[3\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[4\] GND " "Pin \"y0\[4\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[5\] GND " "Pin \"y0\[5\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[0\] GND " "Pin \"y4\[0\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[1\] GND " "Pin \"y4\[1\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[2\] GND " "Pin \"y4\[2\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[3\] GND " "Pin \"y4\[3\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y4\[4\] GND " "Pin \"y4\[4\]\" is stuck at GND" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct_8puntos/dct8puntos.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510516401832 "|dct8puntos|y4[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510516401832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510516401955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510516402435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510516402435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1199 " "Implemented 1199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510516402543 ""} { "Info" "ICUT_CUT_TM_OPINS" "152 " "Implemented 152 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510516402543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "972 " "Implemented 972 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510516402543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510516402543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510516402563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 14:53:22 2017 " "Processing ended: Sun Nov 12 14:53:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510516402563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510516402563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510516402563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510516402563 ""}
