{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668945603807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668945603815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 13:00:03 2022 " "Processing started: Sun Nov 20 13:00:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668945603815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945603815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945603815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668945604438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668945604438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-mixed " "Found design unit 1: uart-mixed" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614065 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-mixed " "Found design unit 1: UART_tx-mixed" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614070 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_rx-mixed " "Found design unit 1: UART_rx-mixed" {  } { { "UART_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614074 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614074 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tx_fsm_tb.vhd " "Can't analyze file -- file tx_fsm_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668945614080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm-behavioral " "Found design unit 1: tx_fsm-behavioral" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/tx_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614084 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/tx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_tx-behavioral " "Found design unit 1: shift_tx-behavioral" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614089 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_tx " "Found entity 1: shift_tx" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rx-behv " "Found design unit 1: shift_rx-behv" {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614093 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_rx " "Found entity 1: shift_rx" {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm-behavioral " "Found design unit 1: rx_fsm-behavioral" {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614097 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/rx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter_rx-Behavioral " "Found design unit 1: bitcounter_rx-Behavioral" {  } { { "bitcounter_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter_rx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614101 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter_rx " "Found entity 1: bitcounter_rx" {  } { { "bitcounter_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter-Behavioral " "Found design unit 1: bitcounter-Behavioral" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614106 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter " "Found entity 1: bitcounter" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen_rx-Behavioral " "Found design unit 1: baudrategen_rx-Behavioral" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614110 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen_rx " "Found entity 1: baudrategen_rx" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen-Behavioral " "Found design unit 1: baudrategen-Behavioral" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614114 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen " "Found entity 1: baudrategen" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945614114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945614117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668945614237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mm_tx_data uart.vhd(36) " "Verilog HDL or VHDL warning at uart.vhd(36): object \"mm_tx_data\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668945614253 "|uart"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "areset_n uart.vhd(45) " "VHDL Signal Declaration warning at uart.vhd(45): used implicit default value for signal \"areset_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614254 "|uart"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_data_valid uart.vhd(46) " "VHDL Signal Declaration warning at uart.vhd(46): used implicit default value for signal \"tx_data_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614254 "|uart"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_data uart.vhd(47) " "VHDL Signal Declaration warning at uart.vhd(47): used implicit default value for signal \"tx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614254 "|uart"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mm_tx_status uart.vhd(111) " "VHDL Process Statement warning at uart.vhd(111): inferring latch(es) for signal or variable \"mm_tx_status\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668945614254 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:transmitter " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:transmitter\"" {  } { { "uart.vhd" "transmitter" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_complete UART_tx.vhd(82) " "VHDL Signal Declaration warning at UART_tx.vhd(82): used implicit default value for signal \"tx_complete\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614269 "|uart|UART_tx:transmitter"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_enable UART_tx.vhd(83) " "VHDL Signal Declaration warning at UART_tx.vhd(83): used implicit default value for signal \"tx_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614270 "|uart|UART_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm UART_tx:transmitter\|tx_fsm:statemachine " "Elaborating entity \"tx_fsm\" for hierarchy \"UART_tx:transmitter\|tx_fsm:statemachine\"" {  } { { "UART_tx.vhd" "statemachine" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset_n tx_fsm.vhd(33) " "VHDL Process Statement warning at tx_fsm.vhd(33): signal \"areset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/tx_fsm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614284 "|uart|UART_tx:transmitter|tx_fsm:statemachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategen UART_tx:transmitter\|baudrategen:baudrategenerator " "Elaborating entity \"baudrategen\" for hierarchy \"UART_tx:transmitter\|baudrategen:baudrategenerator\"" {  } { { "UART_tx.vhd" "baudrategenerator" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614288 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_enable baudrategen.vhd(24) " "VHDL Process Statement warning at baudrategen.vhd(24): signal \"tx_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614305 "|uart|UART_tx:transmitter|baudrategen:baudrategenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen.vhd(34) " "VHDL Process Statement warning at baudrategen.vhd(34): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614305 "|uart|UART_tx:transmitter|baudrategen:baudrategenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen.vhd(40) " "VHDL Process Statement warning at baudrategen.vhd(40): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614305 "|uart|UART_tx:transmitter|baudrategen:baudrategenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_tx UART_tx:transmitter\|shift_tx:shiftregister " "Elaborating entity \"shift_tx\" for hierarchy \"UART_tx:transmitter\|shift_tx:shiftregister\"" {  } { { "UART_tx.vhd" "shiftregister" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_rx:receiver " "Elaborating entity \"UART_rx\" for hierarchy \"UART_rx:receiver\"" {  } { { "uart.vhd" "receiver" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fsm UART_rx:receiver\|rx_fsm:statemachinerx " "Elaborating entity \"rx_fsm\" for hierarchy \"UART_rx:receiver\|rx_fsm:statemachinerx\"" {  } { { "UART_rx.vhd" "statemachinerx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614452 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_err rx_fsm.vhd(15) " "VHDL Signal Declaration warning at rx_fsm.vhd(15): used implicit default value for signal \"rx_err\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/rx_fsm.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614478 "|uart|UART_rx:receiver|rx_fsm:statemachinerx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategen_rx UART_rx:receiver\|baudrategen_rx:baudrategeneratorrx " "Elaborating entity \"baudrategen_rx\" for hierarchy \"UART_rx:receiver\|baudrategen_rx:baudrategeneratorrx\"" {  } { { "UART_rx.vhd" "baudrategeneratorrx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614481 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_enable baudrategen_rx.vhd(24) " "VHDL Process Statement warning at baudrategen_rx.vhd(24): signal \"rx_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614559 "|uart|UART_rx:receiver|baudrategen_rx:baudrategeneratorrx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen_rx.vhd(35) " "VHDL Process Statement warning at baudrategen_rx.vhd(35): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614559 "|uart|UART_rx:receiver|baudrategen_rx:baudrategeneratorrx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen_rx.vhd(41) " "VHDL Process Statement warning at baudrategen_rx.vhd(41): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668945614559 "|uart|UART_rx:receiver|baudrategen_rx:baudrategeneratorrx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitcounter_rx UART_rx:receiver\|bitcounter_rx:bitcounterrx " "Elaborating entity \"bitcounter_rx\" for hierarchy \"UART_rx:receiver\|bitcounter_rx:bitcounterrx\"" {  } { { "UART_rx.vhd" "bitcounterrx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rx UART_rx:receiver\|shift_rx:shiftregisterrx " "Elaborating entity \"shift_rx\" for hierarchy \"UART_rx:receiver\|shift_rx:shiftregisterrx\"" {  } { { "UART_rx.vhd" "shiftregisterrx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945614595 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "baudrate_r shift_rx.vhd(23) " "VHDL Signal Declaration warning at shift_rx.vhd(23): used implicit default value for signal \"baudrate_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_rx.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945614714 "|uart|UART_rx:receiver|shift_rx:shiftregisterrx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[0\] GND " "Pin \"rdata\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[1\] GND " "Pin \"rdata\[1\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[2\] GND " "Pin \"rdata\[2\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[3\] GND " "Pin \"rdata\[3\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[4\] GND " "Pin \"rdata\[4\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[5\] GND " "Pin \"rdata\[5\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[6\] GND " "Pin \"rdata\[6\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[7\] GND " "Pin \"rdata\[7\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[8\] GND " "Pin \"rdata\[8\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[9\] GND " "Pin \"rdata\[9\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[10\] GND " "Pin \"rdata\[10\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[11\] GND " "Pin \"rdata\[11\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[12\] GND " "Pin \"rdata\[12\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[13\] GND " "Pin \"rdata\[13\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[14\] GND " "Pin \"rdata\[14\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[15\] GND " "Pin \"rdata\[15\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[16\] GND " "Pin \"rdata\[16\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[17\] GND " "Pin \"rdata\[17\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[18\] GND " "Pin \"rdata\[18\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[19\] GND " "Pin \"rdata\[19\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[20\] GND " "Pin \"rdata\[20\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[21\] GND " "Pin \"rdata\[21\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[22\] GND " "Pin \"rdata\[22\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[23\] GND " "Pin \"rdata\[23\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[24\] GND " "Pin \"rdata\[24\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[25\] GND " "Pin \"rdata\[25\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[26\] GND " "Pin \"rdata\[26\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[27\] GND " "Pin \"rdata\[27\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[28\] GND " "Pin \"rdata\[28\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[29\] GND " "Pin \"rdata\[29\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[30\] GND " "Pin \"rdata\[30\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdata\[31\] GND " "Pin \"rdata\[31\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|rdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irq GND " "Pin \"irq\" is stuck at GND" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668945615307 "|uart|irq"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668945615307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668945615343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668945615721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668945615721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "re " "No output dependent on input pin \"re\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|re"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[0\] " "No output dependent on input pin \"wdata\[0\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[1\] " "No output dependent on input pin \"wdata\[1\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[2\] " "No output dependent on input pin \"wdata\[2\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[3\] " "No output dependent on input pin \"wdata\[3\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[4\] " "No output dependent on input pin \"wdata\[4\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[5\] " "No output dependent on input pin \"wdata\[5\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[6\] " "No output dependent on input pin \"wdata\[6\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[7\] " "No output dependent on input pin \"wdata\[7\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[8\] " "No output dependent on input pin \"wdata\[8\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[9\] " "No output dependent on input pin \"wdata\[9\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[10\] " "No output dependent on input pin \"wdata\[10\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[11\] " "No output dependent on input pin \"wdata\[11\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[12\] " "No output dependent on input pin \"wdata\[12\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[13\] " "No output dependent on input pin \"wdata\[13\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[14\] " "No output dependent on input pin \"wdata\[14\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[15\] " "No output dependent on input pin \"wdata\[15\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[16\] " "No output dependent on input pin \"wdata\[16\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[17\] " "No output dependent on input pin \"wdata\[17\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[18\] " "No output dependent on input pin \"wdata\[18\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[19\] " "No output dependent on input pin \"wdata\[19\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[20\] " "No output dependent on input pin \"wdata\[20\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[21\] " "No output dependent on input pin \"wdata\[21\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[22\] " "No output dependent on input pin \"wdata\[22\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[23\] " "No output dependent on input pin \"wdata\[23\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[24\] " "No output dependent on input pin \"wdata\[24\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[25\] " "No output dependent on input pin \"wdata\[25\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[26\] " "No output dependent on input pin \"wdata\[26\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[27\] " "No output dependent on input pin \"wdata\[27\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[28\] " "No output dependent on input pin \"wdata\[28\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[29\] " "No output dependent on input pin \"wdata\[29\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[30\] " "No output dependent on input pin \"wdata\[30\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[31\] " "No output dependent on input pin \"wdata\[31\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|wdata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arst_n " "No output dependent on input pin \"arst_n\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|arst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we " "No output dependent on input pin \"we\"" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668945616006 "|uart|we"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668945616006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668945616008 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668945616008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668945616008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668945616045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 13:00:16 2022 " "Processing ended: Sun Nov 20 13:00:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668945616045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668945616045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668945616045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668945616045 ""}
