INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:44:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 fork96/control/generateBlocks[7].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer74/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.732ns (15.618%)  route 3.955ns (84.382%))
  Logic Levels:           10  (LUT4=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2447, unset)         0.508     0.508    fork96/control/generateBlocks[7].regblock/clk
                         FDSE                                         r  fork96/control/generateBlocks[7].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  fork96/control/generateBlocks[7].regblock/transmitValue_reg/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer223/fifo/transmitValue_4
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 f  buffer223/fifo/memEnd_valid_i_3__2/O
                         net (fo=5, unplaced)         0.405     1.791    buffer232/fifo/transmitValue_reg_3
                         LUT6 (Prop_lut6_I3_O)        0.043     1.834 f  buffer232/fifo/fullReg_i_2__29/O
                         net (fo=10, unplaced)        0.287     2.121    buffer88/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.164 r  buffer88/control/dataReg[0]_i_2__4/O
                         net (fo=5, unplaced)         0.405     2.569    buffer88/control/index_tehb
                         LUT6 (Prop_lut6_I2_O)        0.043     2.612 r  buffer88/control/transmitValue_i_6__14/O
                         net (fo=6, unplaced)         0.254     2.866    fork54/generateBlocks[0].regblock/transmitValue_i_3__27_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.909 r  fork54/generateBlocks[0].regblock/transmitValue_i_4__23/O
                         net (fo=2, unplaced)         0.233     3.142    buffer79/transmitValue_reg
                         LUT4 (Prop_lut4_I1_O)        0.043     3.185 f  buffer79/transmitValue_i_3__27/O
                         net (fo=5, unplaced)         0.272     3.457    fork51/control/generateBlocks[6].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I0_O)        0.043     3.500 r  fork51/control/generateBlocks[6].regblock/transmitValue_i_2__8/O
                         net (fo=2, unplaced)         0.716     4.216    fork51/control/generateBlocks[6].regblock/transmitValue_i_2__8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.259 f  fork51/control/generateBlocks[6].regblock/transmitValue_i_2__118/O
                         net (fo=13, unplaced)        0.294     4.553    fork51/control/generateBlocks[6].regblock/outputValid_reg
                         LUT4 (Prop_lut4_I2_O)        0.043     4.596 r  fork51/control/generateBlocks[6].regblock/fullReg_i_2__17/O
                         net (fo=8, unplaced)         0.282     4.878    fork39/control/generateBlocks[2].regblock/dataReg_reg[4]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.921 r  fork39/control/generateBlocks[2].regblock/dataReg[4]_i_1__9/O
                         net (fo=5, unplaced)         0.274     5.195    buffer74/E[0]
                         FDRE                                         r  buffer74/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2447, unset)         0.483     4.683    buffer74/clk
                         FDRE                                         r  buffer74/dataReg_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.455    buffer74/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                 -0.740    




