{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590607978193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590607978198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 12:32:58 2020 " "Processing started: Wed May 27 12:32:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590607978198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607978198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project_2 -c final_project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project_2 -c final_project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607978198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590607978559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590607978559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_2 " "Found entity 1: final_project_2" {  } { { "final_project_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607987705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "seven_seg_sv.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/seven_seg_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607987708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607987709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1000.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1000.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_1000 " "Found entity 1: comparator_1000" {  } { { "comparator_1000.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/comparator_1000.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607987711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_set " "Found entity 1: time_set" {  } { { "time_set.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/time_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607987713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project_2 " "Elaborating entity \"final_project_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590607987747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slower.v 1 1 " "Using design file slower.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slower " "Found entity 1: slower" {  } { { "slower.v" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987757 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "slower " "Found the following files while searching for definition of entity \"slower\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "slower.bdf " "File: slower.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1590607987757 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1590607987757 "|final_project_2|slower:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slower slower:inst1 " "Elaborating entity \"slower\" for hierarchy \"slower:inst1\"" {  } { { "final_project_2.bdf" "inst1" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 160 776 968 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_1000 slower:inst1\|comparator_1000:b2v_inst " "Elaborating entity \"comparator_1000\" for hierarchy \"slower:inst1\|comparator_1000:b2v_inst\"" {  } { { "slower.v" "b2v_inst" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer slower:inst1\|synchronizer:b2v_inst6 " "Elaborating entity \"synchronizer\" for hierarchy \"slower:inst1\|synchronizer:b2v_inst6\"" {  } { { "slower.v" "b2v_inst6" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_1hz.sv 1 1 " "Using design file counter_1hz.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1Hz " "Found entity 1: counter_1Hz" {  } { { "counter_1hz.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter_1hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1Hz slower:inst1\|counter_1Hz:b2v_inst8 " "Elaborating entity \"counter_1Hz\" for hierarchy \"slower:inst1\|counter_1Hz:b2v_inst8\"" {  } { { "slower.v" "b2v_inst8" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/slower.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter_1hz.sv(8) " "Verilog HDL assignment warning at counter_1hz.sv(8): truncated value with size 32 to match size of target (25)" {  } { { "counter_1hz.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter_1hz.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607987770 "|final_project_2|slower:inst24|counter_1Hz:b2v_inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_4_1.bdf 1 1 " "Using design file lab_4_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab_4_1 " "Found entity 1: lab_4_1" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_4_1 lab_4_1:inst " "Elaborating entity \"lab_4_1\" for hierarchy \"lab_4_1:inst\"" {  } { { "final_project_2.bdf" "inst" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 40 1848 2008 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987778 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s_1 inst2 " "Block or symbol \"s_1\" of instance \"inst2\" overlaps another block or symbol" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 304 1288 1424 432 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987779 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s_3 inst4 " "Block or symbol \"s_3\" of instance \"inst4\" overlaps another block or symbol" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 496 1304 1400 624 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987779 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s_5 inst6 " "Block or symbol \"s_5\" of instance \"inst6\" overlaps another block or symbol" {  } { { "lab_4_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 712 1304 1416 840 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_0.bdf 1 1 " "Using design file s_0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_0 " "Found entity 1: s_0" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_0 lab_4_1:inst\|s_0:inst " "Elaborating entity \"s_0\" for hierarchy \"lab_4_1:inst\|s_0:inst\"" {  } { { "lab_4_1.bdf" "inst" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 168 1288 1424 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987789 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { { 144 1024 1072 176 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987789 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { { 192 1032 1080 224 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987789 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "s_0.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_0.bdf" { { 296 1048 1096 328 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_1.bdf 1 1 " "Using design file s_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_1 " "Found entity 1: s_1" {  } { { "s_1.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_1 lab_4_1:inst\|s_1:inst2 " "Elaborating entity \"s_1\" for hierarchy \"lab_4_1:inst\|s_1:inst2\"" {  } { { "lab_4_1.bdf" "inst2" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 304 1288 1424 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_2.bdf 1 1 " "Using design file s_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_2 " "Found entity 1: s_2" {  } { { "s_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_2 lab_4_1:inst\|s_2:inst1 " "Elaborating entity \"s_2\" for hierarchy \"lab_4_1:inst\|s_2:inst1\"" {  } { { "lab_4_1.bdf" "inst1" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 400 1296 1432 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987807 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "s_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_2.bdf" { { 384 928 976 416 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987808 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "s_2.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_2.bdf" { { 480 936 984 512 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_3.bdf 1 1 " "Using design file s_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_3 " "Found entity 1: s_3" {  } { { "s_3.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_3 lab_4_1:inst\|s_3:inst4 " "Elaborating entity \"s_3\" for hierarchy \"lab_4_1:inst\|s_3:inst4\"" {  } { { "lab_4_1.bdf" "inst4" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 496 1304 1400 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987816 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "s_3.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_3.bdf" { { 184 1240 1288 216 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_4.bdf 1 1 " "Using design file s_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_4 " "Found entity 1: s_4" {  } { { "s_4.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_4 lab_4_1:inst\|s_4:inst5 " "Elaborating entity \"s_4\" for hierarchy \"lab_4_1:inst\|s_4:inst5\"" {  } { { "lab_4_1.bdf" "inst5" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 600 1296 1432 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987826 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "s_4.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_4.bdf" { { 168 1192 1240 200 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_5.bdf 1 1 " "Using design file s_5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_5 " "Found entity 1: s_5" {  } { { "s_5.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_5 lab_4_1:inst\|s_5:inst6 " "Elaborating entity \"s_5\" for hierarchy \"lab_4_1:inst\|s_5:inst6\"" {  } { { "lab_4_1.bdf" "inst6" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 712 1304 1416 840 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987837 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "s_5.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_5.bdf" { { 184 1160 1208 216 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987837 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "s_5.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_5.bdf" { { 264 1168 1216 296 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590607987837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s_6.bdf 1 1 " "Using design file s_6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_6 " "Found entity 1: s_6" {  } { { "s_6.bdf" "" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/s_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_6 lab_4_1:inst\|s_6:inst7 " "Elaborating entity \"s_6\" for hierarchy \"lab_4_1:inst\|s_6:inst7\"" {  } { { "lab_4_1.bdf" "inst7" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/lab_4_1.bdf" { { 824 1288 1424 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parser.sv 1 1 " "Using design file parser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:inst2 " "Elaborating entity \"parser\" for hierarchy \"parser:inst2\"" {  } { { "final_project_2.bdf" "inst2" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 184 1480 1656 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(5) " "Verilog HDL assignment warning at parser.sv(5): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607987855 "|final_project_2|parser:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(6) " "Verilog HDL assignment warning at parser.sv(6): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607987855 "|final_project_2|parser:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "final_project_2.bdf" "inst3" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 248 1048 1200 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590607987866 "|final_project_2|counter:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.sv 1 1 " "Using design file comparator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst6 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst6\"" {  } { { "final_project_2.bdf" "inst6" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 312 1504 1640 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator_24.sv 1 1 " "Using design file comparator_24.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_24 " "Found entity 1: comparator_24" {  } { { "comparator_24.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/comparator_24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607987898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590607987898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_24 comparator_24:inst22 " "Elaborating entity \"comparator_24\" for hierarchy \"comparator_24:inst22\"" {  } { { "final_project_2.bdf" "inst22" { Schematic "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/final_project_2.bdf" { { 968 1304 1440 1048 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607987898 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607988162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607988162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst12\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607988162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst12\|Div0\"" {  } { { "parser.sv" "Div0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607988162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst17\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst17\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607988162 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst17\|Div0\"" {  } { { "parser.sv" "Div0" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590607988162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590607988162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Mod0\"" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607988200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988200 ""}  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590607988200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607988243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607988243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607988257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607988257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p0f " "Found entity 1: alt_u_div_p0f" {  } { { "db/alt_u_div_p0f.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/alt_u_div_p0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607988269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607988269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Div0\"" {  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607988278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590607988279 ""}  } { { "parser.sv" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/parser.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590607988279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "D:/OSU/2019/Fall/ECE_271/Quartus_prime/final_2/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590607988314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607988314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590607988674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590607989280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590607989280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "505 " "Implemented 505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590607989387 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590607989387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590607989387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590607989387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590607989430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 12:33:09 2020 " "Processing ended: Wed May 27 12:33:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590607989430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590607989430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590607989430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590607989430 ""}
