

================================================================
== Vivado HLS Report for 'ShuffleUnit2'
================================================================
* Date:           Mon Dec 10 14:57:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3488748|  3488748|  3488748|  3488748|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_1x1_419_fu_405       |subconv_1x1_419       |  1638337|  1638337|  1638337|  1638337|   none  |
        |grp_subconv_3x3_4_no_rel_fu_417  |subconv_3x3_4_no_rel  |   189889|   189889|   189889|   189889|   none  |
        |grp_shuffle_9621_fu_427          |shuffle_9621          |     8065|     8065|     8065|     8065|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +--------------------------+------+------+----------+-----------+-----------+------+----------+
        |                          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_left_part        |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_left_part       |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_left_part     |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_right_part       |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_right_part      |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_right_part    |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv1_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv1_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv1_output  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv2_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv2_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv2_output  |     3|     3|         1|          -|          -|     4|    no    |
        |- memset_conv3_output     |  2015|  2015|        21|          -|          -|    96|    no    |
        | + memset_conv3_output    |    19|    19|         5|          -|          -|     4|    no    |
        |  ++ memset_conv3_output  |     3|     3|         1|          -|          -|     4|    no    |
        |- Loop 6                  |  4032|  4032|        42|          -|          -|    96|    no    |
        | + Loop 6.1               |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 6.1.1           |     8|     8|         2|          -|          -|     4|    no    |
        +--------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     484|    288|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    2552|   2708|
|Memory           |       20|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    690|
|Register         |        -|      -|     205|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       20|     10|    3241|   3686|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|      4|       3|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_9621_fu_427          |shuffle_9621          |        0|      0|   297|   180|
    |grp_subconv_1x1_419_fu_405       |subconv_1x1_419       |        0|      5|  1053|  1334|
    |grp_subconv_3x3_4_no_rel_fu_417  |subconv_3x3_4_no_rel  |        0|      5|  1202|  1194|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     10|  2552|  2708|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |left_part_0_U     |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |right_part_0_U    |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |conv1_output_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |conv2_output_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    |conv3_output_0_U  |DownsampleUnit2_czec  |        4|  0|   0|  1536|   32|     1|        49152|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       20|  0|   0|  7680|  160|     5|       245760|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+----+----+------------+------------+
    |co_19_fu_700_p2        |     +    |      0|  26|  12|           7|           1|
    |h_19_fu_742_p2         |     +    |      0|  14|   9|           3|           1|
    |indvarinc10_fu_594_p2  |     +    |      0|  11|   8|           2|           1|
    |indvarinc11_fu_600_p2  |     +    |      0|  11|   8|           2|           1|
    |indvarinc12_fu_639_p2  |     +    |      0|  26|  12|           7|           1|
    |indvarinc13_fu_645_p2  |     +    |      0|  11|   8|           2|           1|
    |indvarinc14_fu_651_p2  |     +    |      0|  11|   8|           2|           1|
    |indvarinc1_fu_441_p2   |     +    |      0|  11|   8|           2|           1|
    |indvarinc2_fu_447_p2   |     +    |      0|  11|   8|           2|           1|
    |indvarinc3_fu_549_p2   |     +    |      0|  11|   8|           2|           1|
    |indvarinc4_fu_486_p2   |     +    |      0|  26|  12|           7|           1|
    |indvarinc5_fu_492_p2   |     +    |      0|  11|   8|           2|           1|
    |indvarinc6_fu_498_p2   |     +    |      0|  11|   8|           2|           1|
    |indvarinc7_fu_435_p2   |     +    |      0|  26|  12|           7|           1|
    |indvarinc8_fu_588_p2   |     +    |      0|  26|  12|           7|           1|
    |indvarinc9_fu_537_p2   |     +    |      0|  26|  12|           7|           1|
    |indvarinc_fu_543_p2    |     +    |      0|  11|   8|           2|           1|
    |tmp_133_fu_706_p2      |     +    |      0|  29|  13|           8|           7|
    |tmp_187_fu_756_p2      |     +    |      0|  38|  16|          11|          11|
    |tmp_188_fu_769_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_189_fu_802_p2      |     +    |      0|  44|  18|          13|          13|
    |tmp_190_fu_812_p2      |     +    |      0|  44|  18|          13|          13|
    |w_19_fu_792_p2         |     +    |      0|  14|   9|           3|           1|
    |exitcond1_fu_736_p2    |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_694_p2    |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_786_p2     |   icmp   |      0|   0|   2|           3|           4|
    |tmp_119_fu_474_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_120_fu_480_p2      |   icmp   |      0|   0|   4|           7|           7|
    |tmp_121_fu_519_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_122_fu_525_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_123_fu_531_p2      |   icmp   |      0|   0|   4|           7|           7|
    |tmp_124_fu_570_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_125_fu_576_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_126_fu_582_p2      |   icmp   |      0|   0|   4|           7|           7|
    |tmp_127_fu_621_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_128_fu_627_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_129_fu_633_p2      |   icmp   |      0|   0|   4|           7|           7|
    |tmp_130_fu_672_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_131_fu_678_p2      |   icmp   |      0|   0|   1|           2|           2|
    |tmp_132_fu_684_p2      |   icmp   |      0|   0|   4|           7|           7|
    |tmp_s_fu_468_p2        |   icmp   |      0|   0|   1|           2|           2|
    +-----------------------+----------+-------+----+----+------------+------------+
    |Total                  |          |      0| 484| 288|         191|         142|
    +-----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  129|         28|    1|         28|
    |co_reg_372                             |    9|          2|    7|         14|
    |conv1_bias_ce0                         |    9|          2|    1|          2|
    |conv1_output_0_address0                |   21|          4|   11|         44|
    |conv1_output_0_ce0                     |   21|          4|    1|          4|
    |conv1_output_0_d0                      |   15|          3|   32|         96|
    |conv1_output_0_we0                     |   15|          3|    1|          3|
    |conv1_weight_ce0                       |    9|          2|    1|          2|
    |conv2_output_0_address0                |   21|          4|   11|         44|
    |conv2_output_0_ce0                     |   21|          4|    1|          4|
    |conv2_output_0_d0                      |   15|          3|   32|         96|
    |conv2_output_0_we0                     |   15|          3|    1|          3|
    |conv3_bias_ce0                         |    9|          2|    1|          2|
    |conv3_output_0_address0                |   21|          4|   11|         44|
    |conv3_output_0_ce0                     |   21|          4|    1|          4|
    |conv3_output_0_d0                      |   15|          3|   32|         96|
    |conv3_output_0_we0                     |   15|          3|    1|          3|
    |conv3_weight_ce0                       |    9|          2|    1|          2|
    |grp_subconv_1x1_419_fu_405_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_1x1_419_fu_405_input_0_q0  |   15|          3|   32|         96|
    |grp_subconv_1x1_419_fu_405_weight_q0   |   15|          3|   32|         96|
    |h_reg_383                              |    9|          2|    3|          6|
    |invdar10_reg_314                       |    9|          2|    2|          4|
    |invdar11_reg_326                       |    9|          2|    2|          4|
    |invdar12_reg_337                       |    9|          2|    7|         14|
    |invdar13_reg_349                       |    9|          2|    2|          4|
    |invdar14_reg_361                       |    9|          2|    2|          4|
    |invdar1_reg_209                        |    9|          2|    2|          4|
    |invdar2_reg_221                        |    9|          2|    2|          4|
    |invdar3_reg_291                        |    9|          2|    2|          4|
    |invdar4_reg_232                        |    9|          2|    7|         14|
    |invdar5_reg_244                        |    9|          2|    2|          4|
    |invdar6_reg_197                        |    9|          2|    7|         14|
    |invdar7_reg_256                        |    9|          2|    2|          4|
    |invdar8_reg_302                        |    9|          2|    7|         14|
    |invdar9_reg_267                        |    9|          2|    7|         14|
    |invdar_reg_279                         |    9|          2|    2|          4|
    |left_part_0_address0                   |   21|          4|   11|         44|
    |left_part_0_ce0                        |   15|          3|    1|          3|
    |left_part_0_d0                         |   15|          3|   32|         96|
    |right_part_0_address0                  |   21|          4|   11|         44|
    |right_part_0_ce0                       |   15|          3|    1|          3|
    |right_part_0_d0                        |   15|          3|   32|         96|
    |w_reg_394                              |    9|          2|    3|          6|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  690|        143|  392|       1187|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  27|   0|   27|          0|
    |ap_reg_grp_shuffle_9621_fu_427_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_419_fu_405_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_4_no_rel_fu_417_ap_start  |   1|   0|    1|          0|
    |co_19_reg_945                                    |   7|   0|    7|          0|
    |co_reg_372                                       |   7|   0|    7|          0|
    |h_19_reg_963                                     |   3|   0|    3|          0|
    |h_reg_383                                        |   3|   0|    3|          0|
    |indvarinc10_reg_899                              |   2|   0|    2|          0|
    |indvarinc12_reg_918                              |   7|   0|    7|          0|
    |indvarinc13_reg_923                              |   2|   0|    2|          0|
    |indvarinc1_reg_827                               |   2|   0|    2|          0|
    |indvarinc4_reg_846                               |   7|   0|    7|          0|
    |indvarinc5_reg_851                               |   2|   0|    2|          0|
    |indvarinc7_reg_822                               |   7|   0|    7|          0|
    |indvarinc8_reg_894                               |   7|   0|    7|          0|
    |indvarinc9_reg_870                               |   7|   0|    7|          0|
    |indvarinc_reg_875                                |   2|   0|    2|          0|
    |invdar10_reg_314                                 |   2|   0|    2|          0|
    |invdar11_reg_326                                 |   2|   0|    2|          0|
    |invdar12_reg_337                                 |   7|   0|    7|          0|
    |invdar13_reg_349                                 |   2|   0|    2|          0|
    |invdar14_reg_361                                 |   2|   0|    2|          0|
    |invdar1_reg_209                                  |   2|   0|    2|          0|
    |invdar2_reg_221                                  |   2|   0|    2|          0|
    |invdar3_reg_291                                  |   2|   0|    2|          0|
    |invdar4_reg_232                                  |   7|   0|    7|          0|
    |invdar5_reg_244                                  |   2|   0|    2|          0|
    |invdar6_reg_197                                  |   7|   0|    7|          0|
    |invdar7_reg_256                                  |   2|   0|    2|          0|
    |invdar8_reg_302                                  |   7|   0|    7|          0|
    |invdar9_reg_267                                  |   7|   0|    7|          0|
    |invdar_reg_279                                   |   2|   0|    2|          0|
    |tmp_307_cast_reg_950                             |   8|   0|   11|          3|
    |tmp_309_cast_reg_955                             |   7|   0|   10|          3|
    |tmp_312_cast_reg_968                             |  11|   0|   13|          2|
    |tmp_315_cast_reg_973                             |  10|   0|   13|          3|
    |tmp_317_cast_reg_991                             |  13|   0|   64|         51|
    |w_19_reg_981                                     |   3|   0|    3|          0|
    |w_reg_394                                        |   3|   0|    3|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 205|   0|  267|         62|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | ShuffleUnit2 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | ShuffleUnit2 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | ShuffleUnit2 | return value |
|ap_done                | out |    1| ap_ctrl_hs | ShuffleUnit2 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | ShuffleUnit2 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | ShuffleUnit2 | return value |
|input_r_address0       | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0            | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0             |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1       | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce1            | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1             |  in |   32|  ap_memory |    input_r   |     array    |
|conv1_weight_address0  | out |   14|  ap_memory | conv1_weight |     array    |
|conv1_weight_ce0       | out |    1|  ap_memory | conv1_weight |     array    |
|conv1_weight_q0        |  in |   32|  ap_memory | conv1_weight |     array    |
|conv1_bias_address0    | out |    7|  ap_memory |  conv1_bias  |     array    |
|conv1_bias_ce0         | out |    1|  ap_memory |  conv1_bias  |     array    |
|conv1_bias_q0          |  in |   32|  ap_memory |  conv1_bias  |     array    |
|conv2_weight_address0  | out |   10|  ap_memory | conv2_weight |     array    |
|conv2_weight_ce0       | out |    1|  ap_memory | conv2_weight |     array    |
|conv2_weight_q0        |  in |   32|  ap_memory | conv2_weight |     array    |
|conv2_bias_address0    | out |    7|  ap_memory |  conv2_bias  |     array    |
|conv2_bias_ce0         | out |    1|  ap_memory |  conv2_bias  |     array    |
|conv2_bias_q0          |  in |   32|  ap_memory |  conv2_bias  |     array    |
|conv3_weight_address0  | out |   14|  ap_memory | conv3_weight |     array    |
|conv3_weight_ce0       | out |    1|  ap_memory | conv3_weight |     array    |
|conv3_weight_q0        |  in |   32|  ap_memory | conv3_weight |     array    |
|conv3_bias_address0    | out |    7|  ap_memory |  conv3_bias  |     array    |
|conv3_bias_ce0         | out |    1|  ap_memory |  conv3_bias  |     array    |
|conv3_bias_q0          |  in |   32|  ap_memory |  conv3_bias  |     array    |
|output_r_address0      | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0           | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0           | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0            | out |   32|  ap_memory |   output_r   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

