<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1524" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1524{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1524{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1524{left:130px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1524{left:87px;bottom:1088px;letter-spacing:-0.12px;}
#t5_1524{left:274px;bottom:1088px;}
#t6_1524{left:281px;bottom:1088px;letter-spacing:0.12px;}
#t7_1524{left:313px;bottom:1088px;}
#t8_1524{left:320px;bottom:1088px;letter-spacing:0.12px;}
#t9_1524{left:69px;bottom:1072px;letter-spacing:-0.12px;}
#ta_1524{left:252px;bottom:1072px;}
#tb_1524{left:260px;bottom:1073px;letter-spacing:0.12px;}
#tc_1524{left:284px;bottom:1072px;}
#td_1524{left:292px;bottom:1073px;letter-spacing:0.12px;}
#te_1524{left:316px;bottom:1072px;}
#tf_1524{left:324px;bottom:1073px;letter-spacing:0.12px;}
#tg_1524{left:355px;bottom:1072px;}
#th_1524{left:363px;bottom:1073px;letter-spacing:0.12px;}
#ti_1524{left:394px;bottom:1072px;}
#tj_1524{left:401px;bottom:1073px;letter-spacing:0.12px;}
#tk_1524{left:433px;bottom:1072px;}
#tl_1524{left:124px;bottom:1058px;letter-spacing:0.12px;}
#tm_1524{left:69px;bottom:1042px;letter-spacing:-0.12px;}
#tn_1524{left:237px;bottom:1042px;}
#to_1524{left:244px;bottom:1043px;letter-spacing:0.12px;}
#tp_1524{left:69px;bottom:1027px;letter-spacing:-0.12px;}
#tq_1524{left:87px;bottom:1011px;letter-spacing:-0.11px;}
#tr_1524{left:167px;bottom:1011px;}
#ts_1524{left:175px;bottom:1012px;letter-spacing:0.08px;}
#tt_1524{left:87px;bottom:996px;letter-spacing:-0.11px;}
#tu_1524{left:330px;bottom:996px;}
#tv_1524{left:338px;bottom:997px;letter-spacing:0.09px;}
#tw_1524{left:87px;bottom:981px;letter-spacing:-0.13px;}
#tx_1524{left:135px;bottom:981px;}
#ty_1524{left:142px;bottom:981px;letter-spacing:0.12px;}
#tz_1524{left:167px;bottom:981px;}
#t10_1524{left:174px;bottom:981px;letter-spacing:0.08px;}
#t11_1524{left:69px;bottom:965px;letter-spacing:-0.11px;}
#t12_1524{left:227px;bottom:965px;}
#t13_1524{left:235px;bottom:966px;letter-spacing:0.12px;}
#t14_1524{left:69px;bottom:950px;letter-spacing:-0.11px;}
#t15_1524{left:226px;bottom:950px;}
#t16_1524{left:234px;bottom:951px;letter-spacing:0.12px;}
#t17_1524{left:69px;bottom:935px;letter-spacing:-0.12px;}
#t18_1524{left:87px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_1524{left:204px;bottom:920px;}
#t1a_1524{left:212px;bottom:920px;letter-spacing:0.12px;}
#t1b_1524{left:236px;bottom:920px;}
#t1c_1524{left:244px;bottom:920px;letter-spacing:0.12px;}
#t1d_1524{left:69px;bottom:904px;letter-spacing:-0.12px;}
#t1e_1524{left:87px;bottom:889px;letter-spacing:-0.1px;}
#t1f_1524{left:143px;bottom:889px;}
#t1g_1524{left:151px;bottom:890px;letter-spacing:0.12px;}
#t1h_1524{left:69px;bottom:874px;letter-spacing:-0.15px;}
#t1i_1524{left:116px;bottom:874px;}
#t1j_1524{left:124px;bottom:874px;letter-spacing:0.09px;}
#t1k_1524{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_1524{left:87px;bottom:843px;letter-spacing:-0.11px;}
#t1m_1524{left:174px;bottom:843px;}
#t1n_1524{left:181px;bottom:844px;letter-spacing:0.13px;}
#t1o_1524{left:87px;bottom:828px;letter-spacing:-0.13px;}
#t1p_1524{left:142px;bottom:828px;}
#t1q_1524{left:149px;bottom:829px;letter-spacing:0.08px;}
#t1r_1524{left:87px;bottom:813px;letter-spacing:-0.12px;}
#t1s_1524{left:126px;bottom:813px;}
#t1t_1524{left:133px;bottom:813px;letter-spacing:0.13px;}
#t1u_1524{left:151px;bottom:813px;}
#t1v_1524{left:159px;bottom:813px;letter-spacing:0.13px;}
#t1w_1524{left:87px;bottom:797px;letter-spacing:-0.11px;}
#t1x_1524{left:139px;bottom:797px;}
#t1y_1524{left:147px;bottom:798px;letter-spacing:0.09px;}
#t1z_1524{left:87px;bottom:782px;letter-spacing:-0.13px;}
#t20_1524{left:144px;bottom:782px;}
#t21_1524{left:152px;bottom:783px;letter-spacing:0.08px;}
#t22_1524{left:169px;bottom:782px;}
#t23_1524{left:177px;bottom:783px;letter-spacing:0.08px;}
#t24_1524{left:195px;bottom:782px;}
#t25_1524{left:202px;bottom:783px;letter-spacing:0.13px;}
#t26_1524{left:69px;bottom:767px;letter-spacing:-0.13px;}
#t27_1524{left:87px;bottom:752px;letter-spacing:-0.12px;}
#t28_1524{left:199px;bottom:752px;}
#t29_1524{left:207px;bottom:752px;letter-spacing:0.12px;}
#t2a_1524{left:87px;bottom:736px;letter-spacing:-0.13px;}
#t2b_1524{left:142px;bottom:736px;}
#t2c_1524{left:149px;bottom:737px;letter-spacing:0.08px;}
#t2d_1524{left:87px;bottom:721px;letter-spacing:-0.12px;}
#t2e_1524{left:196px;bottom:721px;}
#t2f_1524{left:204px;bottom:722px;letter-spacing:0.13px;}
#t2g_1524{left:87px;bottom:706px;letter-spacing:-0.12px;}
#t2h_1524{left:251px;bottom:706px;}
#t2i_1524{left:259px;bottom:706px;letter-spacing:0.12px;}
#t2j_1524{left:87px;bottom:690px;letter-spacing:-0.11px;}
#t2k_1524{left:170px;bottom:690px;}
#t2l_1524{left:178px;bottom:691px;letter-spacing:0.13px;}
#t2m_1524{left:69px;bottom:675px;letter-spacing:-0.12px;}
#t2n_1524{left:69px;bottom:660px;letter-spacing:-0.13px;}
#t2o_1524{left:87px;bottom:645px;letter-spacing:-0.12px;}
#t2p_1524{left:235px;bottom:645px;}
#t2q_1524{left:243px;bottom:645px;letter-spacing:0.12px;}
#t2r_1524{left:87px;bottom:629px;letter-spacing:-0.12px;}
#t2s_1524{left:138px;bottom:629px;}
#t2t_1524{left:146px;bottom:630px;letter-spacing:0.12px;}
#t2u_1524{left:87px;bottom:614px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2v_1524{left:158px;bottom:614px;}
#t2w_1524{left:166px;bottom:615px;letter-spacing:0.09px;}
#t2x_1524{left:87px;bottom:599px;letter-spacing:-0.11px;}
#t2y_1524{left:379px;bottom:599px;}
#t2z_1524{left:386px;bottom:599px;letter-spacing:0.12px;}
#t30_1524{left:87px;bottom:584px;letter-spacing:-0.12px;}
#t31_1524{left:388px;bottom:584px;}
#t32_1524{left:395px;bottom:584px;letter-spacing:0.12px;}
#t33_1524{left:87px;bottom:568px;letter-spacing:-0.12px;}
#t34_1524{left:228px;bottom:568px;}
#t35_1524{left:235px;bottom:569px;letter-spacing:0.12px;}
#t36_1524{left:87px;bottom:553px;letter-spacing:-0.12px;}
#t37_1524{left:191px;bottom:553px;}
#t38_1524{left:198px;bottom:554px;letter-spacing:0.12px;}
#t39_1524{left:87px;bottom:538px;letter-spacing:-0.12px;}
#t3a_1524{left:179px;bottom:538px;}
#t3b_1524{left:186px;bottom:538px;letter-spacing:0.12px;}
#t3c_1524{left:87px;bottom:522px;letter-spacing:-0.12px;}
#t3d_1524{left:210px;bottom:522px;}
#t3e_1524{left:217px;bottom:523px;letter-spacing:0.09px;}
#t3f_1524{left:87px;bottom:507px;letter-spacing:-0.12px;}
#t3g_1524{left:209px;bottom:507px;}
#t3h_1524{left:217px;bottom:508px;letter-spacing:0.12px;}
#t3i_1524{left:87px;bottom:492px;letter-spacing:-0.12px;}
#t3j_1524{left:420px;bottom:492px;}
#t3k_1524{left:106px;bottom:477px;letter-spacing:0.12px;}
#t3l_1524{left:87px;bottom:461px;letter-spacing:-0.12px;}
#t3m_1524{left:198px;bottom:461px;}
#t3n_1524{left:206px;bottom:462px;letter-spacing:0.12px;}
#t3o_1524{left:69px;bottom:446px;letter-spacing:-0.12px;}
#t3p_1524{left:206px;bottom:446px;}
#t3q_1524{left:214px;bottom:447px;letter-spacing:0.12px;}
#t3r_1524{left:69px;bottom:431px;letter-spacing:-0.13px;}
#t3s_1524{left:205px;bottom:431px;}
#t3t_1524{left:213px;bottom:431px;letter-spacing:0.12px;}
#t3u_1524{left:69px;bottom:415px;letter-spacing:-0.11px;}
#t3v_1524{left:184px;bottom:415px;}
#t3w_1524{left:192px;bottom:416px;letter-spacing:0.12px;}
#t3x_1524{left:217px;bottom:415px;}
#t3y_1524{left:224px;bottom:416px;letter-spacing:0.12px;}
#t3z_1524{left:69px;bottom:400px;letter-spacing:-0.12px;}
#t40_1524{left:218px;bottom:400px;}
#t41_1524{left:225px;bottom:401px;letter-spacing:0.12px;}
#t42_1524{left:69px;bottom:385px;letter-spacing:-0.12px;}
#t43_1524{left:241px;bottom:385px;}
#t44_1524{left:249px;bottom:386px;letter-spacing:0.09px;}
#t45_1524{left:69px;bottom:370px;letter-spacing:-0.12px;}
#t46_1524{left:87px;bottom:354px;letter-spacing:-0.12px;}
#t47_1524{left:236px;bottom:354px;}
#t48_1524{left:244px;bottom:355px;letter-spacing:0.12px;}
#t49_1524{left:87px;bottom:339px;letter-spacing:-0.12px;}
#t4a_1524{left:260px;bottom:339px;}
#t4b_1524{left:268px;bottom:340px;letter-spacing:0.09px;}
#t4c_1524{left:69px;bottom:324px;letter-spacing:-0.12px;}
#t4d_1524{left:183px;bottom:324px;}
#t4e_1524{left:190px;bottom:324px;letter-spacing:0.12px;}
#t4f_1524{left:215px;bottom:324px;}
#t4g_1524{left:222px;bottom:324px;letter-spacing:0.13px;}
#t4h_1524{left:240px;bottom:324px;}
#t4i_1524{left:248px;bottom:324px;letter-spacing:0.12px;}
#t4j_1524{left:272px;bottom:324px;}
#t4k_1524{left:280px;bottom:324px;letter-spacing:0.12px;}
#t4l_1524{left:304px;bottom:324px;}
#t4m_1524{left:312px;bottom:324px;letter-spacing:0.12px;}
#t4n_1524{left:69px;bottom:309px;letter-spacing:-0.11px;}
#t4o_1524{left:87px;bottom:293px;letter-spacing:-0.12px;}
#t4p_1524{left:233px;bottom:293px;}
#t4q_1524{left:241px;bottom:294px;letter-spacing:0.09px;}
#t4r_1524{left:87px;bottom:278px;letter-spacing:-0.11px;}
#t4s_1524{left:205px;bottom:278px;}
#t4t_1524{left:212px;bottom:279px;letter-spacing:0.12px;}
#t4u_1524{left:87px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t4v_1524{left:265px;bottom:263px;}
#t4w_1524{left:273px;bottom:263px;letter-spacing:0.12px;}
#t4x_1524{left:87px;bottom:247px;letter-spacing:-0.13px;}
#t4y_1524{left:144px;bottom:247px;}
#t4z_1524{left:152px;bottom:248px;letter-spacing:0.09px;}
#t50_1524{left:87px;bottom:232px;letter-spacing:-0.12px;}
#t51_1524{left:234px;bottom:232px;}
#t52_1524{left:241px;bottom:233px;letter-spacing:0.09px;}
#t53_1524{left:87px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t54_1524{left:217px;bottom:217px;}
#t55_1524{left:224px;bottom:218px;letter-spacing:0.09px;}
#t56_1524{left:87px;bottom:202px;letter-spacing:-0.1px;}
#t57_1524{left:177px;bottom:202px;}
#t58_1524{left:185px;bottom:202px;letter-spacing:0.12px;}
#t59_1524{left:87px;bottom:186px;letter-spacing:-0.12px;}
#t5a_1524{left:187px;bottom:186px;}
#t5b_1524{left:195px;bottom:187px;letter-spacing:0.12px;}
#t5c_1524{left:87px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5d_1524{left:247px;bottom:171px;}
#t5e_1524{left:255px;bottom:172px;letter-spacing:0.09px;}
#t5f_1524{left:87px;bottom:156px;letter-spacing:-0.12px;}
#t5g_1524{left:334px;bottom:156px;}
#t5h_1524{left:342px;bottom:156px;letter-spacing:0.12px;}
#t5i_1524{left:87px;bottom:140px;letter-spacing:-0.12px;}
#t5j_1524{left:315px;bottom:140px;}
#t5k_1524{left:322px;bottom:141px;letter-spacing:0.09px;}
#t5l_1524{left:87px;bottom:125px;letter-spacing:-0.12px;}
#t5m_1524{left:329px;bottom:125px;}
#t5n_1524{left:337px;bottom:126px;letter-spacing:0.09px;}
#t5o_1524{left:87px;bottom:110px;letter-spacing:-0.11px;}
#t5p_1524{left:198px;bottom:110px;}
#t5q_1524{left:206px;bottom:111px;letter-spacing:0.12px;}
#t5r_1524{left:490px;bottom:1088px;letter-spacing:-0.13px;}
#t5s_1524{left:578px;bottom:1088px;}
#t5t_1524{left:585px;bottom:1088px;letter-spacing:0.12px;}
#t5u_1524{left:490px;bottom:1072px;letter-spacing:-0.12px;}
#t5v_1524{left:633px;bottom:1072px;}
#t5w_1524{left:641px;bottom:1073px;letter-spacing:0.09px;}
#t5x_1524{left:490px;bottom:1057px;letter-spacing:-0.13px;}
#t5y_1524{left:544px;bottom:1057px;}
#t5z_1524{left:552px;bottom:1058px;letter-spacing:0.09px;}
#t60_1524{left:490px;bottom:1042px;letter-spacing:-0.11px;}
#t61_1524{left:602px;bottom:1042px;}
#t62_1524{left:610px;bottom:1043px;letter-spacing:0.12px;}
#t63_1524{left:490px;bottom:1027px;letter-spacing:-0.11px;}
#t64_1524{left:627px;bottom:1027px;}
#t65_1524{left:634px;bottom:1027px;letter-spacing:0.12px;}
#t66_1524{left:490px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t67_1524{left:605px;bottom:1011px;}
#t68_1524{left:613px;bottom:1012px;letter-spacing:0.12px;}
#t69_1524{left:490px;bottom:996px;letter-spacing:-0.12px;}
#t6a_1524{left:564px;bottom:996px;}
#t6b_1524{left:572px;bottom:997px;letter-spacing:0.12px;}
#t6c_1524{left:490px;bottom:981px;letter-spacing:-0.12px;}
#t6d_1524{left:570px;bottom:981px;}
#t6e_1524{left:578px;bottom:981px;letter-spacing:0.12px;}
#t6f_1524{left:490px;bottom:965px;letter-spacing:-0.11px;}
#t6g_1524{left:683px;bottom:965px;}
#t6h_1524{left:690px;bottom:966px;letter-spacing:0.12px;}
#t6i_1524{left:490px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6j_1524{left:613px;bottom:950px;}
#t6k_1524{left:621px;bottom:951px;letter-spacing:0.12px;}
#t6l_1524{left:490px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6m_1524{left:631px;bottom:935px;}
#t6n_1524{left:638px;bottom:936px;letter-spacing:0.12px;}
#t6o_1524{left:472px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6p_1524{left:490px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6q_1524{left:602px;bottom:904px;}
#t6r_1524{left:610px;bottom:905px;letter-spacing:0.12px;}
#t6s_1524{left:490px;bottom:889px;letter-spacing:-0.13px;}
#t6t_1524{left:544px;bottom:889px;}
#t6u_1524{left:552px;bottom:890px;letter-spacing:0.09px;}
#t6v_1524{left:472px;bottom:874px;letter-spacing:-0.13px;}
#t6w_1524{left:490px;bottom:859px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6x_1524{left:613px;bottom:859px;}
#t6y_1524{left:621px;bottom:859px;letter-spacing:0.09px;}
#t6z_1524{left:490px;bottom:843px;letter-spacing:-0.11px;}
#t70_1524{left:508px;bottom:828px;letter-spacing:-0.13px;}
#t71_1524{left:572px;bottom:828px;}
#t72_1524{left:580px;bottom:829px;letter-spacing:0.09px;}
#t73_1524{left:490px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t74_1524{left:706px;bottom:813px;}
#t75_1524{left:714px;bottom:813px;letter-spacing:0.09px;}
#t76_1524{left:490px;bottom:797px;letter-spacing:-0.12px;}
#t77_1524{left:840px;bottom:797px;}
#t78_1524{left:508px;bottom:783px;letter-spacing:0.09px;}
#t79_1524{left:490px;bottom:767px;letter-spacing:-0.11px;}
#t7a_1524{left:735px;bottom:767px;}
#t7b_1524{left:743px;bottom:768px;letter-spacing:0.12px;}
#t7c_1524{left:490px;bottom:752px;letter-spacing:-0.1px;}
#t7d_1524{left:582px;bottom:752px;}
#t7e_1524{left:590px;bottom:752px;letter-spacing:0.09px;}
#t7f_1524{left:490px;bottom:736px;letter-spacing:-0.14px;}
#t7g_1524{left:520px;bottom:736px;}
#t7h_1524{left:528px;bottom:737px;letter-spacing:0.12px;}
#t7i_1524{left:490px;bottom:721px;letter-spacing:-0.11px;}
#t7j_1524{left:645px;bottom:721px;}
#t7k_1524{left:653px;bottom:722px;letter-spacing:0.09px;}
#t7l_1524{left:490px;bottom:706px;letter-spacing:-0.13px;}
#t7m_1524{left:613px;bottom:706px;}
#t7n_1524{left:620px;bottom:706px;letter-spacing:0.09px;}
#t7o_1524{left:490px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7p_1524{left:634px;bottom:690px;}
#t7q_1524{left:641px;bottom:691px;letter-spacing:0.12px;}
#t7r_1524{left:490px;bottom:675px;letter-spacing:-0.12px;}
#t7s_1524{left:747px;bottom:675px;}
#t7t_1524{left:755px;bottom:676px;letter-spacing:0.12px;}
#t7u_1524{left:472px;bottom:660px;letter-spacing:-0.13px;}
#t7v_1524{left:490px;bottom:645px;letter-spacing:-0.14px;}
#t7w_1524{left:539px;bottom:645px;}
#t7x_1524{left:547px;bottom:645px;letter-spacing:0.12px;}
#t7y_1524{left:490px;bottom:629px;letter-spacing:-0.12px;}
#t7z_1524{left:682px;bottom:629px;}
#t80_1524{left:690px;bottom:630px;letter-spacing:0.12px;}
#t81_1524{left:490px;bottom:614px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t82_1524{left:533px;bottom:614px;}
#t83_1524{left:541px;bottom:615px;letter-spacing:0.12px;}
#t84_1524{left:472px;bottom:599px;letter-spacing:-0.11px;}
#t85_1524{left:527px;bottom:584px;letter-spacing:-0.11px;}
#t86_1524{left:573px;bottom:584px;}
#t87_1524{left:581px;bottom:584px;letter-spacing:0.12px;}
#t88_1524{left:472px;bottom:568px;letter-spacing:-0.11px;}
#t89_1524{left:472px;bottom:553px;letter-spacing:-0.12px;}
#t8a_1524{left:472px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8b_1524{left:593px;bottom:538px;}
#t8c_1524{left:601px;bottom:538px;letter-spacing:0.09px;}
#t8d_1524{left:472px;bottom:522px;letter-spacing:-0.12px;}
#t8e_1524{left:565px;bottom:522px;}
#t8f_1524{left:573px;bottom:523px;letter-spacing:0.13px;}
#t8g_1524{left:590px;bottom:522px;}
#t8h_1524{left:598px;bottom:523px;letter-spacing:0.08px;}
#t8i_1524{left:472px;bottom:507px;letter-spacing:-0.11px;}
#t8j_1524{left:678px;bottom:507px;}
#t8k_1524{left:686px;bottom:508px;letter-spacing:0.12px;}
#t8l_1524{left:710px;bottom:507px;}
#t8m_1524{left:718px;bottom:508px;letter-spacing:0.12px;}
#t8n_1524{left:743px;bottom:507px;}
#t8o_1524{left:750px;bottom:508px;letter-spacing:0.12px;}
#t8p_1524{left:775px;bottom:507px;}
#t8q_1524{left:782px;bottom:508px;letter-spacing:0.12px;}
#t8r_1524{left:472px;bottom:492px;letter-spacing:-0.11px;}
#t8s_1524{left:673px;bottom:492px;}
#t8t_1524{left:681px;bottom:493px;letter-spacing:0.09px;}
#t8u_1524{left:705px;bottom:492px;}
#t8v_1524{left:713px;bottom:493px;letter-spacing:0.09px;}
#t8w_1524{left:738px;bottom:492px;}
#t8x_1524{left:745px;bottom:493px;letter-spacing:0.09px;}
#t8y_1524{left:770px;bottom:492px;}
#t8z_1524{left:777px;bottom:493px;letter-spacing:0.09px;}
#t90_1524{left:472px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t91_1524{left:599px;bottom:477px;}
#t92_1524{left:607px;bottom:477px;letter-spacing:0.08px;}
#t93_1524{left:624px;bottom:477px;}
#t94_1524{left:632px;bottom:477px;letter-spacing:0.09px;}
#t95_1524{left:472px;bottom:461px;letter-spacing:-0.12px;}
#t96_1524{left:585px;bottom:461px;}
#t97_1524{left:593px;bottom:462px;letter-spacing:0.09px;}
#t98_1524{left:617px;bottom:461px;}
#t99_1524{left:625px;bottom:462px;letter-spacing:0.08px;}
#t9a_1524{left:642px;bottom:461px;}
#t9b_1524{left:650px;bottom:462px;letter-spacing:0.12px;}
#t9c_1524{left:472px;bottom:446px;letter-spacing:-0.13px;}
#t9d_1524{left:598px;bottom:446px;}
#t9e_1524{left:606px;bottom:447px;letter-spacing:0.13px;}
#t9f_1524{left:623px;bottom:446px;}
#t9g_1524{left:631px;bottom:447px;letter-spacing:0.12px;}
#t9h_1524{left:472px;bottom:431px;letter-spacing:-0.13px;}
#t9i_1524{left:597px;bottom:431px;}
#t9j_1524{left:605px;bottom:431px;letter-spacing:0.08px;}
#t9k_1524{left:622px;bottom:431px;}
#t9l_1524{left:630px;bottom:431px;letter-spacing:0.12px;}
#t9m_1524{left:472px;bottom:415px;letter-spacing:-0.13px;}
#t9n_1524{left:591px;bottom:415px;}
#t9o_1524{left:598px;bottom:416px;letter-spacing:0.08px;}
#t9p_1524{left:616px;bottom:415px;}
#t9q_1524{left:624px;bottom:416px;letter-spacing:0.12px;}
#t9r_1524{left:472px;bottom:400px;letter-spacing:-0.12px;}
#t9s_1524{left:490px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9t_1524{left:607px;bottom:385px;}
#t9u_1524{left:614px;bottom:386px;letter-spacing:0.09px;}
#t9v_1524{left:639px;bottom:385px;}
#t9w_1524{left:647px;bottom:386px;letter-spacing:0.09px;}
#t9x_1524{left:671px;bottom:385px;}
#t9y_1524{left:679px;bottom:386px;letter-spacing:0.09px;}
#t9z_1524{left:703px;bottom:385px;}
#ta0_1524{left:711px;bottom:386px;letter-spacing:0.09px;}
#ta1_1524{left:735px;bottom:385px;}
#ta2_1524{left:743px;bottom:386px;letter-spacing:0.09px;}
#ta3_1524{left:767px;bottom:385px;}
#ta4_1524{left:775px;bottom:386px;letter-spacing:0.09px;}
#ta5_1524{left:799px;bottom:385px;}
#ta6_1524{left:807px;bottom:386px;letter-spacing:0.12px;}
#ta7_1524{left:472px;bottom:370px;letter-spacing:-0.17px;}
#ta8_1524{left:490px;bottom:354px;letter-spacing:-0.12px;}
#ta9_1524{left:625px;bottom:354px;}
#taa_1524{left:633px;bottom:355px;letter-spacing:0.12px;}
#tab_1524{left:664px;bottom:354px;}
#tac_1524{left:671px;bottom:355px;letter-spacing:0.12px;}
#tad_1524{left:472px;bottom:339px;letter-spacing:-0.17px;}
#tae_1524{left:490px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taf_1524{left:570px;bottom:324px;}
#tag_1524{left:577px;bottom:324px;letter-spacing:0.12px;}
#tah_1524{left:490px;bottom:309px;letter-spacing:-0.11px;}
#tai_1524{left:692px;bottom:309px;}
#taj_1524{left:700px;bottom:309px;letter-spacing:0.09px;}
#tak_1524{left:490px;bottom:293px;letter-spacing:-0.11px;}
#tal_1524{left:576px;bottom:293px;}
#tam_1524{left:584px;bottom:294px;letter-spacing:0.08px;}
#tan_1524{left:490px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tao_1524{left:650px;bottom:278px;}
#tap_1524{left:657px;bottom:279px;letter-spacing:0.09px;}
#taq_1524{left:490px;bottom:263px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tar_1524{left:603px;bottom:263px;}
#tas_1524{left:610px;bottom:263px;letter-spacing:0.12px;}
#tat_1524{left:635px;bottom:263px;}
#tau_1524{left:642px;bottom:263px;letter-spacing:0.12px;}
#tav_1524{left:667px;bottom:263px;}
#taw_1524{left:674px;bottom:263px;letter-spacing:0.12px;}
#tax_1524{left:490px;bottom:247px;letter-spacing:-0.12px;}
#tay_1524{left:679px;bottom:247px;}
#taz_1524{left:686px;bottom:248px;letter-spacing:0.12px;}
#tb0_1524{left:472px;bottom:232px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tb1_1524{left:604px;bottom:232px;}
#tb2_1524{left:612px;bottom:233px;letter-spacing:0.09px;}
#tb3_1524{left:643px;bottom:232px;}
#tb4_1524{left:650px;bottom:233px;letter-spacing:0.09px;}
#tb5_1524{left:682px;bottom:232px;}
#tb6_1524{left:689px;bottom:233px;letter-spacing:0.09px;}
#tb7_1524{left:721px;bottom:232px;}
#tb8_1524{left:728px;bottom:233px;letter-spacing:0.09px;}
#tb9_1524{left:472px;bottom:217px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tba_1524{left:604px;bottom:217px;}
#tbb_1524{left:612px;bottom:218px;letter-spacing:0.09px;}
#tbc_1524{left:643px;bottom:217px;}
#tbd_1524{left:651px;bottom:218px;letter-spacing:0.09px;}
#tbe_1524{left:682px;bottom:217px;}
#tbf_1524{left:690px;bottom:218px;letter-spacing:0.09px;}
#tbg_1524{left:721px;bottom:217px;}
#tbh_1524{left:728px;bottom:218px;letter-spacing:0.12px;}
#tbi_1524{left:760px;bottom:217px;}
#tbj_1524{left:767px;bottom:218px;letter-spacing:0.12px;}
#tbk_1524{left:799px;bottom:217px;}
#tbl_1524{left:806px;bottom:218px;letter-spacing:0.12px;}
#tbm_1524{left:831px;bottom:217px;}
#tbn_1524{left:527px;bottom:202px;letter-spacing:0.09px;}
#tbo_1524{left:551px;bottom:202px;}
#tbp_1524{left:559px;bottom:202px;letter-spacing:0.09px;}
#tbq_1524{left:590px;bottom:202px;}
#tbr_1524{left:598px;bottom:202px;letter-spacing:0.09px;}
#tbs_1524{left:629px;bottom:202px;}
#tbt_1524{left:637px;bottom:202px;letter-spacing:0.09px;}
#tbu_1524{left:668px;bottom:202px;}
#tbv_1524{left:675px;bottom:202px;letter-spacing:0.09px;}
#tbw_1524{left:707px;bottom:202px;}
#tbx_1524{left:714px;bottom:202px;letter-spacing:0.09px;}
#tby_1524{left:746px;bottom:202px;}
#tbz_1524{left:753px;bottom:202px;letter-spacing:0.12px;}
#tc0_1524{left:791px;bottom:202px;}
#tc1_1524{left:799px;bottom:202px;letter-spacing:0.12px;}
#tc2_1524{left:472px;bottom:186px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tc3_1524{left:604px;bottom:186px;}
#tc4_1524{left:611px;bottom:187px;letter-spacing:0.12px;}
#tc5_1524{left:643px;bottom:186px;}
#tc6_1524{left:650px;bottom:187px;letter-spacing:0.12px;}
#tc7_1524{left:682px;bottom:186px;}
#tc8_1524{left:689px;bottom:187px;letter-spacing:0.12px;}
#tc9_1524{left:472px;bottom:171px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tca_1524{left:606px;bottom:171px;}
#tcb_1524{left:614px;bottom:172px;letter-spacing:0.12px;}
#tcc_1524{left:472px;bottom:156px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tcd_1524{left:604px;bottom:156px;}
#tce_1524{left:612px;bottom:156px;letter-spacing:0.12px;}
#tcf_1524{left:472px;bottom:140px;letter-spacing:-0.15px;}
#tcg_1524{left:607px;bottom:140px;}
#tch_1524{left:615px;bottom:141px;letter-spacing:0.12px;}
#tci_1524{left:472px;bottom:125px;letter-spacing:-0.15px;}
#tcj_1524{left:607px;bottom:125px;}
#tck_1524{left:615px;bottom:126px;letter-spacing:0.12px;}
#tcl_1524{left:472px;bottom:110px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tcm_1524{left:610px;bottom:110px;}
#tcn_1524{left:618px;bottom:111px;letter-spacing:0.12px;}

.s1_1524{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1524{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1524{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1524{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1524{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1524" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1524Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1524" style="-webkit-user-select: none;"><object width="935" height="1210" data="1524/1524.svg" type="image/svg+xml" id="pdf1524" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1524" class="t s1_1524">INDEX </span>
<span id="t2_1524" class="t s2_1524">INDEX-12 </span><span id="t3_1524" class="t s2_1524">Vol. 3D </span>
<span id="t4_1524" class="t s3_1524">writing machine-check software</span><span id="t5_1524" class="t s4_1524">, </span><span id="t6_1524" class="t s5_1524">16-27</span><span id="t7_1524" class="t s4_1524">, </span><span id="t8_1524" class="t s5_1524">16-28 </span>
<span id="t9_1524" class="t s3_1524">Machine-check exception (#MC)</span><span id="ta_1524" class="t s4_1524">, </span><span id="tb_1524" class="t s5_1524">6-52</span><span id="tc_1524" class="t s4_1524">, </span><span id="td_1524" class="t s5_1524">16-1</span><span id="te_1524" class="t s4_1524">, </span><span id="tf_1524" class="t s5_1524">16-19</span><span id="tg_1524" class="t s4_1524">, </span><span id="th_1524" class="t s5_1524">16-28</span><span id="ti_1524" class="t s4_1524">, </span><span id="tj_1524" class="t s5_1524">23-21</span><span id="tk_1524" class="t s4_1524">, </span>
<span id="tl_1524" class="t s5_1524">23-36 </span>
<span id="tm_1524" class="t s3_1524">Mapping of shared resources</span><span id="tn_1524" class="t s4_1524">, </span><span id="to_1524" class="t s5_1524">9-34 </span>
<span id="tp_1524" class="t s3_1524">Maskable hardware interrupts </span>
<span id="tq_1524" class="t s3_1524">description of</span><span id="tr_1524" class="t s4_1524">, </span><span id="ts_1524" class="t s5_1524">6-3 </span>
<span id="tt_1524" class="t s3_1524">handling with virtual interrupt mechanism</span><span id="tu_1524" class="t s4_1524">, </span><span id="tv_1524" class="t s5_1524">21-15 </span>
<span id="tw_1524" class="t s3_1524">masking</span><span id="tx_1524" class="t s4_1524">, </span><span id="ty_1524" class="t s5_1524">2-10</span><span id="tz_1524" class="t s4_1524">, </span><span id="t10_1524" class="t s5_1524">6-7 </span>
<span id="t11_1524" class="t s3_1524">MCA flag, CPUID instruction</span><span id="t12_1524" class="t s4_1524">, </span><span id="t13_1524" class="t s5_1524">16-19 </span>
<span id="t14_1524" class="t s3_1524">MCE flag, CPUID instruction</span><span id="t15_1524" class="t s4_1524">, </span><span id="t16_1524" class="t s5_1524">16-19 </span>
<span id="t17_1524" class="t s3_1524">MCE (machine-check enable) flag </span>
<span id="t18_1524" class="t s3_1524">CR4 control register</span><span id="t19_1524" class="t s4_1524">, </span><span id="t1a_1524" class="t s5_1524">2-18</span><span id="t1b_1524" class="t s4_1524">, </span><span id="t1c_1524" class="t s5_1524">23-18 </span>
<span id="t1d_1524" class="t s3_1524">MDA (message destination address) </span>
<span id="t1e_1524" class="t s3_1524">local APIC</span><span id="t1f_1524" class="t s4_1524">, </span><span id="t1g_1524" class="t s5_1524">11-23 </span>
<span id="t1h_1524" class="t s3_1524">Memory</span><span id="t1i_1524" class="t s4_1524">, </span><span id="t1j_1524" class="t s5_1524">12-1 </span>
<span id="t1k_1524" class="t s3_1524">Memory management </span>
<span id="t1l_1524" class="t s3_1524">introduction to</span><span id="t1m_1524" class="t s4_1524">, </span><span id="t1n_1524" class="t s5_1524">2-6 </span>
<span id="t1o_1524" class="t s3_1524">overview</span><span id="t1p_1524" class="t s4_1524">, </span><span id="t1q_1524" class="t s5_1524">3-1 </span>
<span id="t1r_1524" class="t s3_1524">paging</span><span id="t1s_1524" class="t s4_1524">, </span><span id="t1t_1524" class="t s5_1524">3-1</span><span id="t1u_1524" class="t s4_1524">, </span><span id="t1v_1524" class="t s5_1524">3-2 </span>
<span id="t1w_1524" class="t s3_1524">registers</span><span id="t1x_1524" class="t s4_1524">, </span><span id="t1y_1524" class="t s5_1524">2-11 </span>
<span id="t1z_1524" class="t s3_1524">segments</span><span id="t20_1524" class="t s4_1524">, </span><span id="t21_1524" class="t s5_1524">3-1</span><span id="t22_1524" class="t s4_1524">, </span><span id="t23_1524" class="t s5_1524">3-2</span><span id="t24_1524" class="t s4_1524">, </span><span id="t25_1524" class="t s5_1524">3-7 </span>
<span id="t26_1524" class="t s3_1524">Memory ordering </span>
<span id="t27_1524" class="t s3_1524">in IA-32 processors</span><span id="t28_1524" class="t s4_1524">, </span><span id="t29_1524" class="t s5_1524">23-34 </span>
<span id="t2a_1524" class="t s3_1524">overview</span><span id="t2b_1524" class="t s4_1524">, </span><span id="t2c_1524" class="t s5_1524">9-6 </span>
<span id="t2d_1524" class="t s3_1524">processor ordering</span><span id="t2e_1524" class="t s4_1524">, </span><span id="t2f_1524" class="t s5_1524">9-6 </span>
<span id="t2g_1524" class="t s3_1524">strengthening or weakening</span><span id="t2h_1524" class="t s4_1524">, </span><span id="t2i_1524" class="t s5_1524">9-16 </span>
<span id="t2j_1524" class="t s3_1524">write ordering</span><span id="t2k_1524" class="t s4_1524">, </span><span id="t2l_1524" class="t s5_1524">9-6 </span>
<span id="t2m_1524" class="t s3_1524">Memory type range registers (see MTRRs) </span>
<span id="t2n_1524" class="t s3_1524">Memory types </span>
<span id="t2o_1524" class="t s3_1524">caching methods, defined</span><span id="t2p_1524" class="t s4_1524">, </span><span id="t2q_1524" class="t s5_1524">12-6 </span>
<span id="t2r_1524" class="t s3_1524">choosing</span><span id="t2s_1524" class="t s4_1524">, </span><span id="t2t_1524" class="t s5_1524">12-8 </span>
<span id="t2u_1524" class="t s3_1524">MTRR types</span><span id="t2v_1524" class="t s4_1524">, </span><span id="t2w_1524" class="t s5_1524">12-21 </span>
<span id="t2x_1524" class="t s3_1524">selecting for Pentium III and Pentium 4 processors</span><span id="t2y_1524" class="t s4_1524">, </span><span id="t2z_1524" class="t s5_1524">12-15 </span>
<span id="t30_1524" class="t s3_1524">selecting for Pentium Pro and Pentium II processors</span><span id="t31_1524" class="t s4_1524">, </span><span id="t32_1524" class="t s5_1524">12-14 </span>
<span id="t33_1524" class="t s3_1524">UC (strong uncacheable)</span><span id="t34_1524" class="t s4_1524">, </span><span id="t35_1524" class="t s5_1524">12-6 </span>
<span id="t36_1524" class="t s3_1524">UC- (uncacheable)</span><span id="t37_1524" class="t s4_1524">, </span><span id="t38_1524" class="t s5_1524">12-6 </span>
<span id="t39_1524" class="t s3_1524">WB (write back)</span><span id="t3a_1524" class="t s4_1524">, </span><span id="t3b_1524" class="t s5_1524">12-7 </span>
<span id="t3c_1524" class="t s3_1524">WC (write combining)</span><span id="t3d_1524" class="t s4_1524">, </span><span id="t3e_1524" class="t s5_1524">12-7 </span>
<span id="t3f_1524" class="t s3_1524">WP (write protected)</span><span id="t3g_1524" class="t s4_1524">, </span><span id="t3h_1524" class="t s5_1524">12-7 </span>
<span id="t3i_1524" class="t s3_1524">writing values across pages with different memory types</span><span id="t3j_1524" class="t s4_1524">, </span>
<span id="t3k_1524" class="t s5_1524">12-16 </span>
<span id="t3l_1524" class="t s3_1524">WT (write through)</span><span id="t3m_1524" class="t s4_1524">, </span><span id="t3n_1524" class="t s5_1524">12-7 </span>
<span id="t3o_1524" class="t s3_1524">MemTypeGet() function</span><span id="t3p_1524" class="t s4_1524">, </span><span id="t3q_1524" class="t s5_1524">12-29 </span>
<span id="t3r_1524" class="t s3_1524">MemTypeSet() function</span><span id="t3s_1524" class="t s4_1524">, </span><span id="t3t_1524" class="t s5_1524">12-31 </span>
<span id="t3u_1524" class="t s3_1524">MESI cache protocol</span><span id="t3v_1524" class="t s4_1524">, </span><span id="t3w_1524" class="t s5_1524">12-5</span><span id="t3x_1524" class="t s4_1524">, </span><span id="t3y_1524" class="t s5_1524">12-9 </span>
<span id="t3z_1524" class="t s3_1524">Message address register</span><span id="t40_1524" class="t s4_1524">, </span><span id="t41_1524" class="t s5_1524">11-34 </span>
<span id="t42_1524" class="t s3_1524">Message data register format</span><span id="t43_1524" class="t s4_1524">, </span><span id="t44_1524" class="t s5_1524">11-35 </span>
<span id="t45_1524" class="t s3_1524">Message signalled interrupts </span>
<span id="t46_1524" class="t s3_1524">message address register</span><span id="t47_1524" class="t s4_1524">, </span><span id="t48_1524" class="t s5_1524">11-34 </span>
<span id="t49_1524" class="t s3_1524">message data register format</span><span id="t4a_1524" class="t s4_1524">, </span><span id="t4b_1524" class="t s5_1524">11-34 </span>
<span id="t4c_1524" class="t s3_1524">MFENCE instruction</span><span id="t4d_1524" class="t s4_1524">, </span><span id="t4e_1524" class="t s5_1524">2-16</span><span id="t4f_1524" class="t s4_1524">, </span><span id="t4g_1524" class="t s5_1524">9-7</span><span id="t4h_1524" class="t s4_1524">, </span><span id="t4i_1524" class="t s5_1524">9-16</span><span id="t4j_1524" class="t s4_1524">, </span><span id="t4k_1524" class="t s5_1524">9-17</span><span id="t4l_1524" class="t s4_1524">, </span><span id="t4m_1524" class="t s5_1524">9-18 </span>
<span id="t4n_1524" class="t s3_1524">Microcode update facilities </span>
<span id="t4o_1524" class="t s3_1524">authenticating an update</span><span id="t4p_1524" class="t s4_1524">, </span><span id="t4q_1524" class="t s5_1524">10-37 </span>
<span id="t4r_1524" class="t s3_1524">BIOS responsibilities</span><span id="t4s_1524" class="t s4_1524">, </span><span id="t4t_1524" class="t s5_1524">10-38 </span>
<span id="t4u_1524" class="t s3_1524">calling program responsibilities</span><span id="t4v_1524" class="t s4_1524">, </span><span id="t4w_1524" class="t s5_1524">10-39 </span>
<span id="t4x_1524" class="t s3_1524">checksum</span><span id="t4y_1524" class="t s4_1524">, </span><span id="t4z_1524" class="t s5_1524">10-33 </span>
<span id="t50_1524" class="t s3_1524">extended signature table</span><span id="t51_1524" class="t s4_1524">, </span><span id="t52_1524" class="t s5_1524">10-31 </span>
<span id="t53_1524" class="t s3_1524">family 0FH processors</span><span id="t54_1524" class="t s4_1524">, </span><span id="t55_1524" class="t s5_1524">10-28 </span>
<span id="t56_1524" class="t s3_1524">field definitions</span><span id="t57_1524" class="t s4_1524">, </span><span id="t58_1524" class="t s5_1524">10-28 </span>
<span id="t59_1524" class="t s3_1524">format of update</span><span id="t5a_1524" class="t s4_1524">, </span><span id="t5b_1524" class="t s5_1524">10-28 </span>
<span id="t5c_1524" class="t s3_1524">function 00H presence test</span><span id="t5d_1524" class="t s4_1524">, </span><span id="t5e_1524" class="t s5_1524">10-42 </span>
<span id="t5f_1524" class="t s3_1524">function 01H write microcode update data</span><span id="t5g_1524" class="t s4_1524">, </span><span id="t5h_1524" class="t s5_1524">10-43 </span>
<span id="t5i_1524" class="t s3_1524">function 02H microcode update control</span><span id="t5j_1524" class="t s4_1524">, </span><span id="t5k_1524" class="t s5_1524">10-46 </span>
<span id="t5l_1524" class="t s3_1524">function 03H read microcode update data</span><span id="t5m_1524" class="t s4_1524">, </span><span id="t5n_1524" class="t s5_1524">10-47 </span>
<span id="t5o_1524" class="t s3_1524">general description</span><span id="t5p_1524" class="t s4_1524">, </span><span id="t5q_1524" class="t s5_1524">10-28 </span>
<span id="t5r_1524" class="t s3_1524">HT Technology</span><span id="t5s_1524" class="t s4_1524">, </span><span id="t5t_1524" class="t s5_1524">10-35 </span>
<span id="t5u_1524" class="t s3_1524">INT 15H-based interface</span><span id="t5v_1524" class="t s4_1524">, </span><span id="t5w_1524" class="t s5_1524">10-42 </span>
<span id="t5x_1524" class="t s3_1524">overview</span><span id="t5y_1524" class="t s4_1524">, </span><span id="t5z_1524" class="t s5_1524">10-27 </span>
<span id="t60_1524" class="t s3_1524">process description</span><span id="t61_1524" class="t s4_1524">, </span><span id="t62_1524" class="t s5_1524">10-28 </span>
<span id="t63_1524" class="t s3_1524">processor identification</span><span id="t64_1524" class="t s4_1524">, </span><span id="t65_1524" class="t s5_1524">10-32 </span>
<span id="t66_1524" class="t s3_1524">processor signature</span><span id="t67_1524" class="t s4_1524">, </span><span id="t68_1524" class="t s5_1524">10-32 </span>
<span id="t69_1524" class="t s3_1524">return codes</span><span id="t6a_1524" class="t s4_1524">, </span><span id="t6b_1524" class="t s5_1524">10-48 </span>
<span id="t6c_1524" class="t s3_1524">update loader</span><span id="t6d_1524" class="t s4_1524">, </span><span id="t6e_1524" class="t s5_1524">10-34 </span>
<span id="t6f_1524" class="t s3_1524">update signature and verification</span><span id="t6g_1524" class="t s4_1524">, </span><span id="t6h_1524" class="t s5_1524">10-36 </span>
<span id="t6i_1524" class="t s3_1524">update specifications</span><span id="t6j_1524" class="t s4_1524">, </span><span id="t6k_1524" class="t s5_1524">10-37 </span>
<span id="t6l_1524" class="t s3_1524">VMX non-root operation</span><span id="t6m_1524" class="t s4_1524">, </span><span id="t6n_1524" class="t s5_1524">26-12 </span>
<span id="t6o_1524" class="t s3_1524">Mixing 16-bit and 32-bit code </span>
<span id="t6p_1524" class="t s3_1524">in IA-32 processors</span><span id="t6q_1524" class="t s4_1524">, </span><span id="t6r_1524" class="t s5_1524">23-33 </span>
<span id="t6s_1524" class="t s3_1524">overview</span><span id="t6t_1524" class="t s4_1524">, </span><span id="t6u_1524" class="t s5_1524">22-1 </span>
<span id="t6v_1524" class="t s3_1524">MMX technology </span>
<span id="t6w_1524" class="t s3_1524">debugging MMX code</span><span id="t6x_1524" class="t s4_1524">, </span><span id="t6y_1524" class="t s5_1524">13-5 </span>
<span id="t6z_1524" class="t s3_1524">effect of MMX instructions on pending x87 floating-point </span>
<span id="t70_1524" class="t s3_1524">exceptions</span><span id="t71_1524" class="t s4_1524">, </span><span id="t72_1524" class="t s5_1524">13-5 </span>
<span id="t73_1524" class="t s3_1524">emulation of the MMX instruction set</span><span id="t74_1524" class="t s4_1524">, </span><span id="t75_1524" class="t s5_1524">13-1 </span>
<span id="t76_1524" class="t s3_1524">exceptions that can occur when executing MMX instructions</span><span id="t77_1524" class="t s4_1524">, </span>
<span id="t78_1524" class="t s5_1524">13-1 </span>
<span id="t79_1524" class="t s3_1524">introduction of into the IA-32 architecture</span><span id="t7a_1524" class="t s4_1524">, </span><span id="t7b_1524" class="t s5_1524">23-2 </span>
<span id="t7c_1524" class="t s3_1524">register aliasing</span><span id="t7d_1524" class="t s4_1524">, </span><span id="t7e_1524" class="t s5_1524">13-1 </span>
<span id="t7f_1524" class="t s3_1524">state</span><span id="t7g_1524" class="t s4_1524">, </span><span id="t7h_1524" class="t s5_1524">13-1 </span>
<span id="t7i_1524" class="t s3_1524">state, saving and restoring</span><span id="t7j_1524" class="t s4_1524">, </span><span id="t7k_1524" class="t s5_1524">13-3 </span>
<span id="t7l_1524" class="t s3_1524">system programming</span><span id="t7m_1524" class="t s4_1524">, </span><span id="t7n_1524" class="t s5_1524">13-1 </span>
<span id="t7o_1524" class="t s3_1524">task or context switches</span><span id="t7p_1524" class="t s4_1524">, </span><span id="t7q_1524" class="t s5_1524">13-4 </span>
<span id="t7r_1524" class="t s3_1524">using TS flag to control saving of MMX state</span><span id="t7s_1524" class="t s4_1524">, </span><span id="t7t_1524" class="t s5_1524">14-7 </span>
<span id="t7u_1524" class="t s3_1524">Mode switching </span>
<span id="t7v_1524" class="t s3_1524">example</span><span id="t7w_1524" class="t s4_1524">, </span><span id="t7x_1524" class="t s5_1524">10-14 </span>
<span id="t7y_1524" class="t s3_1524">real-address and protected mode</span><span id="t7z_1524" class="t s4_1524">, </span><span id="t80_1524" class="t s5_1524">10-13 </span>
<span id="t81_1524" class="t s3_1524">to SMM</span><span id="t82_1524" class="t s4_1524">, </span><span id="t83_1524" class="t s5_1524">32-2 </span>
<span id="t84_1524" class="t s3_1524">Model and stepping information, following processor initialization </span>
<span id="t85_1524" class="t s3_1524">or reset</span><span id="t86_1524" class="t s4_1524">, </span><span id="t87_1524" class="t s5_1524">10-5 </span>
<span id="t88_1524" class="t s3_1524">Model-specific registers (see MSRs) </span>
<span id="t89_1524" class="t s3_1524">Modes of operation (see Operating modes) </span>
<span id="t8a_1524" class="t s3_1524">MONITOR instruction</span><span id="t8b_1524" class="t s4_1524">, </span><span id="t8c_1524" class="t s5_1524">26-3 </span>
<span id="t8d_1524" class="t s3_1524">MOV instruction</span><span id="t8e_1524" class="t s4_1524">, </span><span id="t8f_1524" class="t s5_1524">3-8</span><span id="t8g_1524" class="t s4_1524">, </span><span id="t8h_1524" class="t s5_1524">5-8 </span>
<span id="t8i_1524" class="t s3_1524">MOV (control registers) instructions</span><span id="t8j_1524" class="t s4_1524">, </span><span id="t8k_1524" class="t s5_1524">2-24</span><span id="t8l_1524" class="t s4_1524">, </span><span id="t8m_1524" class="t s5_1524">5-24</span><span id="t8n_1524" class="t s4_1524">, </span><span id="t8o_1524" class="t s5_1524">9-18</span><span id="t8p_1524" class="t s4_1524">, </span><span id="t8q_1524" class="t s5_1524">10-13 </span>
<span id="t8r_1524" class="t s3_1524">MOV (debug registers) instructions</span><span id="t8s_1524" class="t s4_1524">, </span><span id="t8t_1524" class="t s5_1524">2-25</span><span id="t8u_1524" class="t s4_1524">, </span><span id="t8v_1524" class="t s5_1524">5-24</span><span id="t8w_1524" class="t s4_1524">, </span><span id="t8x_1524" class="t s5_1524">9-18</span><span id="t8y_1524" class="t s4_1524">, </span><span id="t8z_1524" class="t s5_1524">18-11 </span>
<span id="t90_1524" class="t s3_1524">MOVNTDQ instruction</span><span id="t91_1524" class="t s4_1524">, </span><span id="t92_1524" class="t s5_1524">9-7</span><span id="t93_1524" class="t s4_1524">, </span><span id="t94_1524" class="t s5_1524">12-17 </span>
<span id="t95_1524" class="t s3_1524">MOVNTI instruction</span><span id="t96_1524" class="t s4_1524">, </span><span id="t97_1524" class="t s5_1524">2-16</span><span id="t98_1524" class="t s4_1524">, </span><span id="t99_1524" class="t s5_1524">9-7</span><span id="t9a_1524" class="t s4_1524">, </span><span id="t9b_1524" class="t s5_1524">12-17 </span>
<span id="t9c_1524" class="t s3_1524">MOVNTPD instruction</span><span id="t9d_1524" class="t s4_1524">, </span><span id="t9e_1524" class="t s5_1524">9-7</span><span id="t9f_1524" class="t s4_1524">, </span><span id="t9g_1524" class="t s5_1524">12-17 </span>
<span id="t9h_1524" class="t s3_1524">MOVNTPS instruction</span><span id="t9i_1524" class="t s4_1524">, </span><span id="t9j_1524" class="t s5_1524">9-7</span><span id="t9k_1524" class="t s4_1524">, </span><span id="t9l_1524" class="t s5_1524">12-17 </span>
<span id="t9m_1524" class="t s3_1524">MOVNTQ instruction</span><span id="t9n_1524" class="t s4_1524">, </span><span id="t9o_1524" class="t s5_1524">9-7</span><span id="t9p_1524" class="t s4_1524">, </span><span id="t9q_1524" class="t s5_1524">12-17 </span>
<span id="t9r_1524" class="t s3_1524">MP (monitor coprocessor) flag </span>
<span id="t9s_1524" class="t s3_1524">CR0 control register</span><span id="t9t_1524" class="t s4_1524">, </span><span id="t9u_1524" class="t s5_1524">2-16</span><span id="t9v_1524" class="t s4_1524">, </span><span id="t9w_1524" class="t s5_1524">2-17</span><span id="t9x_1524" class="t s4_1524">, </span><span id="t9y_1524" class="t s5_1524">6-32</span><span id="t9z_1524" class="t s4_1524">, </span><span id="ta0_1524" class="t s5_1524">10-6</span><span id="ta1_1524" class="t s4_1524">, </span><span id="ta2_1524" class="t s5_1524">10-7</span><span id="ta3_1524" class="t s4_1524">, </span><span id="ta4_1524" class="t s5_1524">13-1</span><span id="ta5_1524" class="t s4_1524">, </span><span id="ta6_1524" class="t s5_1524">23-8 </span>
<span id="ta7_1524" class="t s3_1524">MSR </span>
<span id="ta8_1524" class="t s3_1524">Model Specific Register</span><span id="ta9_1524" class="t s4_1524">, </span><span id="taa_1524" class="t s5_1524">11-37</span><span id="tab_1524" class="t s4_1524">, </span><span id="tac_1524" class="t s5_1524">11-38 </span>
<span id="tad_1524" class="t s3_1524">MSRs </span>
<span id="tae_1524" class="t s3_1524">description of</span><span id="taf_1524" class="t s4_1524">, </span><span id="tag_1524" class="t s5_1524">10-7 </span>
<span id="tah_1524" class="t s3_1524">introduction of in IA-32 processors</span><span id="tai_1524" class="t s4_1524">, </span><span id="taj_1524" class="t s5_1524">23-36 </span>
<span id="tak_1524" class="t s3_1524">introduction to</span><span id="tal_1524" class="t s4_1524">, </span><span id="tam_1524" class="t s5_1524">2-6 </span>
<span id="tan_1524" class="t s3_1524">machine-check architecture</span><span id="tao_1524" class="t s4_1524">, </span><span id="tap_1524" class="t s5_1524">16-2 </span>
<span id="taq_1524" class="t s3_1524">reading and writing</span><span id="tar_1524" class="t s4_1524">, </span><span id="tas_1524" class="t s5_1524">2-20</span><span id="tat_1524" class="t s4_1524">, </span><span id="tau_1524" class="t s5_1524">2-22</span><span id="tav_1524" class="t s4_1524">, </span><span id="taw_1524" class="t s5_1524">2-27 </span>
<span id="tax_1524" class="t s3_1524">reading &amp; writing in 64-bit mode</span><span id="tay_1524" class="t s4_1524">, </span><span id="taz_1524" class="t s5_1524">2-27 </span>
<span id="tb0_1524" class="t s3_1524">MSR_DEBUBCTLB MSR</span><span id="tb1_1524" class="t s4_1524">, </span><span id="tb2_1524" class="t s5_1524">18-13</span><span id="tb3_1524" class="t s4_1524">, </span><span id="tb4_1524" class="t s5_1524">18-30</span><span id="tb5_1524" class="t s4_1524">, </span><span id="tb6_1524" class="t s5_1524">18-38</span><span id="tb7_1524" class="t s4_1524">, </span><span id="tb8_1524" class="t s5_1524">18-40 </span>
<span id="tb9_1524" class="t s3_1524">MSR_DEBUGCTLA MSR</span><span id="tba_1524" class="t s4_1524">, </span><span id="tbb_1524" class="t s5_1524">18-13</span><span id="tbc_1524" class="t s4_1524">, </span><span id="tbd_1524" class="t s5_1524">18-19</span><span id="tbe_1524" class="t s4_1524">, </span><span id="tbf_1524" class="t s5_1524">18-25</span><span id="tbg_1524" class="t s4_1524">, </span><span id="tbh_1524" class="t s5_1524">18-26</span><span id="tbi_1524" class="t s4_1524">, </span><span id="tbj_1524" class="t s5_1524">18-35</span><span id="tbk_1524" class="t s4_1524">, </span><span id="tbl_1524" class="t s5_1524">20-5</span><span id="tbm_1524" class="t s4_1524">, </span>
<span id="tbn_1524" class="t s5_1524">20-9</span><span id="tbo_1524" class="t s4_1524">, </span><span id="tbp_1524" class="t s5_1524">20-38</span><span id="tbq_1524" class="t s4_1524">, </span><span id="tbr_1524" class="t s5_1524">20-50</span><span id="tbs_1524" class="t s4_1524">, </span><span id="tbt_1524" class="t s5_1524">20-77</span><span id="tbu_1524" class="t s4_1524">, </span><span id="tbv_1524" class="t s5_1524">20-81</span><span id="tbw_1524" class="t s4_1524">, </span><span id="tbx_1524" class="t s5_1524">20-87</span><span id="tby_1524" class="t s4_1524">, </span><span id="tbz_1524" class="t s5_1524">20-101</span><span id="tc0_1524" class="t s4_1524">, </span><span id="tc1_1524" class="t s5_1524">20-102 </span>
<span id="tc2_1524" class="t s3_1524">MSR_DEBUGCTLB MSR</span><span id="tc3_1524" class="t s4_1524">, </span><span id="tc4_1524" class="t s5_1524">18-13</span><span id="tc5_1524" class="t s4_1524">, </span><span id="tc6_1524" class="t s5_1524">18-38</span><span id="tc7_1524" class="t s4_1524">, </span><span id="tc8_1524" class="t s5_1524">18-39 </span>
<span id="tc9_1524" class="t s3_1524">MSR_IFSB_CNTR7 MSR</span><span id="tca_1524" class="t s4_1524">, </span><span id="tcb_1524" class="t s5_1524">20-127 </span>
<span id="tcc_1524" class="t s3_1524">MSR_IFSB_CTRL6 MSR</span><span id="tcd_1524" class="t s4_1524">, </span><span id="tce_1524" class="t s5_1524">20-127 </span>
<span id="tcf_1524" class="t s3_1524">MSR_IFSB_DRDY0 MSR</span><span id="tcg_1524" class="t s4_1524">, </span><span id="tch_1524" class="t s5_1524">20-126 </span>
<span id="tci_1524" class="t s3_1524">MSR_IFSB_DRDY1 MSR</span><span id="tcj_1524" class="t s4_1524">, </span><span id="tck_1524" class="t s5_1524">20-126 </span>
<span id="tcl_1524" class="t s3_1524">MSR_IFSB_IBUSQ0 MSR</span><span id="tcm_1524" class="t s4_1524">, </span><span id="tcn_1524" class="t s5_1524">20-126 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
