
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a9c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08007c30  08007c30  00017c30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008134  08008134  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008134  08008134  00018134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800813c  0800813c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800813c  0800813c  0001813c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008140  08008140  00018140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000002f4  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004d0  200004d0  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015798  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f5  00000000  00000000  000359a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001120  00000000  00000000  000380a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001060  00000000  00000000  000391c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024033  00000000  00000000  0003a220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001481b  00000000  00000000  0005e253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db9de  00000000  00000000  00072a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014e44c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005bf0  00000000  00000000  0014e4a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007c14 	.word	0x08007c14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007c14 	.word	0x08007c14

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <fake_gps_init>:
	printf("Gz = %.2f g\r\n", Gz);
	printf("\r\n");
	printf("\r\n");
}

void fake_gps_init(){
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

	fake_gps[0].longitude = 9.232127873367;
 8000f44:	4b29      	ldr	r3, [pc, #164]	; (8000fec <fake_gps_init+0xac>)
 8000f46:	4a2a      	ldr	r2, [pc, #168]	; (8000ff0 <fake_gps_init+0xb0>)
 8000f48:	601a      	str	r2, [r3, #0]
	fake_gps[0].latitude = 45.476947477674;
 8000f4a:	4b28      	ldr	r3, [pc, #160]	; (8000fec <fake_gps_init+0xac>)
 8000f4c:	4a29      	ldr	r2, [pc, #164]	; (8000ff4 <fake_gps_init+0xb4>)
 8000f4e:	605a      	str	r2, [r3, #4]

	fake_gps[1].longitude = 9.23132169559556;
 8000f50:	4b26      	ldr	r3, [pc, #152]	; (8000fec <fake_gps_init+0xac>)
 8000f52:	4a29      	ldr	r2, [pc, #164]	; (8000ff8 <fake_gps_init+0xb8>)
 8000f54:	609a      	str	r2, [r3, #8]
	fake_gps[1].latitude = 45.4769356338021;
 8000f56:	4b25      	ldr	r3, [pc, #148]	; (8000fec <fake_gps_init+0xac>)
 8000f58:	4a28      	ldr	r2, [pc, #160]	; (8000ffc <fake_gps_init+0xbc>)
 8000f5a:	60da      	str	r2, [r3, #12]

	fake_gps[2].longitude = 9.23027839341514;
 8000f5c:	4b23      	ldr	r3, [pc, #140]	; (8000fec <fake_gps_init+0xac>)
 8000f5e:	4a28      	ldr	r2, [pc, #160]	; (8001000 <fake_gps_init+0xc0>)
 8000f60:	611a      	str	r2, [r3, #16]
	fake_gps[2].latitude = 45.4769302429461;
 8000f62:	4b22      	ldr	r3, [pc, #136]	; (8000fec <fake_gps_init+0xac>)
 8000f64:	4a27      	ldr	r2, [pc, #156]	; (8001004 <fake_gps_init+0xc4>)
 8000f66:	615a      	str	r2, [r3, #20]

	fake_gps[3].longitude = 9.22848735956641;
 8000f68:	4b20      	ldr	r3, [pc, #128]	; (8000fec <fake_gps_init+0xac>)
 8000f6a:	4a27      	ldr	r2, [pc, #156]	; (8001008 <fake_gps_init+0xc8>)
 8000f6c:	619a      	str	r2, [r3, #24]
	fake_gps[3].latitude = 45.4768485383483;
 8000f6e:	4b1f      	ldr	r3, [pc, #124]	; (8000fec <fake_gps_init+0xac>)
 8000f70:	4a26      	ldr	r2, [pc, #152]	; (800100c <fake_gps_init+0xcc>)
 8000f72:	61da      	str	r2, [r3, #28]

	fake_gps[4].longitude = 9.22811674289873;
 8000f74:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <fake_gps_init+0xac>)
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <fake_gps_init+0xd0>)
 8000f78:	621a      	str	r2, [r3, #32]
	fake_gps[4].latitude = 45.4767904670821;
 8000f7a:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <fake_gps_init+0xac>)
 8000f7c:	4a25      	ldr	r2, [pc, #148]	; (8001014 <fake_gps_init+0xd4>)
 8000f7e:	625a      	str	r2, [r3, #36]	; 0x24

	fake_gps[5].longitude = 9.22542983923211;
 8000f80:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <fake_gps_init+0xac>)
 8000f82:	4a25      	ldr	r2, [pc, #148]	; (8001018 <fake_gps_init+0xd8>)
 8000f84:	629a      	str	r2, [r3, #40]	; 0x28
    fake_gps[5].latitude = 45.4767755259172;
 8000f86:	4b19      	ldr	r3, [pc, #100]	; (8000fec <fake_gps_init+0xac>)
 8000f88:	4a24      	ldr	r2, [pc, #144]	; (800101c <fake_gps_init+0xdc>)
 8000f8a:	62da      	str	r2, [r3, #44]	; 0x2c

    fake_gps[6].longitude = 9.22554076080336;
 8000f8c:	4b17      	ldr	r3, [pc, #92]	; (8000fec <fake_gps_init+0xac>)
 8000f8e:	4a24      	ldr	r2, [pc, #144]	; (8001020 <fake_gps_init+0xe0>)
 8000f90:	631a      	str	r2, [r3, #48]	; 0x30
    fake_gps[6].latitude = 45.477625700989;
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <fake_gps_init+0xac>)
 8000f94:	4a23      	ldr	r2, [pc, #140]	; (8001024 <fake_gps_init+0xe4>)
 8000f96:	635a      	str	r2, [r3, #52]	; 0x34

    fake_gps[7].longitude = 9.22552155468664;
 8000f98:	4b14      	ldr	r3, [pc, #80]	; (8000fec <fake_gps_init+0xac>)
 8000f9a:	4a23      	ldr	r2, [pc, #140]	; (8001028 <fake_gps_init+0xe8>)
 8000f9c:	639a      	str	r2, [r3, #56]	; 0x38
    fake_gps[7].latitude = 45.4788784152841;
 8000f9e:	4b13      	ldr	r3, [pc, #76]	; (8000fec <fake_gps_init+0xac>)
 8000fa0:	4a22      	ldr	r2, [pc, #136]	; (800102c <fake_gps_init+0xec>)
 8000fa2:	63da      	str	r2, [r3, #60]	; 0x3c

    fake_gps[8].longitude = 9.22652317861608;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	; (8000fec <fake_gps_init+0xac>)
 8000fa6:	4a22      	ldr	r2, [pc, #136]	; (8001030 <fake_gps_init+0xf0>)
 8000fa8:	641a      	str	r2, [r3, #64]	; 0x40
    fake_gps[8].latitude = 45.4792292326394;
 8000faa:	4b10      	ldr	r3, [pc, #64]	; (8000fec <fake_gps_init+0xac>)
 8000fac:	4a21      	ldr	r2, [pc, #132]	; (8001034 <fake_gps_init+0xf4>)
 8000fae:	645a      	str	r2, [r3, #68]	; 0x44

    fake_gps[9].longitude = 9.22803205121175;
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <fake_gps_init+0xac>)
 8000fb2:	4a21      	ldr	r2, [pc, #132]	; (8001038 <fake_gps_init+0xf8>)
 8000fb4:	649a      	str	r2, [r3, #72]	; 0x48
    fake_gps[9].latitude = 45.4791161835439;
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <fake_gps_init+0xac>)
 8000fb8:	4a20      	ldr	r2, [pc, #128]	; (800103c <fake_gps_init+0xfc>)
 8000fba:	64da      	str	r2, [r3, #76]	; 0x4c

    fake_gps[10].longitude = 9.22938409789064;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <fake_gps_init+0xac>)
 8000fbe:	4a20      	ldr	r2, [pc, #128]	; (8001040 <fake_gps_init+0x100>)
 8000fc0:	651a      	str	r2, [r3, #80]	; 0x50
    fake_gps[10].latitude = 45.4790173241089;
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <fake_gps_init+0xac>)
 8000fc4:	4a1f      	ldr	r2, [pc, #124]	; (8001044 <fake_gps_init+0x104>)
 8000fc6:	655a      	str	r2, [r3, #84]	; 0x54

    fake_gps[11].longitude = 9.22994266430211;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <fake_gps_init+0xac>)
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <fake_gps_init+0x108>)
 8000fcc:	659a      	str	r2, [r3, #88]	; 0x58
    fake_gps[11].latitude = 45.4782498335493;
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <fake_gps_init+0xac>)
 8000fd0:	4a1e      	ldr	r2, [pc, #120]	; (800104c <fake_gps_init+0x10c>)
 8000fd2:	65da      	str	r2, [r3, #92]	; 0x5c

    fake_gps[12].longitude = 9.22997546730472;
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <fake_gps_init+0xac>)
 8000fd6:	4a1e      	ldr	r2, [pc, #120]	; (8001050 <fake_gps_init+0x110>)
 8000fd8:	661a      	str	r2, [r3, #96]	; 0x60
    fake_gps[12].latitude = 45.4788991756912;
 8000fda:	4b04      	ldr	r3, [pc, #16]	; (8000fec <fake_gps_init+0xac>)
 8000fdc:	4a1d      	ldr	r2, [pc, #116]	; (8001054 <fake_gps_init+0x114>)
 8000fde:	665a      	str	r2, [r3, #100]	; 0x64

}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	2000036c 	.word	0x2000036c
 8000ff0:	4113b6cc 	.word	0x4113b6cc
 8000ff4:	4235e865 	.word	0x4235e865
 8000ff8:	4113b37e 	.word	0x4113b37e
 8000ffc:	4235e862 	.word	0x4235e862
 8001000:	4113af38 	.word	0x4113af38
 8001004:	4235e860 	.word	0x4235e860
 8001008:	4113a7e2 	.word	0x4113a7e2
 800100c:	4235e84b 	.word	0x4235e84b
 8001010:	4113a65e 	.word	0x4113a65e
 8001014:	4235e83c 	.word	0x4235e83c
 8001018:	41139b5c 	.word	0x41139b5c
 800101c:	4235e838 	.word	0x4235e838
 8001020:	41139bd1 	.word	0x41139bd1
 8001024:	4235e917 	.word	0x4235e917
 8001028:	41139bbc 	.word	0x41139bbc
 800102c:	4235ea5f 	.word	0x4235ea5f
 8001030:	41139fd7 	.word	0x41139fd7
 8001034:	4235eabb 	.word	0x4235eabb
 8001038:	4113a605 	.word	0x4113a605
 800103c:	4235ea9d 	.word	0x4235ea9d
 8001040:	4113ab8f 	.word	0x4113ab8f
 8001044:	4235ea84 	.word	0x4235ea84
 8001048:	4113add8 	.word	0x4113add8
 800104c:	4235e9ba 	.word	0x4235e9ba
 8001050:	4113adfb 	.word	0x4113adfb
 8001054:	4235ea65 	.word	0x4235ea65

08001058 <get_coordinate>:

Coordinate get_coordinate(){
 8001058:	b480      	push	{r7}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
	Coordinate c = fake_gps[g];
 800105e:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <get_coordinate+0x70>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	491a      	ldr	r1, [pc, #104]	; (80010cc <get_coordinate+0x74>)
 8001064:	f107 0208 	add.w	r2, r7, #8
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	440b      	add	r3, r1
 800106c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001070:	e882 0003 	stmia.w	r2, {r0, r1}
	g = (g + 1) % 13;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <get_coordinate+0x70>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	1c59      	adds	r1, r3, #1
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <get_coordinate+0x78>)
 800107c:	fb83 2301 	smull	r2, r3, r3, r1
 8001080:	109a      	asrs	r2, r3, #2
 8001082:	17cb      	asrs	r3, r1, #31
 8001084:	1ad2      	subs	r2, r2, r3
 8001086:	4613      	mov	r3, r2
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	4413      	add	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	1aca      	subs	r2, r1, r3
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <get_coordinate+0x70>)
 8001096:	701a      	strb	r2, [r3, #0]
	return c;
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	f107 0208 	add.w	r2, r7, #8
 80010a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	ee07 2a10 	vmov	s14, r2
 80010b0:	ee07 3a90 	vmov	s15, r3
}
 80010b4:	eeb0 0a47 	vmov.f32	s0, s14
 80010b8:	eef0 0a67 	vmov.f32	s1, s15
 80010bc:	371c      	adds	r7, #28
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	200001fa 	.word	0x200001fa
 80010cc:	2000036c 	.word	0x2000036c
 80010d0:	4ec4ec4f 	.word	0x4ec4ec4f

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  memset(mq_data, 0, MQ_DATA_LENGTH*sizeof(float));
 80010d8:	2220      	movs	r2, #32
 80010da:	2100      	movs	r1, #0
 80010dc:	4813      	ldr	r0, [pc, #76]	; (800112c <main+0x58>)
 80010de:	f003 fd95 	bl	8004c0c <memset>
  mq_index = 0;
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <main+0x5c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e8:	f000 ff5c 	bl	8001fa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ec:	f000 f82a 	bl	8001144 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f0:	f000 fa02 	bl	80014f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010f4:	f000 f9ac 	bl	8001450 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010f8:	f000 f90e 	bl	8001318 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80010fc:	f000 f9d2 	bl	80014a4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001100:	f000 f8dc 	bl	80012bc <MX_I2C1_Init>
  MX_ADC1_Init();
 8001104:	f000 f888 	bl	8001218 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001108:	f000 f954 	bl	80013b4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart3);
 800110c:	4809      	ldr	r0, [pc, #36]	; (8001134 <main+0x60>)
 800110e:	f000 fe1f 	bl	8001d50 <RetargetInit>
  fake_gps_init();
 8001112:	f7ff ff15 	bl	8000f40 <fake_gps_init>

  //MPU6050_Init();
  //HAL_Delay(2000);
  //printf("MPU6050_Init\r\n");

  printf("start tim3\r\n");
 8001116:	4808      	ldr	r0, [pc, #32]	; (8001138 <main+0x64>)
 8001118:	f004 fa70 	bl	80055fc <puts>
  HAL_TIM_Base_Start(&htim3);
 800111c:	4807      	ldr	r0, [pc, #28]	; (800113c <main+0x68>)
 800111e:	f002 fd9b 	bl	8003c58 <HAL_TIM_Base_Start>
  HAL_ADC_Start_IT(&hadc1);
 8001122:	4807      	ldr	r0, [pc, #28]	; (8001140 <main+0x6c>)
 8001124:	f000 ffe8 	bl	80020f8 <HAL_ADC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);
  while (1){
 8001128:	e7fe      	b.n	8001128 <main+0x54>
 800112a:	bf00      	nop
 800112c:	200002ac 	.word	0x200002ac
 8001130:	200003dc 	.word	0x200003dc
 8001134:	20000210 	.word	0x20000210
 8001138:	08007c94 	.word	0x08007c94
 800113c:	200002d0 	.word	0x200002d0
 8001140:	20000324 	.word	0x20000324

08001144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b094      	sub	sp, #80	; 0x50
 8001148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114a:	f107 0320 	add.w	r3, r7, #32
 800114e:	2230      	movs	r2, #48	; 0x30
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f003 fd5a 	bl	8004c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001168:	2300      	movs	r3, #0
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	4b28      	ldr	r3, [pc, #160]	; (8001210 <SystemClock_Config+0xcc>)
 800116e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001170:	4a27      	ldr	r2, [pc, #156]	; (8001210 <SystemClock_Config+0xcc>)
 8001172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001176:	6413      	str	r3, [r2, #64]	; 0x40
 8001178:	4b25      	ldr	r3, [pc, #148]	; (8001210 <SystemClock_Config+0xcc>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001184:	2300      	movs	r3, #0
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <SystemClock_Config+0xd0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a21      	ldr	r2, [pc, #132]	; (8001214 <SystemClock_Config+0xd0>)
 800118e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001192:	6013      	str	r3, [r2, #0]
 8001194:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <SystemClock_Config+0xd0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800119c:	607b      	str	r3, [r7, #4]
 800119e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011a0:	2302      	movs	r3, #2
 80011a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a4:	2301      	movs	r3, #1
 80011a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a8:	2310      	movs	r3, #16
 80011aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ac:	2302      	movs	r3, #2
 80011ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011b0:	2300      	movs	r3, #0
 80011b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011b4:	2308      	movs	r3, #8
 80011b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80011b8:	2332      	movs	r3, #50	; 0x32
 80011ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011bc:	2302      	movs	r3, #2
 80011be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011c0:	2307      	movs	r3, #7
 80011c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c4:	f107 0320 	add.w	r3, r7, #32
 80011c8:	4618      	mov	r0, r3
 80011ca:	f002 f84f 	bl	800326c <HAL_RCC_OscConfig>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011d4:	f000 fb96 	bl	8001904 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d8:	230f      	movs	r3, #15
 80011da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011dc:	2302      	movs	r3, #2
 80011de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2101      	movs	r1, #1
 80011f6:	4618      	mov	r0, r3
 80011f8:	f002 fab0 	bl	800375c <HAL_RCC_ClockConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001202:	f000 fb7f 	bl	8001904 <Error_Handler>
  }
}
 8001206:	bf00      	nop
 8001208:	3750      	adds	r7, #80	; 0x50
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800
 8001214:	40007000 	.word	0x40007000

08001218 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800121e:	463b      	mov	r3, r7
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800122a:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800122c:	4a22      	ldr	r2, [pc, #136]	; (80012b8 <MX_ADC1_Init+0xa0>)
 800122e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001230:	4b20      	ldr	r3, [pc, #128]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001232:	2200      	movs	r2, #0
 8001234:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800123c:	4b1d      	ldr	r3, [pc, #116]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001242:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001244:	2200      	movs	r2, #0
 8001246:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001248:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800124a:	2200      	movs	r2, #0
 800124c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001250:	4b18      	ldr	r3, [pc, #96]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001258:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800125a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800125e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001260:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001268:	2201      	movs	r2, #1
 800126a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800126e:	2200      	movs	r2, #0
 8001270:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001274:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <MX_ADC1_Init+0x9c>)
 8001276:	2201      	movs	r2, #1
 8001278:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800127a:	480e      	ldr	r0, [pc, #56]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800127c:	f000 fef8 	bl	8002070 <HAL_ADC_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001286:	f000 fb3d 	bl	8001904 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800128a:	2300      	movs	r3, #0
 800128c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800128e:	2301      	movs	r3, #1
 8001290:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001292:	2307      	movs	r3, #7
 8001294:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001296:	463b      	mov	r3, r7
 8001298:	4619      	mov	r1, r3
 800129a:	4806      	ldr	r0, [pc, #24]	; (80012b4 <MX_ADC1_Init+0x9c>)
 800129c:	f001 f96c 	bl	8002578 <HAL_ADC_ConfigChannel>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80012a6:	f000 fb2d 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000324 	.word	0x20000324
 80012b8:	40012000 	.word	0x40012000

080012bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <MX_I2C1_Init+0x50>)
 80012c2:	4a13      	ldr	r2, [pc, #76]	; (8001310 <MX_I2C1_Init+0x54>)
 80012c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <MX_I2C1_Init+0x50>)
 80012c8:	4a12      	ldr	r2, [pc, #72]	; (8001314 <MX_I2C1_Init+0x58>)
 80012ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_I2C1_Init+0x50>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_I2C1_Init+0x50>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_I2C1_Init+0x50>)
 80012da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <MX_I2C1_Init+0x50>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_I2C1_Init+0x50>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <MX_I2C1_Init+0x50>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_I2C1_Init+0x50>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MX_I2C1_Init+0x50>)
 80012fa:	f001 fe73 	bl	8002fe4 <HAL_I2C_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001304:	f000 fafe 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000254 	.word	0x20000254
 8001310:	40005400 	.word	0x40005400
 8001314:	000186a0 	.word	0x000186a0

08001318 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132c:	463b      	mov	r3, r7
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001334:	4b1e      	ldr	r3, [pc, #120]	; (80013b0 <MX_TIM2_Init+0x98>)
 8001336:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800133a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49999;
 800133c:	4b1c      	ldr	r3, [pc, #112]	; (80013b0 <MX_TIM2_Init+0x98>)
 800133e:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001342:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b1a      	ldr	r3, [pc, #104]	; (80013b0 <MX_TIM2_Init+0x98>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14999;
 800134a:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <MX_TIM2_Init+0x98>)
 800134c:	f643 2297 	movw	r2, #14999	; 0x3a97
 8001350:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001352:	4b17      	ldr	r3, [pc, #92]	; (80013b0 <MX_TIM2_Init+0x98>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001358:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <MX_TIM2_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800135e:	4814      	ldr	r0, [pc, #80]	; (80013b0 <MX_TIM2_Init+0x98>)
 8001360:	f002 fc2a 	bl	8003bb8 <HAL_TIM_Base_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800136a:	f000 facb 	bl	8001904 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001372:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001374:	f107 0308 	add.w	r3, r7, #8
 8001378:	4619      	mov	r1, r3
 800137a:	480d      	ldr	r0, [pc, #52]	; (80013b0 <MX_TIM2_Init+0x98>)
 800137c:	f002 fe4c 	bl	8004018 <HAL_TIM_ConfigClockSource>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001386:	f000 fabd 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001392:	463b      	mov	r3, r7
 8001394:	4619      	mov	r1, r3
 8001396:	4806      	ldr	r0, [pc, #24]	; (80013b0 <MX_TIM2_Init+0x98>)
 8001398:	f003 f868 	bl	800446c <HAL_TIMEx_MasterConfigSynchronization>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80013a2:	f000 faaf 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200003e0 	.word	0x200003e0

080013b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ba:	f107 0308 	add.w	r3, r7, #8
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c8:	463b      	mov	r3, r7
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013d0:	4b1d      	ldr	r3, [pc, #116]	; (8001448 <MX_TIM3_Init+0x94>)
 80013d2:	4a1e      	ldr	r2, [pc, #120]	; (800144c <MX_TIM3_Init+0x98>)
 80013d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 80013d6:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <MX_TIM3_Init+0x94>)
 80013d8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80013dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013de:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <MX_TIM3_Init+0x94>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 80013e4:	4b18      	ldr	r3, [pc, #96]	; (8001448 <MX_TIM3_Init+0x94>)
 80013e6:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80013ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ec:	4b16      	ldr	r3, [pc, #88]	; (8001448 <MX_TIM3_Init+0x94>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <MX_TIM3_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013f8:	4813      	ldr	r0, [pc, #76]	; (8001448 <MX_TIM3_Init+0x94>)
 80013fa:	f002 fbdd 	bl	8003bb8 <HAL_TIM_Base_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001404:	f000 fa7e 	bl	8001904 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	4619      	mov	r1, r3
 8001414:	480c      	ldr	r0, [pc, #48]	; (8001448 <MX_TIM3_Init+0x94>)
 8001416:	f002 fdff 	bl	8004018 <HAL_TIM_ConfigClockSource>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001420:	f000 fa70 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001424:	2320      	movs	r3, #32
 8001426:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800142c:	463b      	mov	r3, r7
 800142e:	4619      	mov	r1, r3
 8001430:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_TIM3_Init+0x94>)
 8001432:	f003 f81b 	bl	800446c <HAL_TIMEx_MasterConfigSynchronization>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800143c:	f000 fa62 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	3718      	adds	r7, #24
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200002d0 	.word	0x200002d0
 800144c:	40000400 	.word	0x40000400

08001450 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <MX_USART2_UART_Init+0x50>)
 8001458:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800145c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001460:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001476:	220c      	movs	r2, #12
 8001478:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001488:	f003 f880 	bl	800458c <HAL_UART_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001492:	f000 fa37 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000428 	.word	0x20000428
 80014a0:	40004400 	.word	0x40004400

080014a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <MX_USART3_UART_Init+0x50>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014dc:	f003 f856 	bl	800458c <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014e6:	f000 fa0d 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000210 	.word	0x20000210
 80014f4:	40004800 	.word	0x40004800

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	; 0x28
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	4b32      	ldr	r3, [pc, #200]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a31      	ldr	r2, [pc, #196]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001518:	f043 0304 	orr.w	r3, r3, #4
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b2f      	ldr	r3, [pc, #188]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0304 	and.w	r3, r3, #4
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a2a      	ldr	r2, [pc, #168]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b28      	ldr	r3, [pc, #160]	; (80015dc <MX_GPIO_Init+0xe4>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	4b24      	ldr	r3, [pc, #144]	; (80015dc <MX_GPIO_Init+0xe4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	4a23      	ldr	r2, [pc, #140]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001550:	f043 0310 	orr.w	r3, r3, #16
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
 8001556:	4b21      	ldr	r3, [pc, #132]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	f003 0310 	and.w	r3, r3, #16
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	4a1c      	ldr	r2, [pc, #112]	; (80015dc <MX_GPIO_Init+0xe4>)
 800156c:	f043 0302 	orr.w	r3, r3, #2
 8001570:	6313      	str	r3, [r2, #48]	; 0x30
 8001572:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <MX_GPIO_Init+0xe4>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 800157e:	2201      	movs	r2, #1
 8001580:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001584:	4816      	ldr	r0, [pc, #88]	; (80015e0 <MX_GPIO_Init+0xe8>)
 8001586:	f001 fcfb 	bl	8002f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ESP_Signal_Pin */
  GPIO_InitStruct.Pin = ESP_Signal_Pin;
 800158a:	2302      	movs	r3, #2
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800158e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001592:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESP_Signal_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	4811      	ldr	r0, [pc, #68]	; (80015e4 <MX_GPIO_Init+0xec>)
 80015a0:	f001 fb52 	bl	8002c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP_Reset_Pin */
  GPIO_InitStruct.Pin = ESP_Reset_Pin;
 80015a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP_Reset_GPIO_Port, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4808      	ldr	r0, [pc, #32]	; (80015e0 <MX_GPIO_Init+0xe8>)
 80015be:	f001 fb43 	bl	8002c48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2101      	movs	r1, #1
 80015c6:	2007      	movs	r0, #7
 80015c8:	f001 faf8 	bl	8002bbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80015cc:	2007      	movs	r0, #7
 80015ce:	f001 fb11 	bl	8002bf4 <HAL_NVIC_EnableIRQ>

}
 80015d2:	bf00      	nop
 80015d4:	3728      	adds	r7, #40	; 0x28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40021000 	.word	0x40021000
 80015e4:	40020800 	.word	0x40020800

080015e8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// Callback interrupt ESP8266
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80015e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015ec:	b09b      	sub	sp, #108	; 0x6c
 80015ee:	af06      	add	r7, sp, #24
 80015f0:	4603      	mov	r3, r0
 80015f2:	80fb      	strh	r3, [r7, #6]
		HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80015f4:	2007      	movs	r0, #7
 80015f6:	f001 fb0b 	bl	8002c10 <HAL_NVIC_DisableIRQ>
		__HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 80015fa:	4b4b      	ldr	r3, [pc, #300]	; (8001728 <HAL_GPIO_EXTI_Callback+0x140>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f06f 0201 	mvn.w	r2, #1
 8001602:	611a      	str	r2, [r3, #16]
		if(flag){
 8001604:	4b49      	ldr	r3, [pc, #292]	; (800172c <HAL_GPIO_EXTI_Callback+0x144>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d078      	beq.n	80016fe <HAL_GPIO_EXTI_Callback+0x116>
			if(GPIO_Pin == ESP_Signal_Pin){
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d17b      	bne.n	800170a <HAL_GPIO_EXTI_Callback+0x122>
				float mq_mean = float_sum(mq_data, mq_index)/mq_index;
 8001612:	4b47      	ldr	r3, [pc, #284]	; (8001730 <HAL_GPIO_EXTI_Callback+0x148>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	4619      	mov	r1, r3
 8001618:	4846      	ldr	r0, [pc, #280]	; (8001734 <HAL_GPIO_EXTI_Callback+0x14c>)
 800161a:	f000 f917 	bl	800184c <float_sum>
 800161e:	eef0 6a40 	vmov.f32	s13, s0
 8001622:	4b43      	ldr	r3, [pc, #268]	; (8001730 <HAL_GPIO_EXTI_Callback+0x148>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	ee07 3a90 	vmov	s15, r3
 800162a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800162e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001632:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
				Coordinate c = get_coordinate();
 8001636:	f7ff fd0f 	bl	8001058 <get_coordinate>
 800163a:	eeb0 7a40 	vmov.f32	s14, s0
 800163e:	eef0 7a60 	vmov.f32	s15, s1
 8001642:	ed87 7a11 	vstr	s14, [r7, #68]	; 0x44
 8001646:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
				printf("ESP_SIGNAL! i=%d, longitude=%f, latitude=%f, mq_mean = %f\r\n\n", i, c.longitude, c.latitude, mq_mean);
 800164a:	4b3b      	ldr	r3, [pc, #236]	; (8001738 <HAL_GPIO_EXTI_Callback+0x150>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	461e      	mov	r6, r3
 8001650:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe ff78 	bl	8000548 <__aeabi_f2d>
 8001658:	4680      	mov	r8, r0
 800165a:	4689      	mov	r9, r1
 800165c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff72 	bl	8000548 <__aeabi_f2d>
 8001664:	4604      	mov	r4, r0
 8001666:	460d      	mov	r5, r1
 8001668:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800166a:	f7fe ff6d 	bl	8000548 <__aeabi_f2d>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001676:	e9cd 4500 	strd	r4, r5, [sp]
 800167a:	4642      	mov	r2, r8
 800167c:	464b      	mov	r3, r9
 800167e:	4631      	mov	r1, r6
 8001680:	482e      	ldr	r0, [pc, #184]	; (800173c <HAL_GPIO_EXTI_Callback+0x154>)
 8001682:	f003 ff35 	bl	80054f0 <iprintf>

				char line[60];
				//snprintf(line, sizeof(line), "%d,%f\n", i, mq_mean);

				snprintf(line, sizeof(line), "%d,%f,%f,%f\n", i, c.longitude, c.latitude, mq_mean);
 8001686:	4b2c      	ldr	r3, [pc, #176]	; (8001738 <HAL_GPIO_EXTI_Callback+0x150>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	461e      	mov	r6, r3
 800168c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe ff5a 	bl	8000548 <__aeabi_f2d>
 8001694:	4604      	mov	r4, r0
 8001696:	460d      	mov	r5, r1
 8001698:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800169a:	4618      	mov	r0, r3
 800169c:	f7fe ff54 	bl	8000548 <__aeabi_f2d>
 80016a0:	4680      	mov	r8, r0
 80016a2:	4689      	mov	r9, r1
 80016a4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80016a6:	f7fe ff4f 	bl	8000548 <__aeabi_f2d>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	f107 0008 	add.w	r0, r7, #8
 80016b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80016b6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80016ba:	e9cd 4500 	strd	r4, r5, [sp]
 80016be:	4633      	mov	r3, r6
 80016c0:	4a1f      	ldr	r2, [pc, #124]	; (8001740 <HAL_GPIO_EXTI_Callback+0x158>)
 80016c2:	213c      	movs	r1, #60	; 0x3c
 80016c4:	f004 f868 	bl	8005798 <sniprintf>
				i++;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <HAL_GPIO_EXTI_Callback+0x150>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	3301      	adds	r3, #1
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	4b19      	ldr	r3, [pc, #100]	; (8001738 <HAL_GPIO_EXTI_Callback+0x150>)
 80016d2:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) (line), strlen(line), 1000);
 80016d4:	f107 0308 	add.w	r3, r7, #8
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe fd79 	bl	80001d0 <strlen>
 80016de:	4603      	mov	r3, r0
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	f107 0108 	add.w	r1, r7, #8
 80016e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ea:	4816      	ldr	r0, [pc, #88]	; (8001744 <HAL_GPIO_EXTI_Callback+0x15c>)
 80016ec:	f002 ff9b 	bl	8004626 <HAL_UART_Transmit>

				HAL_TIM_Base_Start_IT(&htim2); //Timer 30 sec
 80016f0:	480d      	ldr	r0, [pc, #52]	; (8001728 <HAL_GPIO_EXTI_Callback+0x140>)
 80016f2:	f002 fb19 	bl	8003d28 <HAL_TIM_Base_Start_IT>
				flag=0;
 80016f6:	4b0d      	ldr	r3, [pc, #52]	; (800172c <HAL_GPIO_EXTI_Callback+0x144>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
 80016fc:	e005      	b.n	800170a <HAL_GPIO_EXTI_Callback+0x122>
		  }
		}else{
			HAL_Delay(200);
 80016fe:	20c8      	movs	r0, #200	; 0xc8
 8001700:	f000 fc92 	bl	8002028 <HAL_Delay>
			flag = 1;
 8001704:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_GPIO_EXTI_Callback+0x144>)
 8001706:	2201      	movs	r2, #1
 8001708:	701a      	strb	r2, [r3, #0]
		}

		__HAL_GPIO_EXTI_CLEAR_IT(EXTI1_IRQn);
 800170a:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <HAL_GPIO_EXTI_Callback+0x160>)
 800170c:	2207      	movs	r2, #7
 800170e:	615a      	str	r2, [r3, #20]
		HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8001710:	2007      	movs	r0, #7
 8001712:	f001 fa8b 	bl	8002c2c <HAL_NVIC_ClearPendingIRQ>

		HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001716:	2007      	movs	r0, #7
 8001718:	f001 fa6c 	bl	8002bf4 <HAL_NVIC_EnableIRQ>
}
 800171c:	bf00      	nop
 800171e:	3754      	adds	r7, #84	; 0x54
 8001720:	46bd      	mov	sp, r7
 8001722:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001726:	bf00      	nop
 8001728:	200003e0 	.word	0x200003e0
 800172c:	200001f9 	.word	0x200001f9
 8001730:	200003dc 	.word	0x200003dc
 8001734:	200002ac 	.word	0x200002ac
 8001738:	200001f8 	.word	0x200001f8
 800173c:	08007ca0 	.word	0x08007ca0
 8001740:	08007ce0 	.word	0x08007ce0
 8001744:	20000428 	.word	0x20000428
 8001748:	40013c00 	.word	0x40013c00
 800174c:	00000000 	.word	0x00000000

08001750 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef*hadc){
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]

	uint16_t rawValue; float ppm; float v;

	rawValue = HAL_ADC_GetValue(hadc);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 feec 	bl	8002536 <HAL_ADC_GetValue>
 800175e:	4603      	mov	r3, r0
 8001760:	82fb      	strh	r3, [r7, #22]

	v = ((float)rawValue) / 4095 * 4660;
 8001762:	8afb      	ldrh	r3, [r7, #22]
 8001764:	ee07 3a90 	vmov	s15, r3
 8001768:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800176c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001828 <HAL_ADC_ConvCpltCallback+0xd8>
 8001770:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001774:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800182c <HAL_ADC_ConvCpltCallback+0xdc>
 8001778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800177c:	edc7 7a04 	vstr	s15, [r7, #16]
	ppm = ((v - 320.0) / 0.65) + 400;
 8001780:	6938      	ldr	r0, [r7, #16]
 8001782:	f7fe fee1 	bl	8000548 <__aeabi_f2d>
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	4b29      	ldr	r3, [pc, #164]	; (8001830 <HAL_ADC_ConvCpltCallback+0xe0>)
 800178c:	f7fe fd7c 	bl	8000288 <__aeabi_dsub>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	a321      	add	r3, pc, #132	; (adr r3, 8001820 <HAL_ADC_ConvCpltCallback+0xd0>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	f7ff f855 	bl	800084c <__aeabi_ddiv>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	4b21      	ldr	r3, [pc, #132]	; (8001834 <HAL_ADC_ConvCpltCallback+0xe4>)
 80017b0:	f7fe fd6c 	bl	800028c <__adddf3>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	f7ff f9f4 	bl	8000ba8 <__aeabi_d2f>
 80017c0:	4603      	mov	r3, r0
 80017c2:	60fb      	str	r3, [r7, #12]
	printf("rawValue: %hu\r\n", rawValue);
 80017c4:	8afb      	ldrh	r3, [r7, #22]
 80017c6:	4619      	mov	r1, r3
 80017c8:	481b      	ldr	r0, [pc, #108]	; (8001838 <HAL_ADC_ConvCpltCallback+0xe8>)
 80017ca:	f003 fe91 	bl	80054f0 <iprintf>
	printf("v: %f\r\n", v);
 80017ce:	6938      	ldr	r0, [r7, #16]
 80017d0:	f7fe feba 	bl	8000548 <__aeabi_f2d>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4818      	ldr	r0, [pc, #96]	; (800183c <HAL_ADC_ConvCpltCallback+0xec>)
 80017da:	f003 fe89 	bl	80054f0 <iprintf>
	printf("PPM: %f\r\n", ppm);
 80017de:	68f8      	ldr	r0, [r7, #12]
 80017e0:	f7fe feb2 	bl	8000548 <__aeabi_f2d>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4815      	ldr	r0, [pc, #84]	; (8001840 <HAL_ADC_ConvCpltCallback+0xf0>)
 80017ea:	f003 fe81 	bl	80054f0 <iprintf>
	mq_data[mq_index] = ppm;
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_ADC_ConvCpltCallback+0xf4>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	4a15      	ldr	r2, [pc, #84]	; (8001848 <HAL_ADC_ConvCpltCallback+0xf8>)
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	4413      	add	r3, r2
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	601a      	str	r2, [r3, #0]
	mq_index = (mq_index + 1) % MQ_DATA_LENGTH;
 80017fc:	4b11      	ldr	r3, [pc, #68]	; (8001844 <HAL_ADC_ConvCpltCallback+0xf4>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	3301      	adds	r3, #1
 8001802:	425a      	negs	r2, r3
 8001804:	f003 0307 	and.w	r3, r3, #7
 8001808:	f002 0207 	and.w	r2, r2, #7
 800180c:	bf58      	it	pl
 800180e:	4253      	negpl	r3, r2
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <HAL_ADC_ConvCpltCallback+0xf4>)
 8001814:	701a      	strb	r2, [r3, #0]
}
 8001816:	bf00      	nop
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	cccccccd 	.word	0xcccccccd
 8001824:	3fe4cccc 	.word	0x3fe4cccc
 8001828:	457ff000 	.word	0x457ff000
 800182c:	4591a000 	.word	0x4591a000
 8001830:	40740000 	.word	0x40740000
 8001834:	40790000 	.word	0x40790000
 8001838:	08007cf0 	.word	0x08007cf0
 800183c:	08007d00 	.word	0x08007d00
 8001840:	08007d08 	.word	0x08007d08
 8001844:	200003dc 	.word	0x200003dc
 8001848:	200002ac 	.word	0x200002ac

0800184c <float_sum>:

float float_sum(float* collection, uint8_t index) {
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	70fb      	strb	r3, [r7, #3]
	float sum = 0.0;
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<index; i++){
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	e00e      	b.n	8001882 <float_sum+0x36>
		sum += collection[i];
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	4413      	add	r3, r2
 800186c:	edd3 7a00 	vldr	s15, [r3]
 8001870:	ed97 7a03 	vldr	s14, [r7, #12]
 8001874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001878:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i=0; i<index; i++){
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	3301      	adds	r3, #1
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	78fb      	ldrb	r3, [r7, #3]
 8001884:	68ba      	ldr	r2, [r7, #8]
 8001886:	429a      	cmp	r2, r3
 8001888:	dbec      	blt.n	8001864 <float_sum+0x18>
	}
	return sum;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	ee07 3a90 	vmov	s15, r3
}
 8001890:	eeb0 0a67 	vmov.f32	s0, s15
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2) {
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b0:	d114      	bne.n	80018dc <HAL_TIM_PeriodElapsedCallback+0x3c>
		printf("TIMER SCADUTO! INVIO IL RESET ALL'ESP!\r\n");
 80018b2:	4810      	ldr	r0, [pc, #64]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80018b4:	f003 fea2 	bl	80055fc <puts>
		flag = 0;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]

		//Reset
		HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018c4:	480d      	ldr	r0, [pc, #52]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018c6:	f001 fb5b 	bl	8002f80 <HAL_GPIO_WritePin>
		HAL_Delay(20);
 80018ca:	2014      	movs	r0, #20
 80018cc:	f000 fbac 	bl	8002028 <HAL_Delay>
		HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018d6:	4809      	ldr	r0, [pc, #36]	; (80018fc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018d8:	f001 fb52 	bl	8002f80 <HAL_GPIO_WritePin>
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a07      	ldr	r2, [pc, #28]	; (8001900 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d101      	bne.n	80018ea <HAL_TIM_PeriodElapsedCallback+0x4a>
    HAL_IncTick();
 80018e6:	f000 fb7f 	bl	8001fe8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	08007d14 	.word	0x08007d14
 80018f8:	200001f9 	.word	0x200001f9
 80018fc:	40021000 	.word	0x40021000
 8001900:	40010000 	.word	0x40010000

08001904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001908:	b672      	cpsid	i
}
 800190a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800190c:	e7fe      	b.n	800190c <Error_Handler+0x8>
	...

08001910 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <HAL_MspInit+0x4c>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191e:	4a0f      	ldr	r2, [pc, #60]	; (800195c <HAL_MspInit+0x4c>)
 8001920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001924:	6453      	str	r3, [r2, #68]	; 0x44
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_MspInit+0x4c>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	603b      	str	r3, [r7, #0]
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_MspInit+0x4c>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	4a08      	ldr	r2, [pc, #32]	; (800195c <HAL_MspInit+0x4c>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001940:	6413      	str	r3, [r2, #64]	; 0x40
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_MspInit+0x4c>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 800194e:	2006      	movs	r0, #6
 8001950:	f001 f929 	bl	8002ba6 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40023800 	.word	0x40023800

08001960 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	; 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a1b      	ldr	r2, [pc, #108]	; (80019ec <HAL_ADC_MspInit+0x8c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12f      	bne.n	80019e2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <HAL_ADC_MspInit+0x90>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a19      	ldr	r2, [pc, #100]	; (80019f0 <HAL_ADC_MspInit+0x90>)
 800198c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <HAL_ADC_MspInit+0x90>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <HAL_ADC_MspInit+0x90>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <HAL_ADC_MspInit+0x90>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <HAL_ADC_MspInit+0x90>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019ba:	2301      	movs	r3, #1
 80019bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019be:	2303      	movs	r3, #3
 80019c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c6:	f107 0314 	add.w	r3, r7, #20
 80019ca:	4619      	mov	r1, r3
 80019cc:	4809      	ldr	r0, [pc, #36]	; (80019f4 <HAL_ADC_MspInit+0x94>)
 80019ce:	f001 f93b 	bl	8002c48 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2101      	movs	r1, #1
 80019d6:	2012      	movs	r0, #18
 80019d8:	f001 f8f0 	bl	8002bbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80019dc:	2012      	movs	r0, #18
 80019de:	f001 f909 	bl	8002bf4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019e2:	bf00      	nop
 80019e4:	3728      	adds	r7, #40	; 0x28
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40012000 	.word	0x40012000
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000

080019f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	; 0x28
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a19      	ldr	r2, [pc, #100]	; (8001a7c <HAL_I2C_MspInit+0x84>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d12b      	bne.n	8001a72 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <HAL_I2C_MspInit+0x88>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	4a17      	ldr	r2, [pc, #92]	; (8001a80 <HAL_I2C_MspInit+0x88>)
 8001a24:	f043 0302 	orr.w	r3, r3, #2
 8001a28:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <HAL_I2C_MspInit+0x88>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MPU6050_I2C1_SCL_Pin|MPU6050_I2C1_SDA_Pin;
 8001a36:	23c0      	movs	r3, #192	; 0xc0
 8001a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a3a:	2312      	movs	r3, #18
 8001a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a42:	2303      	movs	r3, #3
 8001a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a46:	2304      	movs	r3, #4
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	480c      	ldr	r0, [pc, #48]	; (8001a84 <HAL_I2C_MspInit+0x8c>)
 8001a52:	f001 f8f9 	bl	8002c48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <HAL_I2C_MspInit+0x88>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	4a08      	ldr	r2, [pc, #32]	; (8001a80 <HAL_I2C_MspInit+0x88>)
 8001a60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a64:	6413      	str	r3, [r2, #64]	; 0x40
 8001a66:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_I2C_MspInit+0x88>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a72:	bf00      	nop
 8001a74:	3728      	adds	r7, #40	; 0x28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40005400 	.word	0x40005400
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40020400 	.word	0x40020400

08001a88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a98:	d116      	bne.n	8001ac8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <HAL_TIM_Base_MspInit+0x70>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	4a15      	ldr	r2, [pc, #84]	; (8001af8 <HAL_TIM_Base_MspInit+0x70>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aaa:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <HAL_TIM_Base_MspInit+0x70>)
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2101      	movs	r1, #1
 8001aba:	201c      	movs	r0, #28
 8001abc:	f001 f87e 	bl	8002bbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ac0:	201c      	movs	r0, #28
 8001ac2:	f001 f897 	bl	8002bf4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ac6:	e012      	b.n	8001aee <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0b      	ldr	r2, [pc, #44]	; (8001afc <HAL_TIM_Base_MspInit+0x74>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d10d      	bne.n	8001aee <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_TIM_Base_MspInit+0x70>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <HAL_TIM_Base_MspInit+0x70>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ae2:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <HAL_TIM_Base_MspInit+0x70>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
}
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40000400 	.word	0x40000400

08001b00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08c      	sub	sp, #48	; 0x30
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b08:	f107 031c 	add.w	r3, r7, #28
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a32      	ldr	r2, [pc, #200]	; (8001be8 <HAL_UART_MspInit+0xe8>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d12c      	bne.n	8001b7c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
 8001b26:	4b31      	ldr	r3, [pc, #196]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a30      	ldr	r2, [pc, #192]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b2e      	ldr	r3, [pc, #184]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3a:	61bb      	str	r3, [r7, #24]
 8001b3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	4b2a      	ldr	r3, [pc, #168]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a29      	ldr	r2, [pc, #164]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b27      	ldr	r3, [pc, #156]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_ESP_TX_Pin|USART2_ESP_RX_Pin;
 8001b5a:	230c      	movs	r3, #12
 8001b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b66:	2303      	movs	r3, #3
 8001b68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b6a:	2307      	movs	r3, #7
 8001b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 031c 	add.w	r3, r7, #28
 8001b72:	4619      	mov	r1, r3
 8001b74:	481e      	ldr	r0, [pc, #120]	; (8001bf0 <HAL_UART_MspInit+0xf0>)
 8001b76:	f001 f867 	bl	8002c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b7a:	e031      	b.n	8001be0 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a1c      	ldr	r2, [pc, #112]	; (8001bf4 <HAL_UART_MspInit+0xf4>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d12c      	bne.n	8001be0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	4a17      	ldr	r2, [pc, #92]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b94:	6413      	str	r3, [r2, #64]	; 0x40
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b11      	ldr	r3, [pc, #68]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	4a10      	ldr	r2, [pc, #64]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001bac:	f043 0302 	orr.w	r3, r3, #2
 8001bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_UART_MspInit+0xec>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_DEBUG_TX_Pin|USART3_DEBUG_RX_Pin;
 8001bbe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bd0:	2307      	movs	r3, #7
 8001bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 031c 	add.w	r3, r7, #28
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4807      	ldr	r0, [pc, #28]	; (8001bf8 <HAL_UART_MspInit+0xf8>)
 8001bdc:	f001 f834 	bl	8002c48 <HAL_GPIO_Init>
}
 8001be0:	bf00      	nop
 8001be2:	3730      	adds	r7, #48	; 0x30
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40004400 	.word	0x40004400
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	40020000 	.word	0x40020000
 8001bf4:	40004800 	.word	0x40004800
 8001bf8:	40020400 	.word	0x40020400

08001bfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08c      	sub	sp, #48	; 0x30
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	2019      	movs	r0, #25
 8001c12:	f000 ffd3 	bl	8002bbc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c16:	2019      	movs	r0, #25
 8001c18:	f000 ffec 	bl	8002bf4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	4b1f      	ldr	r3, [pc, #124]	; (8001ca0 <HAL_InitTick+0xa4>)
 8001c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c24:	4a1e      	ldr	r2, [pc, #120]	; (8001ca0 <HAL_InitTick+0xa4>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ca0 <HAL_InitTick+0xa4>)
 8001c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c38:	f107 0210 	add.w	r2, r7, #16
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4611      	mov	r1, r2
 8001c42:	4618      	mov	r0, r3
 8001c44:	f001 ff86 	bl	8003b54 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001c48:	f001 ff70 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c54:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <HAL_InitTick+0xa8>)
 8001c56:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5a:	0c9b      	lsrs	r3, r3, #18
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <HAL_InitTick+0xb0>)
 8001c64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c6c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c72:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c82:	f001 ff99 	bl	8003bb8 <HAL_TIM_Base_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d104      	bne.n	8001c96 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001c8c:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c8e:	f002 f84b 	bl	8003d28 <HAL_TIM_Base_Start_IT>
 8001c92:	4603      	mov	r3, r0
 8001c94:	e000      	b.n	8001c98 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3730      	adds	r7, #48	; 0x30
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	431bde83 	.word	0x431bde83
 8001ca8:	20000470 	.word	0x20000470
 8001cac:	40010000 	.word	0x40010000

08001cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb4:	e7fe      	b.n	8001cb4 <NMI_Handler+0x4>

08001cb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cba:	e7fe      	b.n	8001cba <HardFault_Handler+0x4>

08001cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc0:	e7fe      	b.n	8001cc0 <MemManage_Handler+0x4>

08001cc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc6:	e7fe      	b.n	8001cc6 <BusFault_Handler+0x4>

08001cc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ccc:	e7fe      	b.n	8001ccc <UsageFault_Handler+0x4>

08001cce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	f001 f952 	bl	8002fb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <ADC_IRQHandler+0x10>)
 8001d1a:	f000 facb 	bl	80022b4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000324 	.word	0x20000324

08001d28 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001d2e:	f002 f86b 	bl	8003e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000470 	.word	0x20000470

08001d3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <TIM2_IRQHandler+0x10>)
 8001d42:	f002 f861 	bl	8003e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200003e0 	.word	0x200003e0

08001d50 <RetargetInit>:
/* Functions */


UART_HandleTypeDef* gHuart;

void  RetargetInit(UART_HandleTypeDef *huart){
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	gHuart=huart;
 8001d58:	4a07      	ldr	r2, [pc, #28]	; (8001d78 <RetargetInit+0x28>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6013      	str	r3, [r2, #0]

	/* Disabilito il buffer I/O per lo STDOUT per
	  far visualizzare immediatamente i caratteri
	  sul terminale*/
	setvbuf(stdout, NULL, _IONBF, 0);
 8001d5e:	4b07      	ldr	r3, [pc, #28]	; (8001d7c <RetargetInit+0x2c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	6898      	ldr	r0, [r3, #8]
 8001d64:	2300      	movs	r3, #0
 8001d66:	2202      	movs	r2, #2
 8001d68:	2100      	movs	r1, #0
 8001d6a:	f003 fc4f 	bl	800560c <setvbuf>
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	200004b8 	.word	0x200004b8
 8001d7c:	2000000c 	.word	0x2000000c

08001d80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
	return 1;
 8001d84:	2301      	movs	r3, #1
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <_kill>:

int _kill(int pid, int sig)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d9a:	f002 ff0d 	bl	8004bb8 <__errno>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2216      	movs	r2, #22
 8001da2:	601a      	str	r2, [r3, #0]
	return -1;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <_exit>:

void _exit (int status)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001db8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff ffe7 	bl	8001d90 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001dc2:	e7fe      	b.n	8001dc2 <_exit+0x12>

08001dc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	e00a      	b.n	8001dec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001dd6:	f3af 8000 	nop.w
 8001dda:	4601      	mov	r1, r0
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	60ba      	str	r2, [r7, #8]
 8001de2:	b2ca      	uxtb	r2, r1
 8001de4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	3301      	adds	r3, #1
 8001dea:	617b      	str	r3, [r7, #20]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	dbf0      	blt.n	8001dd6 <_read+0x12>
	}

return len;
 8001df4:	687b      	ldr	r3, [r7, #4]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <_write>:
	}
	return len;
}*/

//Ridefinisco la funzione _write per far stampare i caratteri tramite l'interfaccia UART
__attribute__((weak)) int _write(int fd, char *ptr, int len){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

		if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d002      	beq.n	8001e18 <_write+0x18>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d111      	bne.n	8001e3c <_write+0x3c>
			hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <_write+0x54>)
 8001e1a:	6818      	ldr	r0, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	f04f 33ff 	mov.w	r3, #4294967295
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	f002 fbfe 	bl	8004626 <HAL_UART_Transmit>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	75fb      	strb	r3, [r7, #23]
			if (hstatus == HAL_OK)
 8001e2e:	7dfb      	ldrb	r3, [r7, #23]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d101      	bne.n	8001e38 <_write+0x38>
				return len;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	e008      	b.n	8001e4a <_write+0x4a>
			else
				return EIO;
 8001e38:	2305      	movs	r3, #5
 8001e3a:	e006      	b.n	8001e4a <_write+0x4a>
		}
		errno = EBADF;
 8001e3c:	f002 febc 	bl	8004bb8 <__errno>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2209      	movs	r2, #9
 8001e44:	601a      	str	r2, [r3, #0]
		return -1;
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200004b8 	.word	0x200004b8

08001e58 <_close>:


int _close(int file)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	return -1;
 8001e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e80:	605a      	str	r2, [r3, #4]
	return 0;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <_isatty>:

int _isatty(int file)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	return 1;
 8001e98:	2301      	movs	r3, #1
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	60f8      	str	r0, [r7, #12]
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	607a      	str	r2, [r7, #4]
	return 0;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <_sbrk+0x5c>)
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <_sbrk+0x60>)
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed4:	4b13      	ldr	r3, [pc, #76]	; (8001f24 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d102      	bne.n	8001ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001edc:	4b11      	ldr	r3, [pc, #68]	; (8001f24 <_sbrk+0x64>)
 8001ede:	4a12      	ldr	r2, [pc, #72]	; (8001f28 <_sbrk+0x68>)
 8001ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ee2:	4b10      	ldr	r3, [pc, #64]	; (8001f24 <_sbrk+0x64>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d207      	bcs.n	8001f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef0:	f002 fe62 	bl	8004bb8 <__errno>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	e009      	b.n	8001f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f00:	4b08      	ldr	r3, [pc, #32]	; (8001f24 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <_sbrk+0x64>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4a05      	ldr	r2, [pc, #20]	; (8001f24 <_sbrk+0x64>)
 8001f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3718      	adds	r7, #24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20020000 	.word	0x20020000
 8001f20:	00000400 	.word	0x00000400
 8001f24:	200001fc 	.word	0x200001fc
 8001f28:	200004d0 	.word	0x200004d0

08001f2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f30:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <SystemInit+0x20>)
 8001f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f36:	4a05      	ldr	r2, [pc, #20]	; (8001f4c <SystemInit+0x20>)
 8001f38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <Reset_Handler>:
 8001f50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f88 <LoopFillZerobss+0x12>
 8001f54:	480d      	ldr	r0, [pc, #52]	; (8001f8c <LoopFillZerobss+0x16>)
 8001f56:	490e      	ldr	r1, [pc, #56]	; (8001f90 <LoopFillZerobss+0x1a>)
 8001f58:	4a0e      	ldr	r2, [pc, #56]	; (8001f94 <LoopFillZerobss+0x1e>)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e002      	b.n	8001f64 <LoopCopyDataInit>

08001f5e <CopyDataInit>:
 8001f5e:	58d4      	ldr	r4, [r2, r3]
 8001f60:	50c4      	str	r4, [r0, r3]
 8001f62:	3304      	adds	r3, #4

08001f64 <LoopCopyDataInit>:
 8001f64:	18c4      	adds	r4, r0, r3
 8001f66:	428c      	cmp	r4, r1
 8001f68:	d3f9      	bcc.n	8001f5e <CopyDataInit>
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	; (8001f98 <LoopFillZerobss+0x22>)
 8001f6c:	4c0b      	ldr	r4, [pc, #44]	; (8001f9c <LoopFillZerobss+0x26>)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e001      	b.n	8001f76 <LoopFillZerobss>

08001f72 <FillZerobss>:
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	3204      	adds	r2, #4

08001f76 <LoopFillZerobss>:
 8001f76:	42a2      	cmp	r2, r4
 8001f78:	d3fb      	bcc.n	8001f72 <FillZerobss>
 8001f7a:	f7ff ffd7 	bl	8001f2c <SystemInit>
 8001f7e:	f002 fe21 	bl	8004bc4 <__libc_init_array>
 8001f82:	f7ff f8a7 	bl	80010d4 <main>
 8001f86:	4770      	bx	lr
 8001f88:	20020000 	.word	0x20020000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	200001dc 	.word	0x200001dc
 8001f94:	08008144 	.word	0x08008144
 8001f98:	200001dc 	.word	0x200001dc
 8001f9c:	200004d0 	.word	0x200004d0

08001fa0 <CAN1_RX0_IRQHandler>:
 8001fa0:	e7fe      	b.n	8001fa0 <CAN1_RX0_IRQHandler>
	...

08001fa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <HAL_Init+0x40>)
 8001fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_Init+0x40>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <HAL_Init+0x40>)
 8001fba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc0:	4b08      	ldr	r3, [pc, #32]	; (8001fe4 <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a07      	ldr	r2, [pc, #28]	; (8001fe4 <HAL_Init+0x40>)
 8001fc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fcc:	2003      	movs	r0, #3
 8001fce:	f000 fdea 	bl	8002ba6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7ff fe12 	bl	8001bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd8:	f7ff fc9a 	bl	8001910 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023c00 	.word	0x40023c00

08001fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_IncTick+0x20>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4b06      	ldr	r3, [pc, #24]	; (800200c <HAL_IncTick+0x24>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4a04      	ldr	r2, [pc, #16]	; (800200c <HAL_IncTick+0x24>)
 8001ffa:	6013      	str	r3, [r2, #0]
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000008 	.word	0x20000008
 800200c:	200004bc 	.word	0x200004bc

08002010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  return uwTick;
 8002014:	4b03      	ldr	r3, [pc, #12]	; (8002024 <HAL_GetTick+0x14>)
 8002016:	681b      	ldr	r3, [r3, #0]
}
 8002018:	4618      	mov	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	200004bc 	.word	0x200004bc

08002028 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002030:	f7ff ffee 	bl	8002010 <HAL_GetTick>
 8002034:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002040:	d005      	beq.n	800204e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002042:	4b0a      	ldr	r3, [pc, #40]	; (800206c <HAL_Delay+0x44>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4413      	add	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800204e:	bf00      	nop
 8002050:	f7ff ffde 	bl	8002010 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	429a      	cmp	r2, r3
 800205e:	d8f7      	bhi.n	8002050 <HAL_Delay+0x28>
  {
  }
}
 8002060:	bf00      	nop
 8002062:	bf00      	nop
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000008 	.word	0x20000008

08002070 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e033      	b.n	80020ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	2b00      	cmp	r3, #0
 800208c:	d109      	bne.n	80020a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff fc66 	bl	8001960 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d118      	bne.n	80020e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020b6:	f023 0302 	bic.w	r3, r3, #2
 80020ba:	f043 0202 	orr.w	r2, r3, #2
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 fb7a 	bl	80027bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f023 0303 	bic.w	r3, r3, #3
 80020d6:	f043 0201 	orr.w	r2, r3, #1
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	641a      	str	r2, [r3, #64]	; 0x40
 80020de:	e001      	b.n	80020e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002100:	2300      	movs	r3, #0
 8002102:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800210a:	2b01      	cmp	r3, #1
 800210c:	d101      	bne.n	8002112 <HAL_ADC_Start_IT+0x1a>
 800210e:	2302      	movs	r3, #2
 8002110:	e0bd      	b.n	800228e <HAL_ADC_Start_IT+0x196>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	d018      	beq.n	800215a <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0201 	orr.w	r2, r2, #1
 8002136:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002138:	4b58      	ldr	r3, [pc, #352]	; (800229c <HAL_ADC_Start_IT+0x1a4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a58      	ldr	r2, [pc, #352]	; (80022a0 <HAL_ADC_Start_IT+0x1a8>)
 800213e:	fba2 2303 	umull	r2, r3, r2, r3
 8002142:	0c9a      	lsrs	r2, r3, #18
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800214c:	e002      	b.n	8002154 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	3b01      	subs	r3, #1
 8002152:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f9      	bne.n	800214e <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b01      	cmp	r3, #1
 8002166:	f040 8085 	bne.w	8002274 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002172:	f023 0301 	bic.w	r3, r3, #1
 8002176:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d007      	beq.n	800219c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002194:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021a8:	d106      	bne.n	80021b8 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ae:	f023 0206 	bic.w	r2, r3, #6
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	645a      	str	r2, [r3, #68]	; 0x44
 80021b6:	e002      	b.n	80021be <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c6:	4b37      	ldr	r3, [pc, #220]	; (80022a4 <HAL_ADC_Start_IT+0x1ac>)
 80021c8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80021d2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80021e2:	f043 0320 	orr.w	r3, r3, #32
 80021e6:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 031f 	and.w	r3, r3, #31
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d12a      	bne.n	800224a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a2b      	ldr	r2, [pc, #172]	; (80022a8 <HAL_ADC_Start_IT+0x1b0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d015      	beq.n	800222a <HAL_ADC_Start_IT+0x132>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a2a      	ldr	r2, [pc, #168]	; (80022ac <HAL_ADC_Start_IT+0x1b4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d105      	bne.n	8002214 <HAL_ADC_Start_IT+0x11c>
 8002208:	4b26      	ldr	r3, [pc, #152]	; (80022a4 <HAL_ADC_Start_IT+0x1ac>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 031f 	and.w	r3, r3, #31
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00a      	beq.n	800222a <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a25      	ldr	r2, [pc, #148]	; (80022b0 <HAL_ADC_Start_IT+0x1b8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d136      	bne.n	800228c <HAL_ADC_Start_IT+0x194>
 800221e:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <HAL_ADC_Start_IT+0x1ac>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0310 	and.w	r3, r3, #16
 8002226:	2b00      	cmp	r3, #0
 8002228:	d130      	bne.n	800228c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d129      	bne.n	800228c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689a      	ldr	r2, [r3, #8]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	e020      	b.n	800228c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a16      	ldr	r2, [pc, #88]	; (80022a8 <HAL_ADC_Start_IT+0x1b0>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d11b      	bne.n	800228c <HAL_ADC_Start_IT+0x194>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d114      	bne.n	800228c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002270:	609a      	str	r2, [r3, #8]
 8002272:	e00b      	b.n	800228c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002278:	f043 0210 	orr.w	r2, r3, #16
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002284:	f043 0201 	orr.w	r2, r3, #1
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	20000000 	.word	0x20000000
 80022a0:	431bde83 	.word	0x431bde83
 80022a4:	40012300 	.word	0x40012300
 80022a8:	40012000 	.word	0x40012000
 80022ac:	40012100 	.word	0x40012100
 80022b0:	40012200 	.word	0x40012200

080022b4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	bf0c      	ite	eq
 80022d2:	2301      	moveq	r3, #1
 80022d4:	2300      	movne	r3, #0
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0320 	and.w	r3, r3, #32
 80022e4:	2b20      	cmp	r3, #32
 80022e6:	bf0c      	ite	eq
 80022e8:	2301      	moveq	r3, #1
 80022ea:	2300      	movne	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d049      	beq.n	800238a <HAL_ADC_IRQHandler+0xd6>
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d046      	beq.n	800238a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	2b00      	cmp	r3, #0
 8002306:	d105      	bne.n	8002314 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d12b      	bne.n	800237a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002326:	2b00      	cmp	r3, #0
 8002328:	d127      	bne.n	800237a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002342:	2b00      	cmp	r3, #0
 8002344:	d119      	bne.n	800237a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 0220 	bic.w	r2, r2, #32
 8002354:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d105      	bne.n	800237a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f043 0201 	orr.w	r2, r3, #1
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7ff f9e8 	bl	8001750 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0212 	mvn.w	r2, #18
 8002388:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b04      	cmp	r3, #4
 8002396:	bf0c      	ite	eq
 8002398:	2301      	moveq	r3, #1
 800239a:	2300      	movne	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023aa:	2b80      	cmp	r3, #128	; 0x80
 80023ac:	bf0c      	ite	eq
 80023ae:	2301      	moveq	r3, #1
 80023b0:	2300      	movne	r3, #0
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d057      	beq.n	800246c <HAL_ADC_IRQHandler+0x1b8>
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d054      	beq.n	800246c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	f003 0310 	and.w	r3, r3, #16
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d105      	bne.n	80023da <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d139      	bne.n	800245c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ee:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d006      	beq.n	8002404 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002400:	2b00      	cmp	r3, #0
 8002402:	d12b      	bne.n	800245c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800240e:	2b00      	cmp	r3, #0
 8002410:	d124      	bne.n	800245c <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800241c:	2b00      	cmp	r3, #0
 800241e:	d11d      	bne.n	800245c <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002424:	2b00      	cmp	r3, #0
 8002426:	d119      	bne.n	800245c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002436:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244c:	2b00      	cmp	r3, #0
 800244e:	d105      	bne.n	800245c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 faa9 	bl	80029b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f06f 020c 	mvn.w	r2, #12
 800246a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	2b01      	cmp	r3, #1
 8002478:	bf0c      	ite	eq
 800247a:	2301      	moveq	r3, #1
 800247c:	2300      	movne	r3, #0
 800247e:	b2db      	uxtb	r3, r3
 8002480:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248c:	2b40      	cmp	r3, #64	; 0x40
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d017      	beq.n	80024ce <HAL_ADC_IRQHandler+0x21a>
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d014      	beq.n	80024ce <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d10d      	bne.n	80024ce <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f846 	bl	8002550 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0201 	mvn.w	r2, #1
 80024cc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0320 	and.w	r3, r3, #32
 80024d8:	2b20      	cmp	r3, #32
 80024da:	bf0c      	ite	eq
 80024dc:	2301      	moveq	r3, #1
 80024de:	2300      	movne	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024f2:	bf0c      	ite	eq
 80024f4:	2301      	moveq	r3, #1
 80024f6:	2300      	movne	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d015      	beq.n	800252e <HAL_ADC_IRQHandler+0x27a>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d012      	beq.n	800252e <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250c:	f043 0202 	orr.w	r2, r3, #2
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f06f 0220 	mvn.w	r2, #32
 800251c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f820 	bl	8002564 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f06f 0220 	mvn.w	r2, #32
 800252c:	601a      	str	r2, [r3, #0]
  }
}
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800258c:	2b01      	cmp	r3, #1
 800258e:	d101      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x1c>
 8002590:	2302      	movs	r3, #2
 8002592:	e105      	b.n	80027a0 <HAL_ADC_ConfigChannel+0x228>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b09      	cmp	r3, #9
 80025a2:	d925      	bls.n	80025f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68d9      	ldr	r1, [r3, #12]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	4613      	mov	r3, r2
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	4413      	add	r3, r2
 80025b8:	3b1e      	subs	r3, #30
 80025ba:	2207      	movs	r2, #7
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	43da      	mvns	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	400a      	ands	r2, r1
 80025c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68d9      	ldr	r1, [r3, #12]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	4618      	mov	r0, r3
 80025dc:	4603      	mov	r3, r0
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4403      	add	r3, r0
 80025e2:	3b1e      	subs	r3, #30
 80025e4:	409a      	lsls	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	e022      	b.n	8002636 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6919      	ldr	r1, [r3, #16]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	461a      	mov	r2, r3
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	2207      	movs	r2, #7
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43da      	mvns	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	400a      	ands	r2, r1
 8002612:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6919      	ldr	r1, [r3, #16]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	b29b      	uxth	r3, r3
 8002624:	4618      	mov	r0, r3
 8002626:	4603      	mov	r3, r0
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	4403      	add	r3, r0
 800262c:	409a      	lsls	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b06      	cmp	r3, #6
 800263c:	d824      	bhi.n	8002688 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	3b05      	subs	r3, #5
 8002650:	221f      	movs	r2, #31
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43da      	mvns	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	400a      	ands	r2, r1
 800265e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	4618      	mov	r0, r3
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	3b05      	subs	r3, #5
 800267a:	fa00 f203 	lsl.w	r2, r0, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	635a      	str	r2, [r3, #52]	; 0x34
 8002686:	e04c      	b.n	8002722 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b0c      	cmp	r3, #12
 800268e:	d824      	bhi.n	80026da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	3b23      	subs	r3, #35	; 0x23
 80026a2:	221f      	movs	r2, #31
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43da      	mvns	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	400a      	ands	r2, r1
 80026b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	b29b      	uxth	r3, r3
 80026be:	4618      	mov	r0, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	4413      	add	r3, r2
 80026ca:	3b23      	subs	r3, #35	; 0x23
 80026cc:	fa00 f203 	lsl.w	r2, r0, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	631a      	str	r2, [r3, #48]	; 0x30
 80026d8:	e023      	b.n	8002722 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	3b41      	subs	r3, #65	; 0x41
 80026ec:	221f      	movs	r2, #31
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43da      	mvns	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	400a      	ands	r2, r1
 80026fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	b29b      	uxth	r3, r3
 8002708:	4618      	mov	r0, r3
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	4613      	mov	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	3b41      	subs	r3, #65	; 0x41
 8002716:	fa00 f203 	lsl.w	r2, r0, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002722:	4b22      	ldr	r3, [pc, #136]	; (80027ac <HAL_ADC_ConfigChannel+0x234>)
 8002724:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a21      	ldr	r2, [pc, #132]	; (80027b0 <HAL_ADC_ConfigChannel+0x238>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d109      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1cc>
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b12      	cmp	r3, #18
 8002736:	d105      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a19      	ldr	r2, [pc, #100]	; (80027b0 <HAL_ADC_ConfigChannel+0x238>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d123      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x21e>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b10      	cmp	r3, #16
 8002754:	d003      	beq.n	800275e <HAL_ADC_ConfigChannel+0x1e6>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b11      	cmp	r3, #17
 800275c:	d11b      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b10      	cmp	r3, #16
 8002770:	d111      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002772:	4b10      	ldr	r3, [pc, #64]	; (80027b4 <HAL_ADC_ConfigChannel+0x23c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a10      	ldr	r2, [pc, #64]	; (80027b8 <HAL_ADC_ConfigChannel+0x240>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	0c9a      	lsrs	r2, r3, #18
 800277e:	4613      	mov	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002788:	e002      	b.n	8002790 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	3b01      	subs	r3, #1
 800278e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f9      	bne.n	800278a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	40012300 	.word	0x40012300
 80027b0:	40012000 	.word	0x40012000
 80027b4:	20000000 	.word	0x20000000
 80027b8:	431bde83 	.word	0x431bde83

080027bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027c4:	4b79      	ldr	r3, [pc, #484]	; (80029ac <ADC_Init+0x1f0>)
 80027c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	431a      	orrs	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6859      	ldr	r1, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	021a      	lsls	r2, r3, #8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002814:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6859      	ldr	r1, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6899      	ldr	r1, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284e:	4a58      	ldr	r2, [pc, #352]	; (80029b0 <ADC_Init+0x1f4>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d022      	beq.n	800289a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002862:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6899      	ldr	r1, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002884:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6899      	ldr	r1, [r3, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]
 8002898:	e00f      	b.n	80028ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0202 	bic.w	r2, r2, #2
 80028c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6899      	ldr	r1, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	7e1b      	ldrb	r3, [r3, #24]
 80028d4:	005a      	lsls	r2, r3, #1
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	430a      	orrs	r2, r1
 80028dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d01b      	beq.n	8002920 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002906:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6859      	ldr	r1, [r3, #4]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	3b01      	subs	r3, #1
 8002914:	035a      	lsls	r2, r3, #13
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	e007      	b.n	8002930 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800292e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800293e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	3b01      	subs	r3, #1
 800294c:	051a      	lsls	r2, r3, #20
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002964:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6899      	ldr	r1, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002972:	025a      	lsls	r2, r3, #9
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800298a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6899      	ldr	r1, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	029a      	lsls	r2, r3, #10
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	609a      	str	r2, [r3, #8]
}
 80029a0:	bf00      	nop
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	40012300 	.word	0x40012300
 80029b0:	0f000001 	.word	0x0f000001

080029b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fa:	4a04      	ldr	r2, [pc, #16]	; (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	60d3      	str	r3, [r2, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a14:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <__NVIC_GetPriorityGrouping+0x18>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 0307 	and.w	r3, r3, #7
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	db0b      	blt.n	8002a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	4907      	ldr	r1, [pc, #28]	; (8002a64 <__NVIC_EnableIRQ+0x38>)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	e000e100 	.word	0xe000e100

08002a68 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db12      	blt.n	8002aa0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	490a      	ldr	r1, [pc, #40]	; (8002aac <__NVIC_DisableIRQ+0x44>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	3320      	adds	r3, #32
 8002a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a94:	f3bf 8f4f 	dsb	sy
}
 8002a98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a9a:	f3bf 8f6f 	isb	sy
}
 8002a9e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000e100 	.word	0xe000e100

08002ab0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	db0c      	blt.n	8002adc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	f003 021f 	and.w	r2, r3, #31
 8002ac8:	4907      	ldr	r1, [pc, #28]	; (8002ae8 <__NVIC_ClearPendingIRQ+0x38>)
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	095b      	lsrs	r3, r3, #5
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ad6:	3360      	adds	r3, #96	; 0x60
 8002ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	e000e100 	.word	0xe000e100

08002aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	6039      	str	r1, [r7, #0]
 8002af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db0a      	blt.n	8002b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	490c      	ldr	r1, [pc, #48]	; (8002b38 <__NVIC_SetPriority+0x4c>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	0112      	lsls	r2, r2, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b14:	e00a      	b.n	8002b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4908      	ldr	r1, [pc, #32]	; (8002b3c <__NVIC_SetPriority+0x50>)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	3b04      	subs	r3, #4
 8002b24:	0112      	lsls	r2, r2, #4
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	440b      	add	r3, r1
 8002b2a:	761a      	strb	r2, [r3, #24]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000e100 	.word	0xe000e100
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b089      	sub	sp, #36	; 0x24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f1c3 0307 	rsb	r3, r3, #7
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	bf28      	it	cs
 8002b5e:	2304      	movcs	r3, #4
 8002b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3304      	adds	r3, #4
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d902      	bls.n	8002b70 <NVIC_EncodePriority+0x30>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	3b03      	subs	r3, #3
 8002b6e:	e000      	b.n	8002b72 <NVIC_EncodePriority+0x32>
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	f04f 32ff 	mov.w	r2, #4294967295
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	401a      	ands	r2, r3
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b88:	f04f 31ff 	mov.w	r1, #4294967295
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	43d9      	mvns	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	4313      	orrs	r3, r2
         );
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3724      	adds	r7, #36	; 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7ff ff0a 	bl	80029c8 <__NVIC_SetPriorityGrouping>
}
 8002bb4:	bf00      	nop
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
 8002bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bce:	f7ff ff1f 	bl	8002a10 <__NVIC_GetPriorityGrouping>
 8002bd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	68b9      	ldr	r1, [r7, #8]
 8002bd8:	6978      	ldr	r0, [r7, #20]
 8002bda:	f7ff ffb1 	bl	8002b40 <NVIC_EncodePriority>
 8002bde:	4602      	mov	r2, r0
 8002be0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002be4:	4611      	mov	r1, r2
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff ff80 	bl	8002aec <__NVIC_SetPriority>
}
 8002bec:	bf00      	nop
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff ff12 	bl	8002a2c <__NVIC_EnableIRQ>
}
 8002c08:	bf00      	nop
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff ff22 	bl	8002a68 <__NVIC_DisableIRQ>
}
 8002c24:	bf00      	nop
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff ff38 	bl	8002ab0 <__NVIC_ClearPendingIRQ>
}
 8002c40:	bf00      	nop
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b089      	sub	sp, #36	; 0x24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
 8002c62:	e16b      	b.n	8002f3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c64:	2201      	movs	r2, #1
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	f040 815a 	bne.w	8002f36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d005      	beq.n	8002c9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d130      	bne.n	8002cfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	68da      	ldr	r2, [r3, #12]
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	091b      	lsrs	r3, r3, #4
 8002ce6:	f003 0201 	and.w	r2, r3, #1
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 0303 	and.w	r3, r3, #3
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d017      	beq.n	8002d38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	2203      	movs	r2, #3
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f003 0303 	and.w	r3, r3, #3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d123      	bne.n	8002d8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	08da      	lsrs	r2, r3, #3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3208      	adds	r2, #8
 8002d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	220f      	movs	r2, #15
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	08da      	lsrs	r2, r3, #3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3208      	adds	r2, #8
 8002d86:	69b9      	ldr	r1, [r7, #24]
 8002d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	2203      	movs	r2, #3
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 0203 	and.w	r2, r3, #3
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80b4 	beq.w	8002f36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	4b60      	ldr	r3, [pc, #384]	; (8002f54 <HAL_GPIO_Init+0x30c>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	4a5f      	ldr	r2, [pc, #380]	; (8002f54 <HAL_GPIO_Init+0x30c>)
 8002dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dde:	4b5d      	ldr	r3, [pc, #372]	; (8002f54 <HAL_GPIO_Init+0x30c>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dea:	4a5b      	ldr	r2, [pc, #364]	; (8002f58 <HAL_GPIO_Init+0x310>)
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	089b      	lsrs	r3, r3, #2
 8002df0:	3302      	adds	r3, #2
 8002df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	220f      	movs	r2, #15
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a52      	ldr	r2, [pc, #328]	; (8002f5c <HAL_GPIO_Init+0x314>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d02b      	beq.n	8002e6e <HAL_GPIO_Init+0x226>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a51      	ldr	r2, [pc, #324]	; (8002f60 <HAL_GPIO_Init+0x318>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d025      	beq.n	8002e6a <HAL_GPIO_Init+0x222>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a50      	ldr	r2, [pc, #320]	; (8002f64 <HAL_GPIO_Init+0x31c>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d01f      	beq.n	8002e66 <HAL_GPIO_Init+0x21e>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a4f      	ldr	r2, [pc, #316]	; (8002f68 <HAL_GPIO_Init+0x320>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d019      	beq.n	8002e62 <HAL_GPIO_Init+0x21a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a4e      	ldr	r2, [pc, #312]	; (8002f6c <HAL_GPIO_Init+0x324>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_GPIO_Init+0x216>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a4d      	ldr	r2, [pc, #308]	; (8002f70 <HAL_GPIO_Init+0x328>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d00d      	beq.n	8002e5a <HAL_GPIO_Init+0x212>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a4c      	ldr	r2, [pc, #304]	; (8002f74 <HAL_GPIO_Init+0x32c>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d007      	beq.n	8002e56 <HAL_GPIO_Init+0x20e>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a4b      	ldr	r2, [pc, #300]	; (8002f78 <HAL_GPIO_Init+0x330>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d101      	bne.n	8002e52 <HAL_GPIO_Init+0x20a>
 8002e4e:	2307      	movs	r3, #7
 8002e50:	e00e      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e52:	2308      	movs	r3, #8
 8002e54:	e00c      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e56:	2306      	movs	r3, #6
 8002e58:	e00a      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e5a:	2305      	movs	r3, #5
 8002e5c:	e008      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e5e:	2304      	movs	r3, #4
 8002e60:	e006      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e62:	2303      	movs	r3, #3
 8002e64:	e004      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e66:	2302      	movs	r3, #2
 8002e68:	e002      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e000      	b.n	8002e70 <HAL_GPIO_Init+0x228>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	69fa      	ldr	r2, [r7, #28]
 8002e72:	f002 0203 	and.w	r2, r2, #3
 8002e76:	0092      	lsls	r2, r2, #2
 8002e78:	4093      	lsls	r3, r2
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e80:	4935      	ldr	r1, [pc, #212]	; (8002f58 <HAL_GPIO_Init+0x310>)
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	089b      	lsrs	r3, r3, #2
 8002e86:	3302      	adds	r3, #2
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e8e:	4b3b      	ldr	r3, [pc, #236]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	43db      	mvns	r3, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eb2:	4a32      	ldr	r2, [pc, #200]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002eb8:	4b30      	ldr	r3, [pc, #192]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002edc:	4a27      	ldr	r2, [pc, #156]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ee2:	4b26      	ldr	r3, [pc, #152]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	43db      	mvns	r3, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f06:	4a1d      	ldr	r2, [pc, #116]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f0c:	4b1b      	ldr	r3, [pc, #108]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f30:	4a12      	ldr	r2, [pc, #72]	; (8002f7c <HAL_GPIO_Init+0x334>)
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	61fb      	str	r3, [r7, #28]
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	2b0f      	cmp	r3, #15
 8002f40:	f67f ae90 	bls.w	8002c64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f44:	bf00      	nop
 8002f46:	bf00      	nop
 8002f48:	3724      	adds	r7, #36	; 0x24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	40023800 	.word	0x40023800
 8002f58:	40013800 	.word	0x40013800
 8002f5c:	40020000 	.word	0x40020000
 8002f60:	40020400 	.word	0x40020400
 8002f64:	40020800 	.word	0x40020800
 8002f68:	40020c00 	.word	0x40020c00
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40021400 	.word	0x40021400
 8002f74:	40021800 	.word	0x40021800
 8002f78:	40021c00 	.word	0x40021c00
 8002f7c:	40013c00 	.word	0x40013c00

08002f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	807b      	strh	r3, [r7, #2]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f90:	787b      	ldrb	r3, [r7, #1]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d003      	beq.n	8002f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f96:	887a      	ldrh	r2, [r7, #2]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f9c:	e003      	b.n	8002fa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f9e:	887b      	ldrh	r3, [r7, #2]
 8002fa0:	041a      	lsls	r2, r3, #16
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	619a      	str	r2, [r3, #24]
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
	...

08002fb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002fbe:	4b08      	ldr	r3, [pc, #32]	; (8002fe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fc0:	695a      	ldr	r2, [r3, #20]
 8002fc2:	88fb      	ldrh	r3, [r7, #6]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d006      	beq.n	8002fd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002fca:	4a05      	ldr	r2, [pc, #20]	; (8002fe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fcc:	88fb      	ldrh	r3, [r7, #6]
 8002fce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002fd0:	88fb      	ldrh	r3, [r7, #6]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe fb08 	bl	80015e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002fd8:	bf00      	nop
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40013c00 	.word	0x40013c00

08002fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e12b      	b.n	800324e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d106      	bne.n	8003010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7fe fcf4 	bl	80019f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2224      	movs	r2, #36	; 0x24
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0201 	bic.w	r2, r2, #1
 8003026:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003036:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003046:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003048:	f000 fd5c 	bl	8003b04 <HAL_RCC_GetPCLK1Freq>
 800304c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	4a81      	ldr	r2, [pc, #516]	; (8003258 <HAL_I2C_Init+0x274>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d807      	bhi.n	8003068 <HAL_I2C_Init+0x84>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	4a80      	ldr	r2, [pc, #512]	; (800325c <HAL_I2C_Init+0x278>)
 800305c:	4293      	cmp	r3, r2
 800305e:	bf94      	ite	ls
 8003060:	2301      	movls	r3, #1
 8003062:	2300      	movhi	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	e006      	b.n	8003076 <HAL_I2C_Init+0x92>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4a7d      	ldr	r2, [pc, #500]	; (8003260 <HAL_I2C_Init+0x27c>)
 800306c:	4293      	cmp	r3, r2
 800306e:	bf94      	ite	ls
 8003070:	2301      	movls	r3, #1
 8003072:	2300      	movhi	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e0e7      	b.n	800324e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4a78      	ldr	r2, [pc, #480]	; (8003264 <HAL_I2C_Init+0x280>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	0c9b      	lsrs	r3, r3, #18
 8003088:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	430a      	orrs	r2, r1
 800309c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	4a6a      	ldr	r2, [pc, #424]	; (8003258 <HAL_I2C_Init+0x274>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d802      	bhi.n	80030b8 <HAL_I2C_Init+0xd4>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	3301      	adds	r3, #1
 80030b6:	e009      	b.n	80030cc <HAL_I2C_Init+0xe8>
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80030be:	fb02 f303 	mul.w	r3, r2, r3
 80030c2:	4a69      	ldr	r2, [pc, #420]	; (8003268 <HAL_I2C_Init+0x284>)
 80030c4:	fba2 2303 	umull	r2, r3, r2, r3
 80030c8:	099b      	lsrs	r3, r3, #6
 80030ca:	3301      	adds	r3, #1
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	430b      	orrs	r3, r1
 80030d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	69db      	ldr	r3, [r3, #28]
 80030da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	495c      	ldr	r1, [pc, #368]	; (8003258 <HAL_I2C_Init+0x274>)
 80030e8:	428b      	cmp	r3, r1
 80030ea:	d819      	bhi.n	8003120 <HAL_I2C_Init+0x13c>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1e59      	subs	r1, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80030fa:	1c59      	adds	r1, r3, #1
 80030fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003100:	400b      	ands	r3, r1
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00a      	beq.n	800311c <HAL_I2C_Init+0x138>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1e59      	subs	r1, r3, #1
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	fbb1 f3f3 	udiv	r3, r1, r3
 8003114:	3301      	adds	r3, #1
 8003116:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800311a:	e051      	b.n	80031c0 <HAL_I2C_Init+0x1dc>
 800311c:	2304      	movs	r3, #4
 800311e:	e04f      	b.n	80031c0 <HAL_I2C_Init+0x1dc>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d111      	bne.n	800314c <HAL_I2C_Init+0x168>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	1e58      	subs	r0, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6859      	ldr	r1, [r3, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	440b      	add	r3, r1
 8003136:	fbb0 f3f3 	udiv	r3, r0, r3
 800313a:	3301      	adds	r3, #1
 800313c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003140:	2b00      	cmp	r3, #0
 8003142:	bf0c      	ite	eq
 8003144:	2301      	moveq	r3, #1
 8003146:	2300      	movne	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	e012      	b.n	8003172 <HAL_I2C_Init+0x18e>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	1e58      	subs	r0, r3, #1
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	0099      	lsls	r1, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003162:	3301      	adds	r3, #1
 8003164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003168:	2b00      	cmp	r3, #0
 800316a:	bf0c      	ite	eq
 800316c:	2301      	moveq	r3, #1
 800316e:	2300      	movne	r3, #0
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <HAL_I2C_Init+0x196>
 8003176:	2301      	movs	r3, #1
 8003178:	e022      	b.n	80031c0 <HAL_I2C_Init+0x1dc>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10e      	bne.n	80031a0 <HAL_I2C_Init+0x1bc>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	1e58      	subs	r0, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6859      	ldr	r1, [r3, #4]
 800318a:	460b      	mov	r3, r1
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	440b      	add	r3, r1
 8003190:	fbb0 f3f3 	udiv	r3, r0, r3
 8003194:	3301      	adds	r3, #1
 8003196:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800319a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800319e:	e00f      	b.n	80031c0 <HAL_I2C_Init+0x1dc>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	1e58      	subs	r0, r3, #1
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6859      	ldr	r1, [r3, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	440b      	add	r3, r1
 80031ae:	0099      	lsls	r1, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b6:	3301      	adds	r3, #1
 80031b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	6809      	ldr	r1, [r1, #0]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69da      	ldr	r2, [r3, #28]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6911      	ldr	r1, [r2, #16]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	68d2      	ldr	r2, [r2, #12]
 80031fa:	4311      	orrs	r1, r2
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	430b      	orrs	r3, r1
 8003202:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695a      	ldr	r2, [r3, #20]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	431a      	orrs	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0201 	orr.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2220      	movs	r2, #32
 800323a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	000186a0 	.word	0x000186a0
 800325c:	001e847f 	.word	0x001e847f
 8003260:	003d08ff 	.word	0x003d08ff
 8003264:	431bde83 	.word	0x431bde83
 8003268:	10624dd3 	.word	0x10624dd3

0800326c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e264      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b00      	cmp	r3, #0
 8003288:	d075      	beq.n	8003376 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800328a:	4ba3      	ldr	r3, [pc, #652]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 030c 	and.w	r3, r3, #12
 8003292:	2b04      	cmp	r3, #4
 8003294:	d00c      	beq.n	80032b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003296:	4ba0      	ldr	r3, [pc, #640]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800329e:	2b08      	cmp	r3, #8
 80032a0:	d112      	bne.n	80032c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032a2:	4b9d      	ldr	r3, [pc, #628]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032ae:	d10b      	bne.n	80032c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b0:	4b99      	ldr	r3, [pc, #612]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d05b      	beq.n	8003374 <HAL_RCC_OscConfig+0x108>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d157      	bne.n	8003374 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e23f      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d0:	d106      	bne.n	80032e0 <HAL_RCC_OscConfig+0x74>
 80032d2:	4b91      	ldr	r3, [pc, #580]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a90      	ldr	r2, [pc, #576]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	e01d      	b.n	800331c <HAL_RCC_OscConfig+0xb0>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032e8:	d10c      	bne.n	8003304 <HAL_RCC_OscConfig+0x98>
 80032ea:	4b8b      	ldr	r3, [pc, #556]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a8a      	ldr	r2, [pc, #552]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032f4:	6013      	str	r3, [r2, #0]
 80032f6:	4b88      	ldr	r3, [pc, #544]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a87      	ldr	r2, [pc, #540]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80032fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	e00b      	b.n	800331c <HAL_RCC_OscConfig+0xb0>
 8003304:	4b84      	ldr	r3, [pc, #528]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a83      	ldr	r2, [pc, #524]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 800330a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800330e:	6013      	str	r3, [r2, #0]
 8003310:	4b81      	ldr	r3, [pc, #516]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a80      	ldr	r2, [pc, #512]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003316:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800331a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d013      	beq.n	800334c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003324:	f7fe fe74 	bl	8002010 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800332c:	f7fe fe70 	bl	8002010 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b64      	cmp	r3, #100	; 0x64
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e204      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800333e:	4b76      	ldr	r3, [pc, #472]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCC_OscConfig+0xc0>
 800334a:	e014      	b.n	8003376 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334c:	f7fe fe60 	bl	8002010 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003354:	f7fe fe5c 	bl	8002010 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b64      	cmp	r3, #100	; 0x64
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e1f0      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003366:	4b6c      	ldr	r3, [pc, #432]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1f0      	bne.n	8003354 <HAL_RCC_OscConfig+0xe8>
 8003372:	e000      	b.n	8003376 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d063      	beq.n	800344a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003382:	4b65      	ldr	r3, [pc, #404]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 030c 	and.w	r3, r3, #12
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00b      	beq.n	80033a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800338e:	4b62      	ldr	r3, [pc, #392]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003396:	2b08      	cmp	r3, #8
 8003398:	d11c      	bne.n	80033d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800339a:	4b5f      	ldr	r3, [pc, #380]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d116      	bne.n	80033d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033a6:	4b5c      	ldr	r3, [pc, #368]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d005      	beq.n	80033be <HAL_RCC_OscConfig+0x152>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d001      	beq.n	80033be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e1c4      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033be:	4b56      	ldr	r3, [pc, #344]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	4952      	ldr	r1, [pc, #328]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033d2:	e03a      	b.n	800344a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d020      	beq.n	800341e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033dc:	4b4f      	ldr	r3, [pc, #316]	; (800351c <HAL_RCC_OscConfig+0x2b0>)
 80033de:	2201      	movs	r2, #1
 80033e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7fe fe15 	bl	8002010 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033ea:	f7fe fe11 	bl	8002010 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e1a5      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033fc:	4b46      	ldr	r3, [pc, #280]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0f0      	beq.n	80033ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003408:	4b43      	ldr	r3, [pc, #268]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	00db      	lsls	r3, r3, #3
 8003416:	4940      	ldr	r1, [pc, #256]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003418:	4313      	orrs	r3, r2
 800341a:	600b      	str	r3, [r1, #0]
 800341c:	e015      	b.n	800344a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800341e:	4b3f      	ldr	r3, [pc, #252]	; (800351c <HAL_RCC_OscConfig+0x2b0>)
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003424:	f7fe fdf4 	bl	8002010 <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800342c:	f7fe fdf0 	bl	8002010 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e184      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800343e:	4b36      	ldr	r3, [pc, #216]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1f0      	bne.n	800342c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	2b00      	cmp	r3, #0
 8003454:	d030      	beq.n	80034b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d016      	beq.n	800348c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800345e:	4b30      	ldr	r3, [pc, #192]	; (8003520 <HAL_RCC_OscConfig+0x2b4>)
 8003460:	2201      	movs	r2, #1
 8003462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003464:	f7fe fdd4 	bl	8002010 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800346c:	f7fe fdd0 	bl	8002010 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e164      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800347e:	4b26      	ldr	r3, [pc, #152]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 8003480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0f0      	beq.n	800346c <HAL_RCC_OscConfig+0x200>
 800348a:	e015      	b.n	80034b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800348c:	4b24      	ldr	r3, [pc, #144]	; (8003520 <HAL_RCC_OscConfig+0x2b4>)
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003492:	f7fe fdbd 	bl	8002010 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800349a:	f7fe fdb9 	bl	8002010 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e14d      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034ac:	4b1a      	ldr	r3, [pc, #104]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80034ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1f0      	bne.n	800349a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 80a0 	beq.w	8003606 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034c6:	2300      	movs	r3, #0
 80034c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ca:	4b13      	ldr	r3, [pc, #76]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d10f      	bne.n	80034f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d6:	2300      	movs	r3, #0
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	4b0f      	ldr	r3, [pc, #60]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	4a0e      	ldr	r2, [pc, #56]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80034e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034e4:	6413      	str	r3, [r2, #64]	; 0x40
 80034e6:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <HAL_RCC_OscConfig+0x2ac>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ee:	60bb      	str	r3, [r7, #8]
 80034f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f2:	2301      	movs	r3, #1
 80034f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f6:	4b0b      	ldr	r3, [pc, #44]	; (8003524 <HAL_RCC_OscConfig+0x2b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d121      	bne.n	8003546 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003502:	4b08      	ldr	r3, [pc, #32]	; (8003524 <HAL_RCC_OscConfig+0x2b8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a07      	ldr	r2, [pc, #28]	; (8003524 <HAL_RCC_OscConfig+0x2b8>)
 8003508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800350c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800350e:	f7fe fd7f 	bl	8002010 <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003514:	e011      	b.n	800353a <HAL_RCC_OscConfig+0x2ce>
 8003516:	bf00      	nop
 8003518:	40023800 	.word	0x40023800
 800351c:	42470000 	.word	0x42470000
 8003520:	42470e80 	.word	0x42470e80
 8003524:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003528:	f7fe fd72 	bl	8002010 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e106      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800353a:	4b85      	ldr	r3, [pc, #532]	; (8003750 <HAL_RCC_OscConfig+0x4e4>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d106      	bne.n	800355c <HAL_RCC_OscConfig+0x2f0>
 800354e:	4b81      	ldr	r3, [pc, #516]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003552:	4a80      	ldr	r2, [pc, #512]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	6713      	str	r3, [r2, #112]	; 0x70
 800355a:	e01c      	b.n	8003596 <HAL_RCC_OscConfig+0x32a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b05      	cmp	r3, #5
 8003562:	d10c      	bne.n	800357e <HAL_RCC_OscConfig+0x312>
 8003564:	4b7b      	ldr	r3, [pc, #492]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003568:	4a7a      	ldr	r2, [pc, #488]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 800356a:	f043 0304 	orr.w	r3, r3, #4
 800356e:	6713      	str	r3, [r2, #112]	; 0x70
 8003570:	4b78      	ldr	r3, [pc, #480]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003574:	4a77      	ldr	r2, [pc, #476]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003576:	f043 0301 	orr.w	r3, r3, #1
 800357a:	6713      	str	r3, [r2, #112]	; 0x70
 800357c:	e00b      	b.n	8003596 <HAL_RCC_OscConfig+0x32a>
 800357e:	4b75      	ldr	r3, [pc, #468]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	4a74      	ldr	r2, [pc, #464]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003584:	f023 0301 	bic.w	r3, r3, #1
 8003588:	6713      	str	r3, [r2, #112]	; 0x70
 800358a:	4b72      	ldr	r3, [pc, #456]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 800358c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800358e:	4a71      	ldr	r2, [pc, #452]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003590:	f023 0304 	bic.w	r3, r3, #4
 8003594:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d015      	beq.n	80035ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359e:	f7fe fd37 	bl	8002010 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a4:	e00a      	b.n	80035bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035a6:	f7fe fd33 	bl	8002010 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e0c5      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035bc:	4b65      	ldr	r3, [pc, #404]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 80035be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0ee      	beq.n	80035a6 <HAL_RCC_OscConfig+0x33a>
 80035c8:	e014      	b.n	80035f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ca:	f7fe fd21 	bl	8002010 <HAL_GetTick>
 80035ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d0:	e00a      	b.n	80035e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035d2:	f7fe fd1d 	bl	8002010 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e0af      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035e8:	4b5a      	ldr	r3, [pc, #360]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 80035ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1ee      	bne.n	80035d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035f4:	7dfb      	ldrb	r3, [r7, #23]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d105      	bne.n	8003606 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035fa:	4b56      	ldr	r3, [pc, #344]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	4a55      	ldr	r2, [pc, #340]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003600:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003604:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 809b 	beq.w	8003746 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003610:	4b50      	ldr	r3, [pc, #320]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 030c 	and.w	r3, r3, #12
 8003618:	2b08      	cmp	r3, #8
 800361a:	d05c      	beq.n	80036d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	2b02      	cmp	r3, #2
 8003622:	d141      	bne.n	80036a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003624:	4b4c      	ldr	r3, [pc, #304]	; (8003758 <HAL_RCC_OscConfig+0x4ec>)
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362a:	f7fe fcf1 	bl	8002010 <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003630:	e008      	b.n	8003644 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003632:	f7fe fced 	bl	8002010 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e081      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003644:	4b43      	ldr	r3, [pc, #268]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1f0      	bne.n	8003632 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	69da      	ldr	r2, [r3, #28]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	431a      	orrs	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	019b      	lsls	r3, r3, #6
 8003660:	431a      	orrs	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	085b      	lsrs	r3, r3, #1
 8003668:	3b01      	subs	r3, #1
 800366a:	041b      	lsls	r3, r3, #16
 800366c:	431a      	orrs	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	061b      	lsls	r3, r3, #24
 8003674:	4937      	ldr	r1, [pc, #220]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 8003676:	4313      	orrs	r3, r2
 8003678:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800367a:	4b37      	ldr	r3, [pc, #220]	; (8003758 <HAL_RCC_OscConfig+0x4ec>)
 800367c:	2201      	movs	r2, #1
 800367e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003680:	f7fe fcc6 	bl	8002010 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003688:	f7fe fcc2 	bl	8002010 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e056      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800369a:	4b2e      	ldr	r3, [pc, #184]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d0f0      	beq.n	8003688 <HAL_RCC_OscConfig+0x41c>
 80036a6:	e04e      	b.n	8003746 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036a8:	4b2b      	ldr	r3, [pc, #172]	; (8003758 <HAL_RCC_OscConfig+0x4ec>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ae:	f7fe fcaf 	bl	8002010 <HAL_GetTick>
 80036b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b4:	e008      	b.n	80036c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036b6:	f7fe fcab 	bl	8002010 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d901      	bls.n	80036c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e03f      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c8:	4b22      	ldr	r3, [pc, #136]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1f0      	bne.n	80036b6 <HAL_RCC_OscConfig+0x44a>
 80036d4:	e037      	b.n	8003746 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e032      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036e2:	4b1c      	ldr	r3, [pc, #112]	; (8003754 <HAL_RCC_OscConfig+0x4e8>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d028      	beq.n	8003742 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d121      	bne.n	8003742 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003708:	429a      	cmp	r2, r3
 800370a:	d11a      	bne.n	8003742 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003712:	4013      	ands	r3, r2
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003718:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800371a:	4293      	cmp	r3, r2
 800371c:	d111      	bne.n	8003742 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003728:	085b      	lsrs	r3, r3, #1
 800372a:	3b01      	subs	r3, #1
 800372c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800372e:	429a      	cmp	r2, r3
 8003730:	d107      	bne.n	8003742 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800373e:	429a      	cmp	r2, r3
 8003740:	d001      	beq.n	8003746 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3718      	adds	r7, #24
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40007000 	.word	0x40007000
 8003754:	40023800 	.word	0x40023800
 8003758:	42470060 	.word	0x42470060

0800375c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0cc      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003770:	4b68      	ldr	r3, [pc, #416]	; (8003914 <HAL_RCC_ClockConfig+0x1b8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d90c      	bls.n	8003798 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377e:	4b65      	ldr	r3, [pc, #404]	; (8003914 <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003786:	4b63      	ldr	r3, [pc, #396]	; (8003914 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d001      	beq.n	8003798 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e0b8      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d020      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0304 	and.w	r3, r3, #4
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037b0:	4b59      	ldr	r3, [pc, #356]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	4a58      	ldr	r2, [pc, #352]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0308 	and.w	r3, r3, #8
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d005      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037c8:	4b53      	ldr	r3, [pc, #332]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	4a52      	ldr	r2, [pc, #328]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037d4:	4b50      	ldr	r3, [pc, #320]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	494d      	ldr	r1, [pc, #308]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d044      	beq.n	800387c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d107      	bne.n	800380a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037fa:	4b47      	ldr	r3, [pc, #284]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d119      	bne.n	800383a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e07f      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d003      	beq.n	800381a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003816:	2b03      	cmp	r3, #3
 8003818:	d107      	bne.n	800382a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800381a:	4b3f      	ldr	r3, [pc, #252]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e06f      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800382a:	4b3b      	ldr	r3, [pc, #236]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e067      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800383a:	4b37      	ldr	r3, [pc, #220]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f023 0203 	bic.w	r2, r3, #3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	4934      	ldr	r1, [pc, #208]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 8003848:	4313      	orrs	r3, r2
 800384a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800384c:	f7fe fbe0 	bl	8002010 <HAL_GetTick>
 8003850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003852:	e00a      	b.n	800386a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003854:	f7fe fbdc 	bl	8002010 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003862:	4293      	cmp	r3, r2
 8003864:	d901      	bls.n	800386a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e04f      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800386a:	4b2b      	ldr	r3, [pc, #172]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 020c 	and.w	r2, r3, #12
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	429a      	cmp	r2, r3
 800387a:	d1eb      	bne.n	8003854 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800387c:	4b25      	ldr	r3, [pc, #148]	; (8003914 <HAL_RCC_ClockConfig+0x1b8>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	429a      	cmp	r2, r3
 8003888:	d20c      	bcs.n	80038a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800388a:	4b22      	ldr	r3, [pc, #136]	; (8003914 <HAL_RCC_ClockConfig+0x1b8>)
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	b2d2      	uxtb	r2, r2
 8003890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003892:	4b20      	ldr	r3, [pc, #128]	; (8003914 <HAL_RCC_ClockConfig+0x1b8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0307 	and.w	r3, r3, #7
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	429a      	cmp	r2, r3
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e032      	b.n	800390a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d008      	beq.n	80038c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038b0:	4b19      	ldr	r3, [pc, #100]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	4916      	ldr	r1, [pc, #88]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d009      	beq.n	80038e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038ce:	4b12      	ldr	r3, [pc, #72]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	490e      	ldr	r1, [pc, #56]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038e2:	f000 f821 	bl	8003928 <HAL_RCC_GetSysClockFreq>
 80038e6:	4602      	mov	r2, r0
 80038e8:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	091b      	lsrs	r3, r3, #4
 80038ee:	f003 030f 	and.w	r3, r3, #15
 80038f2:	490a      	ldr	r1, [pc, #40]	; (800391c <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	5ccb      	ldrb	r3, [r1, r3]
 80038f6:	fa22 f303 	lsr.w	r3, r2, r3
 80038fa:	4a09      	ldr	r2, [pc, #36]	; (8003920 <HAL_RCC_ClockConfig+0x1c4>)
 80038fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038fe:	4b09      	ldr	r3, [pc, #36]	; (8003924 <HAL_RCC_ClockConfig+0x1c8>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f7fe f97a 	bl	8001bfc <HAL_InitTick>

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40023c00 	.word	0x40023c00
 8003918:	40023800 	.word	0x40023800
 800391c:	08007d3c 	.word	0x08007d3c
 8003920:	20000000 	.word	0x20000000
 8003924:	20000004 	.word	0x20000004

08003928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003928:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800392c:	b084      	sub	sp, #16
 800392e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	607b      	str	r3, [r7, #4]
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	2300      	movs	r3, #0
 800393a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003940:	4b67      	ldr	r3, [pc, #412]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f003 030c 	and.w	r3, r3, #12
 8003948:	2b08      	cmp	r3, #8
 800394a:	d00d      	beq.n	8003968 <HAL_RCC_GetSysClockFreq+0x40>
 800394c:	2b08      	cmp	r3, #8
 800394e:	f200 80bd 	bhi.w	8003acc <HAL_RCC_GetSysClockFreq+0x1a4>
 8003952:	2b00      	cmp	r3, #0
 8003954:	d002      	beq.n	800395c <HAL_RCC_GetSysClockFreq+0x34>
 8003956:	2b04      	cmp	r3, #4
 8003958:	d003      	beq.n	8003962 <HAL_RCC_GetSysClockFreq+0x3a>
 800395a:	e0b7      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800395c:	4b61      	ldr	r3, [pc, #388]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800395e:	60bb      	str	r3, [r7, #8]
       break;
 8003960:	e0b7      	b.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003962:	4b61      	ldr	r3, [pc, #388]	; (8003ae8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003964:	60bb      	str	r3, [r7, #8]
      break;
 8003966:	e0b4      	b.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003968:	4b5d      	ldr	r3, [pc, #372]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003970:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003972:	4b5b      	ldr	r3, [pc, #364]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d04d      	beq.n	8003a1a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800397e:	4b58      	ldr	r3, [pc, #352]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	099b      	lsrs	r3, r3, #6
 8003984:	461a      	mov	r2, r3
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800398e:	f04f 0100 	mov.w	r1, #0
 8003992:	ea02 0800 	and.w	r8, r2, r0
 8003996:	ea03 0901 	and.w	r9, r3, r1
 800399a:	4640      	mov	r0, r8
 800399c:	4649      	mov	r1, r9
 800399e:	f04f 0200 	mov.w	r2, #0
 80039a2:	f04f 0300 	mov.w	r3, #0
 80039a6:	014b      	lsls	r3, r1, #5
 80039a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80039ac:	0142      	lsls	r2, r0, #5
 80039ae:	4610      	mov	r0, r2
 80039b0:	4619      	mov	r1, r3
 80039b2:	ebb0 0008 	subs.w	r0, r0, r8
 80039b6:	eb61 0109 	sbc.w	r1, r1, r9
 80039ba:	f04f 0200 	mov.w	r2, #0
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	018b      	lsls	r3, r1, #6
 80039c4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80039c8:	0182      	lsls	r2, r0, #6
 80039ca:	1a12      	subs	r2, r2, r0
 80039cc:	eb63 0301 	sbc.w	r3, r3, r1
 80039d0:	f04f 0000 	mov.w	r0, #0
 80039d4:	f04f 0100 	mov.w	r1, #0
 80039d8:	00d9      	lsls	r1, r3, #3
 80039da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80039de:	00d0      	lsls	r0, r2, #3
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	eb12 0208 	adds.w	r2, r2, r8
 80039e8:	eb43 0309 	adc.w	r3, r3, r9
 80039ec:	f04f 0000 	mov.w	r0, #0
 80039f0:	f04f 0100 	mov.w	r1, #0
 80039f4:	0259      	lsls	r1, r3, #9
 80039f6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80039fa:	0250      	lsls	r0, r2, #9
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4610      	mov	r0, r2
 8003a02:	4619      	mov	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	461a      	mov	r2, r3
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	f7fd f91c 	bl	8000c48 <__aeabi_uldivmod>
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4613      	mov	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	e04a      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a1a:	4b31      	ldr	r3, [pc, #196]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	099b      	lsrs	r3, r3, #6
 8003a20:	461a      	mov	r2, r3
 8003a22:	f04f 0300 	mov.w	r3, #0
 8003a26:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a2a:	f04f 0100 	mov.w	r1, #0
 8003a2e:	ea02 0400 	and.w	r4, r2, r0
 8003a32:	ea03 0501 	and.w	r5, r3, r1
 8003a36:	4620      	mov	r0, r4
 8003a38:	4629      	mov	r1, r5
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	014b      	lsls	r3, r1, #5
 8003a44:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a48:	0142      	lsls	r2, r0, #5
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	1b00      	subs	r0, r0, r4
 8003a50:	eb61 0105 	sbc.w	r1, r1, r5
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	018b      	lsls	r3, r1, #6
 8003a5e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a62:	0182      	lsls	r2, r0, #6
 8003a64:	1a12      	subs	r2, r2, r0
 8003a66:	eb63 0301 	sbc.w	r3, r3, r1
 8003a6a:	f04f 0000 	mov.w	r0, #0
 8003a6e:	f04f 0100 	mov.w	r1, #0
 8003a72:	00d9      	lsls	r1, r3, #3
 8003a74:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a78:	00d0      	lsls	r0, r2, #3
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	1912      	adds	r2, r2, r4
 8003a80:	eb45 0303 	adc.w	r3, r5, r3
 8003a84:	f04f 0000 	mov.w	r0, #0
 8003a88:	f04f 0100 	mov.w	r1, #0
 8003a8c:	0299      	lsls	r1, r3, #10
 8003a8e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003a92:	0290      	lsls	r0, r2, #10
 8003a94:	4602      	mov	r2, r0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4610      	mov	r0, r2
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	f7fd f8d0 	bl	8000c48 <__aeabi_uldivmod>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	4613      	mov	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ab0:	4b0b      	ldr	r3, [pc, #44]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	0c1b      	lsrs	r3, r3, #16
 8003ab6:	f003 0303 	and.w	r3, r3, #3
 8003aba:	3301      	adds	r3, #1
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac8:	60bb      	str	r3, [r7, #8]
      break;
 8003aca:	e002      	b.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003acc:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003ace:	60bb      	str	r3, [r7, #8]
      break;
 8003ad0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	00f42400 	.word	0x00f42400
 8003ae8:	007a1200 	.word	0x007a1200

08003aec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003af0:	4b03      	ldr	r3, [pc, #12]	; (8003b00 <HAL_RCC_GetHCLKFreq+0x14>)
 8003af2:	681b      	ldr	r3, [r3, #0]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	20000000 	.word	0x20000000

08003b04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b08:	f7ff fff0 	bl	8003aec <HAL_RCC_GetHCLKFreq>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	4b05      	ldr	r3, [pc, #20]	; (8003b24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	0a9b      	lsrs	r3, r3, #10
 8003b14:	f003 0307 	and.w	r3, r3, #7
 8003b18:	4903      	ldr	r1, [pc, #12]	; (8003b28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b1a:	5ccb      	ldrb	r3, [r1, r3]
 8003b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	40023800 	.word	0x40023800
 8003b28:	08007d4c 	.word	0x08007d4c

08003b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b30:	f7ff ffdc 	bl	8003aec <HAL_RCC_GetHCLKFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b05      	ldr	r3, [pc, #20]	; (8003b4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	0b5b      	lsrs	r3, r3, #13
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	4903      	ldr	r1, [pc, #12]	; (8003b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b42:	5ccb      	ldrb	r3, [r1, r3]
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	08007d4c 	.word	0x08007d4c

08003b54 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	220f      	movs	r2, #15
 8003b62:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b64:	4b12      	ldr	r3, [pc, #72]	; (8003bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0203 	and.w	r2, r3, #3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b70:	4b0f      	ldr	r3, [pc, #60]	; (8003bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b7c:	4b0c      	ldr	r3, [pc, #48]	; (8003bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003b88:	4b09      	ldr	r3, [pc, #36]	; (8003bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	08db      	lsrs	r3, r3, #3
 8003b8e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b96:	4b07      	ldr	r3, [pc, #28]	; (8003bb4 <HAL_RCC_GetClockConfig+0x60>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0207 	and.w	r2, r3, #7
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	601a      	str	r2, [r3, #0]
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	40023c00 	.word	0x40023c00

08003bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e041      	b.n	8003c4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd ff52 	bl	8001a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3304      	adds	r3, #4
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4610      	mov	r0, r2
 8003bf8:	f000 fafe 	bl	80041f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d001      	beq.n	8003c70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e046      	b.n	8003cfe <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a23      	ldr	r2, [pc, #140]	; (8003d0c <HAL_TIM_Base_Start+0xb4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d022      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c8a:	d01d      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a1f      	ldr	r2, [pc, #124]	; (8003d10 <HAL_TIM_Base_Start+0xb8>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d018      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a1e      	ldr	r2, [pc, #120]	; (8003d14 <HAL_TIM_Base_Start+0xbc>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d013      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a1c      	ldr	r2, [pc, #112]	; (8003d18 <HAL_TIM_Base_Start+0xc0>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d00e      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a1b      	ldr	r2, [pc, #108]	; (8003d1c <HAL_TIM_Base_Start+0xc4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d009      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a19      	ldr	r2, [pc, #100]	; (8003d20 <HAL_TIM_Base_Start+0xc8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d004      	beq.n	8003cc8 <HAL_TIM_Base_Start+0x70>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a18      	ldr	r2, [pc, #96]	; (8003d24 <HAL_TIM_Base_Start+0xcc>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d111      	bne.n	8003cec <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 0307 	and.w	r3, r3, #7
 8003cd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b06      	cmp	r3, #6
 8003cd8:	d010      	beq.n	8003cfc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 0201 	orr.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cea:	e007      	b.n	8003cfc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0201 	orr.w	r2, r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40000c00 	.word	0x40000c00
 8003d1c:	40010400 	.word	0x40010400
 8003d20:	40014000 	.word	0x40014000
 8003d24:	40001800 	.word	0x40001800

08003d28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d001      	beq.n	8003d40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e04e      	b.n	8003dde <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68da      	ldr	r2, [r3, #12]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0201 	orr.w	r2, r2, #1
 8003d56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a23      	ldr	r2, [pc, #140]	; (8003dec <HAL_TIM_Base_Start_IT+0xc4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d022      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d6a:	d01d      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a1f      	ldr	r2, [pc, #124]	; (8003df0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d018      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a1e      	ldr	r2, [pc, #120]	; (8003df4 <HAL_TIM_Base_Start_IT+0xcc>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d013      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a1c      	ldr	r2, [pc, #112]	; (8003df8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d00e      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a1b      	ldr	r2, [pc, #108]	; (8003dfc <HAL_TIM_Base_Start_IT+0xd4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d009      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a19      	ldr	r2, [pc, #100]	; (8003e00 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d004      	beq.n	8003da8 <HAL_TIM_Base_Start_IT+0x80>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a18      	ldr	r2, [pc, #96]	; (8003e04 <HAL_TIM_Base_Start_IT+0xdc>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d111      	bne.n	8003dcc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b06      	cmp	r3, #6
 8003db8:	d010      	beq.n	8003ddc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0201 	orr.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dca:	e007      	b.n	8003ddc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	40010000 	.word	0x40010000
 8003df0:	40000400 	.word	0x40000400
 8003df4:	40000800 	.word	0x40000800
 8003df8:	40000c00 	.word	0x40000c00
 8003dfc:	40010400 	.word	0x40010400
 8003e00:	40014000 	.word	0x40014000
 8003e04:	40001800 	.word	0x40001800

08003e08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d122      	bne.n	8003e64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d11b      	bne.n	8003e64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f06f 0202 	mvn.w	r2, #2
 8003e34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	f003 0303 	and.w	r3, r3, #3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d003      	beq.n	8003e52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f9b5 	bl	80041ba <HAL_TIM_IC_CaptureCallback>
 8003e50:	e005      	b.n	8003e5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f9a7 	bl	80041a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f000 f9b8 	bl	80041ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	f003 0304 	and.w	r3, r3, #4
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d122      	bne.n	8003eb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b04      	cmp	r3, #4
 8003e7e:	d11b      	bne.n	8003eb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f06f 0204 	mvn.w	r2, #4
 8003e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d003      	beq.n	8003ea6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f98b 	bl	80041ba <HAL_TIM_IC_CaptureCallback>
 8003ea4:	e005      	b.n	8003eb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f97d 	bl	80041a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f98e 	bl	80041ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b08      	cmp	r3, #8
 8003ec4:	d122      	bne.n	8003f0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f003 0308 	and.w	r3, r3, #8
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d11b      	bne.n	8003f0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f06f 0208 	mvn.w	r2, #8
 8003edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2204      	movs	r2, #4
 8003ee2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	f003 0303 	and.w	r3, r3, #3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 f961 	bl	80041ba <HAL_TIM_IC_CaptureCallback>
 8003ef8:	e005      	b.n	8003f06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f953 	bl	80041a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 f964 	bl	80041ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	f003 0310 	and.w	r3, r3, #16
 8003f16:	2b10      	cmp	r3, #16
 8003f18:	d122      	bne.n	8003f60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b10      	cmp	r3, #16
 8003f26:	d11b      	bne.n	8003f60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f06f 0210 	mvn.w	r2, #16
 8003f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2208      	movs	r2, #8
 8003f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f937 	bl	80041ba <HAL_TIM_IC_CaptureCallback>
 8003f4c:	e005      	b.n	8003f5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f929 	bl	80041a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f93a 	bl	80041ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d10e      	bne.n	8003f8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d107      	bne.n	8003f8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f06f 0201 	mvn.w	r2, #1
 8003f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7fd fc8a 	bl	80018a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f96:	2b80      	cmp	r3, #128	; 0x80
 8003f98:	d10e      	bne.n	8003fb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa4:	2b80      	cmp	r3, #128	; 0x80
 8003fa6:	d107      	bne.n	8003fb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fae0 	bl	8004578 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc2:	2b40      	cmp	r3, #64	; 0x40
 8003fc4:	d10e      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd0:	2b40      	cmp	r3, #64	; 0x40
 8003fd2:	d107      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f8ff 	bl	80041e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0320 	and.w	r3, r3, #32
 8003fee:	2b20      	cmp	r3, #32
 8003ff0:	d10e      	bne.n	8004010 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0320 	and.w	r3, r3, #32
 8003ffc:	2b20      	cmp	r3, #32
 8003ffe:	d107      	bne.n	8004010 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0220 	mvn.w	r2, #32
 8004008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 faaa 	bl	8004564 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004010:	bf00      	nop
 8004012:	3708      	adds	r7, #8
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800402c:	2b01      	cmp	r3, #1
 800402e:	d101      	bne.n	8004034 <HAL_TIM_ConfigClockSource+0x1c>
 8004030:	2302      	movs	r3, #2
 8004032:	e0b4      	b.n	800419e <HAL_TIM_ConfigClockSource+0x186>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004052:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800405a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800406c:	d03e      	beq.n	80040ec <HAL_TIM_ConfigClockSource+0xd4>
 800406e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004072:	f200 8087 	bhi.w	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 8004076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800407a:	f000 8086 	beq.w	800418a <HAL_TIM_ConfigClockSource+0x172>
 800407e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004082:	d87f      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 8004084:	2b70      	cmp	r3, #112	; 0x70
 8004086:	d01a      	beq.n	80040be <HAL_TIM_ConfigClockSource+0xa6>
 8004088:	2b70      	cmp	r3, #112	; 0x70
 800408a:	d87b      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 800408c:	2b60      	cmp	r3, #96	; 0x60
 800408e:	d050      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0x11a>
 8004090:	2b60      	cmp	r3, #96	; 0x60
 8004092:	d877      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 8004094:	2b50      	cmp	r3, #80	; 0x50
 8004096:	d03c      	beq.n	8004112 <HAL_TIM_ConfigClockSource+0xfa>
 8004098:	2b50      	cmp	r3, #80	; 0x50
 800409a:	d873      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 800409c:	2b40      	cmp	r3, #64	; 0x40
 800409e:	d058      	beq.n	8004152 <HAL_TIM_ConfigClockSource+0x13a>
 80040a0:	2b40      	cmp	r3, #64	; 0x40
 80040a2:	d86f      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 80040a4:	2b30      	cmp	r3, #48	; 0x30
 80040a6:	d064      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0x15a>
 80040a8:	2b30      	cmp	r3, #48	; 0x30
 80040aa:	d86b      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 80040ac:	2b20      	cmp	r3, #32
 80040ae:	d060      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0x15a>
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d867      	bhi.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d05c      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0x15a>
 80040b8:	2b10      	cmp	r3, #16
 80040ba:	d05a      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0x15a>
 80040bc:	e062      	b.n	8004184 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	6899      	ldr	r1, [r3, #8]
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f000 f9ad 	bl	800442c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	609a      	str	r2, [r3, #8]
      break;
 80040ea:	e04f      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6818      	ldr	r0, [r3, #0]
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	6899      	ldr	r1, [r3, #8]
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f000 f996 	bl	800442c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800410e:	609a      	str	r2, [r3, #8]
      break;
 8004110:	e03c      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6818      	ldr	r0, [r3, #0]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	6859      	ldr	r1, [r3, #4]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	461a      	mov	r2, r3
 8004120:	f000 f90a 	bl	8004338 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2150      	movs	r1, #80	; 0x50
 800412a:	4618      	mov	r0, r3
 800412c:	f000 f963 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004130:	e02c      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	6859      	ldr	r1, [r3, #4]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	461a      	mov	r2, r3
 8004140:	f000 f929 	bl	8004396 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2160      	movs	r1, #96	; 0x60
 800414a:	4618      	mov	r0, r3
 800414c:	f000 f953 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004150:	e01c      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6818      	ldr	r0, [r3, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6859      	ldr	r1, [r3, #4]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	461a      	mov	r2, r3
 8004160:	f000 f8ea 	bl	8004338 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2140      	movs	r1, #64	; 0x40
 800416a:	4618      	mov	r0, r3
 800416c:	f000 f943 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004170:	e00c      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4619      	mov	r1, r3
 800417c:	4610      	mov	r0, r2
 800417e:	f000 f93a 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004182:	e003      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
      break;
 8004188:	e000      	b.n	800418c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800418a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800419c:	7bfb      	ldrb	r3, [r7, #15]
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b083      	sub	sp, #12
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr

080041ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b083      	sub	sp, #12
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr

080041e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041e2:	b480      	push	{r7}
 80041e4:	b083      	sub	sp, #12
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
	...

080041f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a40      	ldr	r2, [pc, #256]	; (800430c <TIM_Base_SetConfig+0x114>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d013      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004216:	d00f      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a3d      	ldr	r2, [pc, #244]	; (8004310 <TIM_Base_SetConfig+0x118>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00b      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a3c      	ldr	r2, [pc, #240]	; (8004314 <TIM_Base_SetConfig+0x11c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d007      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a3b      	ldr	r2, [pc, #236]	; (8004318 <TIM_Base_SetConfig+0x120>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d003      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a3a      	ldr	r2, [pc, #232]	; (800431c <TIM_Base_SetConfig+0x124>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d108      	bne.n	800424a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800423e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	4313      	orrs	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a2f      	ldr	r2, [pc, #188]	; (800430c <TIM_Base_SetConfig+0x114>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d02b      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004258:	d027      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a2c      	ldr	r2, [pc, #176]	; (8004310 <TIM_Base_SetConfig+0x118>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d023      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a2b      	ldr	r2, [pc, #172]	; (8004314 <TIM_Base_SetConfig+0x11c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d01f      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a2a      	ldr	r2, [pc, #168]	; (8004318 <TIM_Base_SetConfig+0x120>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d01b      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a29      	ldr	r2, [pc, #164]	; (800431c <TIM_Base_SetConfig+0x124>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d017      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a28      	ldr	r2, [pc, #160]	; (8004320 <TIM_Base_SetConfig+0x128>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d013      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a27      	ldr	r2, [pc, #156]	; (8004324 <TIM_Base_SetConfig+0x12c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d00f      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a26      	ldr	r2, [pc, #152]	; (8004328 <TIM_Base_SetConfig+0x130>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d00b      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a25      	ldr	r2, [pc, #148]	; (800432c <TIM_Base_SetConfig+0x134>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d007      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a24      	ldr	r2, [pc, #144]	; (8004330 <TIM_Base_SetConfig+0x138>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d003      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a23      	ldr	r2, [pc, #140]	; (8004334 <TIM_Base_SetConfig+0x13c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d108      	bne.n	80042bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a0a      	ldr	r2, [pc, #40]	; (800430c <TIM_Base_SetConfig+0x114>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d003      	beq.n	80042f0 <TIM_Base_SetConfig+0xf8>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a0c      	ldr	r2, [pc, #48]	; (800431c <TIM_Base_SetConfig+0x124>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d103      	bne.n	80042f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	615a      	str	r2, [r3, #20]
}
 80042fe:	bf00      	nop
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40010000 	.word	0x40010000
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40010400 	.word	0x40010400
 8004320:	40014000 	.word	0x40014000
 8004324:	40014400 	.word	0x40014400
 8004328:	40014800 	.word	0x40014800
 800432c:	40001800 	.word	0x40001800
 8004330:	40001c00 	.word	0x40001c00
 8004334:	40002000 	.word	0x40002000

08004338 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	f023 0201 	bic.w	r2, r3, #1
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f023 030a 	bic.w	r3, r3, #10
 8004374:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004396:	b480      	push	{r7}
 8004398:	b087      	sub	sp, #28
 800439a:	af00      	add	r7, sp, #0
 800439c:	60f8      	str	r0, [r7, #12]
 800439e:	60b9      	str	r1, [r7, #8]
 80043a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	f023 0210 	bic.w	r2, r3, #16
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	031b      	lsls	r3, r3, #12
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4313      	orrs	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	693a      	ldr	r2, [r7, #16]
 80043e8:	621a      	str	r2, [r3, #32]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b085      	sub	sp, #20
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800440c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	f043 0307 	orr.w	r3, r3, #7
 8004418:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	609a      	str	r2, [r3, #8]
}
 8004420:	bf00      	nop
 8004422:	3714      	adds	r7, #20
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800442c:	b480      	push	{r7}
 800442e:	b087      	sub	sp, #28
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
 8004438:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004446:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	021a      	lsls	r2, r3, #8
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	431a      	orrs	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4313      	orrs	r3, r2
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	609a      	str	r2, [r3, #8]
}
 8004460:	bf00      	nop
 8004462:	371c      	adds	r7, #28
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004480:	2302      	movs	r3, #2
 8004482:	e05a      	b.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a21      	ldr	r2, [pc, #132]	; (8004548 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d022      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d0:	d01d      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a1d      	ldr	r2, [pc, #116]	; (800454c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d018      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a1b      	ldr	r2, [pc, #108]	; (8004550 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d013      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a1a      	ldr	r2, [pc, #104]	; (8004554 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d00e      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a18      	ldr	r2, [pc, #96]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d009      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a17      	ldr	r2, [pc, #92]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d004      	beq.n	800450e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a15      	ldr	r2, [pc, #84]	; (8004560 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d10c      	bne.n	8004528 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004514:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	4313      	orrs	r3, r2
 800451e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3714      	adds	r7, #20
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40010000 	.word	0x40010000
 800454c:	40000400 	.word	0x40000400
 8004550:	40000800 	.word	0x40000800
 8004554:	40000c00 	.word	0x40000c00
 8004558:	40010400 	.word	0x40010400
 800455c:	40014000 	.word	0x40014000
 8004560:	40001800 	.word	0x40001800

08004564 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e03f      	b.n	800461e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d106      	bne.n	80045b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7fd faa4 	bl	8001b00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2224      	movs	r2, #36	; 0x24
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 f929 	bl	8004828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	695a      	ldr	r2, [r3, #20]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004604:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b08a      	sub	sp, #40	; 0x28
 800462a:	af02      	add	r7, sp, #8
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	603b      	str	r3, [r7, #0]
 8004632:	4613      	mov	r3, r2
 8004634:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b20      	cmp	r3, #32
 8004644:	d17c      	bne.n	8004740 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d002      	beq.n	8004652 <HAL_UART_Transmit+0x2c>
 800464c:	88fb      	ldrh	r3, [r7, #6]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e075      	b.n	8004742 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_UART_Transmit+0x3e>
 8004660:	2302      	movs	r3, #2
 8004662:	e06e      	b.n	8004742 <HAL_UART_Transmit+0x11c>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2221      	movs	r2, #33	; 0x21
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800467a:	f7fd fcc9 	bl	8002010 <HAL_GetTick>
 800467e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	88fa      	ldrh	r2, [r7, #6]
 8004684:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	88fa      	ldrh	r2, [r7, #6]
 800468a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004694:	d108      	bne.n	80046a8 <HAL_UART_Transmit+0x82>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d104      	bne.n	80046a8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800469e:	2300      	movs	r3, #0
 80046a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	61bb      	str	r3, [r7, #24]
 80046a6:	e003      	b.n	80046b0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046ac:	2300      	movs	r3, #0
 80046ae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046b8:	e02a      	b.n	8004710 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	9300      	str	r3, [sp, #0]
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2200      	movs	r2, #0
 80046c2:	2180      	movs	r1, #128	; 0x80
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 f840 	bl	800474a <UART_WaitOnFlagUntilTimeout>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e036      	b.n	8004742 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10b      	bne.n	80046f2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	461a      	mov	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	3302      	adds	r3, #2
 80046ee:	61bb      	str	r3, [r7, #24]
 80046f0:	e007      	b.n	8004702 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	781a      	ldrb	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	3301      	adds	r3, #1
 8004700:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004706:	b29b      	uxth	r3, r3
 8004708:	3b01      	subs	r3, #1
 800470a:	b29a      	uxth	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004714:	b29b      	uxth	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1cf      	bne.n	80046ba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2200      	movs	r2, #0
 8004722:	2140      	movs	r1, #64	; 0x40
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f810 	bl	800474a <UART_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e006      	b.n	8004742 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2220      	movs	r2, #32
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800473c:	2300      	movs	r3, #0
 800473e:	e000      	b.n	8004742 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004740:	2302      	movs	r3, #2
  }
}
 8004742:	4618      	mov	r0, r3
 8004744:	3720      	adds	r7, #32
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b090      	sub	sp, #64	; 0x40
 800474e:	af00      	add	r7, sp, #0
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	60b9      	str	r1, [r7, #8]
 8004754:	603b      	str	r3, [r7, #0]
 8004756:	4613      	mov	r3, r2
 8004758:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800475a:	e050      	b.n	80047fe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800475c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800475e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004762:	d04c      	beq.n	80047fe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004764:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004766:	2b00      	cmp	r3, #0
 8004768:	d007      	beq.n	800477a <UART_WaitOnFlagUntilTimeout+0x30>
 800476a:	f7fd fc51 	bl	8002010 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004776:	429a      	cmp	r2, r3
 8004778:	d241      	bcs.n	80047fe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	330c      	adds	r3, #12
 8004780:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004784:	e853 3f00 	ldrex	r3, [r3]
 8004788:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004790:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	330c      	adds	r3, #12
 8004798:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800479a:	637a      	str	r2, [r7, #52]	; 0x34
 800479c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047a2:	e841 2300 	strex	r3, r2, [r1]
 80047a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80047a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1e5      	bne.n	800477a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	3314      	adds	r3, #20
 80047b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	e853 3f00 	ldrex	r3, [r3]
 80047bc:	613b      	str	r3, [r7, #16]
   return(result);
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	f023 0301 	bic.w	r3, r3, #1
 80047c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3314      	adds	r3, #20
 80047cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047ce:	623a      	str	r2, [r7, #32]
 80047d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d2:	69f9      	ldr	r1, [r7, #28]
 80047d4:	6a3a      	ldr	r2, [r7, #32]
 80047d6:	e841 2300 	strex	r3, r2, [r1]
 80047da:	61bb      	str	r3, [r7, #24]
   return(result);
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1e5      	bne.n	80047ae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2220      	movs	r2, #32
 80047ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e00f      	b.n	800481e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	4013      	ands	r3, r2
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	429a      	cmp	r2, r3
 800480c:	bf0c      	ite	eq
 800480e:	2301      	moveq	r3, #1
 8004810:	2300      	movne	r3, #0
 8004812:	b2db      	uxtb	r3, r3
 8004814:	461a      	mov	r2, r3
 8004816:	79fb      	ldrb	r3, [r7, #7]
 8004818:	429a      	cmp	r2, r3
 800481a:	d09f      	beq.n	800475c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3740      	adds	r7, #64	; 0x40
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800482c:	b09f      	sub	sp, #124	; 0x7c
 800482e:	af00      	add	r7, sp, #0
 8004830:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800483c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800483e:	68d9      	ldr	r1, [r3, #12]
 8004840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	ea40 0301 	orr.w	r3, r0, r1
 8004848:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800484a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	431a      	orrs	r2, r3
 8004854:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	431a      	orrs	r2, r3
 800485a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	4313      	orrs	r3, r2
 8004860:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800486c:	f021 010c 	bic.w	r1, r1, #12
 8004870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004876:	430b      	orrs	r3, r1
 8004878:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800487a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004886:	6999      	ldr	r1, [r3, #24]
 8004888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	ea40 0301 	orr.w	r3, r0, r1
 8004890:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	4bc5      	ldr	r3, [pc, #788]	; (8004bac <UART_SetConfig+0x384>)
 8004898:	429a      	cmp	r2, r3
 800489a:	d004      	beq.n	80048a6 <UART_SetConfig+0x7e>
 800489c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	4bc3      	ldr	r3, [pc, #780]	; (8004bb0 <UART_SetConfig+0x388>)
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d103      	bne.n	80048ae <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048a6:	f7ff f941 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 80048aa:	6778      	str	r0, [r7, #116]	; 0x74
 80048ac:	e002      	b.n	80048b4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048ae:	f7ff f929 	bl	8003b04 <HAL_RCC_GetPCLK1Freq>
 80048b2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048bc:	f040 80b6 	bne.w	8004a2c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048c2:	461c      	mov	r4, r3
 80048c4:	f04f 0500 	mov.w	r5, #0
 80048c8:	4622      	mov	r2, r4
 80048ca:	462b      	mov	r3, r5
 80048cc:	1891      	adds	r1, r2, r2
 80048ce:	6439      	str	r1, [r7, #64]	; 0x40
 80048d0:	415b      	adcs	r3, r3
 80048d2:	647b      	str	r3, [r7, #68]	; 0x44
 80048d4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048d8:	1912      	adds	r2, r2, r4
 80048da:	eb45 0303 	adc.w	r3, r5, r3
 80048de:	f04f 0000 	mov.w	r0, #0
 80048e2:	f04f 0100 	mov.w	r1, #0
 80048e6:	00d9      	lsls	r1, r3, #3
 80048e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80048ec:	00d0      	lsls	r0, r2, #3
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	1911      	adds	r1, r2, r4
 80048f4:	6639      	str	r1, [r7, #96]	; 0x60
 80048f6:	416b      	adcs	r3, r5
 80048f8:	667b      	str	r3, [r7, #100]	; 0x64
 80048fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	461a      	mov	r2, r3
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	1891      	adds	r1, r2, r2
 8004906:	63b9      	str	r1, [r7, #56]	; 0x38
 8004908:	415b      	adcs	r3, r3
 800490a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800490c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004910:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004914:	f7fc f998 	bl	8000c48 <__aeabi_uldivmod>
 8004918:	4602      	mov	r2, r0
 800491a:	460b      	mov	r3, r1
 800491c:	4ba5      	ldr	r3, [pc, #660]	; (8004bb4 <UART_SetConfig+0x38c>)
 800491e:	fba3 2302 	umull	r2, r3, r3, r2
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	011e      	lsls	r6, r3, #4
 8004926:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004928:	461c      	mov	r4, r3
 800492a:	f04f 0500 	mov.w	r5, #0
 800492e:	4622      	mov	r2, r4
 8004930:	462b      	mov	r3, r5
 8004932:	1891      	adds	r1, r2, r2
 8004934:	6339      	str	r1, [r7, #48]	; 0x30
 8004936:	415b      	adcs	r3, r3
 8004938:	637b      	str	r3, [r7, #52]	; 0x34
 800493a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800493e:	1912      	adds	r2, r2, r4
 8004940:	eb45 0303 	adc.w	r3, r5, r3
 8004944:	f04f 0000 	mov.w	r0, #0
 8004948:	f04f 0100 	mov.w	r1, #0
 800494c:	00d9      	lsls	r1, r3, #3
 800494e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004952:	00d0      	lsls	r0, r2, #3
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	1911      	adds	r1, r2, r4
 800495a:	65b9      	str	r1, [r7, #88]	; 0x58
 800495c:	416b      	adcs	r3, r5
 800495e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	461a      	mov	r2, r3
 8004966:	f04f 0300 	mov.w	r3, #0
 800496a:	1891      	adds	r1, r2, r2
 800496c:	62b9      	str	r1, [r7, #40]	; 0x28
 800496e:	415b      	adcs	r3, r3
 8004970:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004972:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004976:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800497a:	f7fc f965 	bl	8000c48 <__aeabi_uldivmod>
 800497e:	4602      	mov	r2, r0
 8004980:	460b      	mov	r3, r1
 8004982:	4b8c      	ldr	r3, [pc, #560]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004984:	fba3 1302 	umull	r1, r3, r3, r2
 8004988:	095b      	lsrs	r3, r3, #5
 800498a:	2164      	movs	r1, #100	; 0x64
 800498c:	fb01 f303 	mul.w	r3, r1, r3
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	3332      	adds	r3, #50	; 0x32
 8004996:	4a87      	ldr	r2, [pc, #540]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004998:	fba2 2303 	umull	r2, r3, r2, r3
 800499c:	095b      	lsrs	r3, r3, #5
 800499e:	005b      	lsls	r3, r3, #1
 80049a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049a4:	441e      	add	r6, r3
 80049a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049a8:	4618      	mov	r0, r3
 80049aa:	f04f 0100 	mov.w	r1, #0
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	1894      	adds	r4, r2, r2
 80049b4:	623c      	str	r4, [r7, #32]
 80049b6:	415b      	adcs	r3, r3
 80049b8:	627b      	str	r3, [r7, #36]	; 0x24
 80049ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049be:	1812      	adds	r2, r2, r0
 80049c0:	eb41 0303 	adc.w	r3, r1, r3
 80049c4:	f04f 0400 	mov.w	r4, #0
 80049c8:	f04f 0500 	mov.w	r5, #0
 80049cc:	00dd      	lsls	r5, r3, #3
 80049ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80049d2:	00d4      	lsls	r4, r2, #3
 80049d4:	4622      	mov	r2, r4
 80049d6:	462b      	mov	r3, r5
 80049d8:	1814      	adds	r4, r2, r0
 80049da:	653c      	str	r4, [r7, #80]	; 0x50
 80049dc:	414b      	adcs	r3, r1
 80049de:	657b      	str	r3, [r7, #84]	; 0x54
 80049e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	461a      	mov	r2, r3
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	1891      	adds	r1, r2, r2
 80049ec:	61b9      	str	r1, [r7, #24]
 80049ee:	415b      	adcs	r3, r3
 80049f0:	61fb      	str	r3, [r7, #28]
 80049f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049f6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80049fa:	f7fc f925 	bl	8000c48 <__aeabi_uldivmod>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	4b6c      	ldr	r3, [pc, #432]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004a04:	fba3 1302 	umull	r1, r3, r3, r2
 8004a08:	095b      	lsrs	r3, r3, #5
 8004a0a:	2164      	movs	r1, #100	; 0x64
 8004a0c:	fb01 f303 	mul.w	r3, r1, r3
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	3332      	adds	r3, #50	; 0x32
 8004a16:	4a67      	ldr	r2, [pc, #412]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004a18:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	f003 0207 	and.w	r2, r3, #7
 8004a22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4432      	add	r2, r6
 8004a28:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a2a:	e0b9      	b.n	8004ba0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a2e:	461c      	mov	r4, r3
 8004a30:	f04f 0500 	mov.w	r5, #0
 8004a34:	4622      	mov	r2, r4
 8004a36:	462b      	mov	r3, r5
 8004a38:	1891      	adds	r1, r2, r2
 8004a3a:	6139      	str	r1, [r7, #16]
 8004a3c:	415b      	adcs	r3, r3
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a44:	1912      	adds	r2, r2, r4
 8004a46:	eb45 0303 	adc.w	r3, r5, r3
 8004a4a:	f04f 0000 	mov.w	r0, #0
 8004a4e:	f04f 0100 	mov.w	r1, #0
 8004a52:	00d9      	lsls	r1, r3, #3
 8004a54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a58:	00d0      	lsls	r0, r2, #3
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	eb12 0804 	adds.w	r8, r2, r4
 8004a62:	eb43 0905 	adc.w	r9, r3, r5
 8004a66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f04f 0100 	mov.w	r1, #0
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	008b      	lsls	r3, r1, #2
 8004a7a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004a7e:	0082      	lsls	r2, r0, #2
 8004a80:	4640      	mov	r0, r8
 8004a82:	4649      	mov	r1, r9
 8004a84:	f7fc f8e0 	bl	8000c48 <__aeabi_uldivmod>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4b49      	ldr	r3, [pc, #292]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004a8e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a92:	095b      	lsrs	r3, r3, #5
 8004a94:	011e      	lsls	r6, r3, #4
 8004a96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f04f 0100 	mov.w	r1, #0
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	1894      	adds	r4, r2, r2
 8004aa4:	60bc      	str	r4, [r7, #8]
 8004aa6:	415b      	adcs	r3, r3
 8004aa8:	60fb      	str	r3, [r7, #12]
 8004aaa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004aae:	1812      	adds	r2, r2, r0
 8004ab0:	eb41 0303 	adc.w	r3, r1, r3
 8004ab4:	f04f 0400 	mov.w	r4, #0
 8004ab8:	f04f 0500 	mov.w	r5, #0
 8004abc:	00dd      	lsls	r5, r3, #3
 8004abe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004ac2:	00d4      	lsls	r4, r2, #3
 8004ac4:	4622      	mov	r2, r4
 8004ac6:	462b      	mov	r3, r5
 8004ac8:	1814      	adds	r4, r2, r0
 8004aca:	64bc      	str	r4, [r7, #72]	; 0x48
 8004acc:	414b      	adcs	r3, r1
 8004ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f04f 0100 	mov.w	r1, #0
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	008b      	lsls	r3, r1, #2
 8004ae4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004ae8:	0082      	lsls	r2, r0, #2
 8004aea:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004aee:	f7fc f8ab 	bl	8000c48 <__aeabi_uldivmod>
 8004af2:	4602      	mov	r2, r0
 8004af4:	460b      	mov	r3, r1
 8004af6:	4b2f      	ldr	r3, [pc, #188]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004af8:	fba3 1302 	umull	r1, r3, r3, r2
 8004afc:	095b      	lsrs	r3, r3, #5
 8004afe:	2164      	movs	r1, #100	; 0x64
 8004b00:	fb01 f303 	mul.w	r3, r1, r3
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	011b      	lsls	r3, r3, #4
 8004b08:	3332      	adds	r3, #50	; 0x32
 8004b0a:	4a2a      	ldr	r2, [pc, #168]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b10:	095b      	lsrs	r3, r3, #5
 8004b12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b16:	441e      	add	r6, r3
 8004b18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f04f 0100 	mov.w	r1, #0
 8004b20:	4602      	mov	r2, r0
 8004b22:	460b      	mov	r3, r1
 8004b24:	1894      	adds	r4, r2, r2
 8004b26:	603c      	str	r4, [r7, #0]
 8004b28:	415b      	adcs	r3, r3
 8004b2a:	607b      	str	r3, [r7, #4]
 8004b2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b30:	1812      	adds	r2, r2, r0
 8004b32:	eb41 0303 	adc.w	r3, r1, r3
 8004b36:	f04f 0400 	mov.w	r4, #0
 8004b3a:	f04f 0500 	mov.w	r5, #0
 8004b3e:	00dd      	lsls	r5, r3, #3
 8004b40:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b44:	00d4      	lsls	r4, r2, #3
 8004b46:	4622      	mov	r2, r4
 8004b48:	462b      	mov	r3, r5
 8004b4a:	eb12 0a00 	adds.w	sl, r2, r0
 8004b4e:	eb43 0b01 	adc.w	fp, r3, r1
 8004b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	4618      	mov	r0, r3
 8004b58:	f04f 0100 	mov.w	r1, #0
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	008b      	lsls	r3, r1, #2
 8004b66:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b6a:	0082      	lsls	r2, r0, #2
 8004b6c:	4650      	mov	r0, sl
 8004b6e:	4659      	mov	r1, fp
 8004b70:	f7fc f86a 	bl	8000c48 <__aeabi_uldivmod>
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	4b0e      	ldr	r3, [pc, #56]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004b7a:	fba3 1302 	umull	r1, r3, r3, r2
 8004b7e:	095b      	lsrs	r3, r3, #5
 8004b80:	2164      	movs	r1, #100	; 0x64
 8004b82:	fb01 f303 	mul.w	r3, r1, r3
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	3332      	adds	r3, #50	; 0x32
 8004b8c:	4a09      	ldr	r2, [pc, #36]	; (8004bb4 <UART_SetConfig+0x38c>)
 8004b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	f003 020f 	and.w	r2, r3, #15
 8004b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4432      	add	r2, r6
 8004b9e:	609a      	str	r2, [r3, #8]
}
 8004ba0:	bf00      	nop
 8004ba2:	377c      	adds	r7, #124	; 0x7c
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004baa:	bf00      	nop
 8004bac:	40011000 	.word	0x40011000
 8004bb0:	40011400 	.word	0x40011400
 8004bb4:	51eb851f 	.word	0x51eb851f

08004bb8 <__errno>:
 8004bb8:	4b01      	ldr	r3, [pc, #4]	; (8004bc0 <__errno+0x8>)
 8004bba:	6818      	ldr	r0, [r3, #0]
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	2000000c 	.word	0x2000000c

08004bc4 <__libc_init_array>:
 8004bc4:	b570      	push	{r4, r5, r6, lr}
 8004bc6:	4d0d      	ldr	r5, [pc, #52]	; (8004bfc <__libc_init_array+0x38>)
 8004bc8:	4c0d      	ldr	r4, [pc, #52]	; (8004c00 <__libc_init_array+0x3c>)
 8004bca:	1b64      	subs	r4, r4, r5
 8004bcc:	10a4      	asrs	r4, r4, #2
 8004bce:	2600      	movs	r6, #0
 8004bd0:	42a6      	cmp	r6, r4
 8004bd2:	d109      	bne.n	8004be8 <__libc_init_array+0x24>
 8004bd4:	4d0b      	ldr	r5, [pc, #44]	; (8004c04 <__libc_init_array+0x40>)
 8004bd6:	4c0c      	ldr	r4, [pc, #48]	; (8004c08 <__libc_init_array+0x44>)
 8004bd8:	f003 f81c 	bl	8007c14 <_init>
 8004bdc:	1b64      	subs	r4, r4, r5
 8004bde:	10a4      	asrs	r4, r4, #2
 8004be0:	2600      	movs	r6, #0
 8004be2:	42a6      	cmp	r6, r4
 8004be4:	d105      	bne.n	8004bf2 <__libc_init_array+0x2e>
 8004be6:	bd70      	pop	{r4, r5, r6, pc}
 8004be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bec:	4798      	blx	r3
 8004bee:	3601      	adds	r6, #1
 8004bf0:	e7ee      	b.n	8004bd0 <__libc_init_array+0xc>
 8004bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf6:	4798      	blx	r3
 8004bf8:	3601      	adds	r6, #1
 8004bfa:	e7f2      	b.n	8004be2 <__libc_init_array+0x1e>
 8004bfc:	0800813c 	.word	0x0800813c
 8004c00:	0800813c 	.word	0x0800813c
 8004c04:	0800813c 	.word	0x0800813c
 8004c08:	08008140 	.word	0x08008140

08004c0c <memset>:
 8004c0c:	4402      	add	r2, r0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d100      	bne.n	8004c16 <memset+0xa>
 8004c14:	4770      	bx	lr
 8004c16:	f803 1b01 	strb.w	r1, [r3], #1
 8004c1a:	e7f9      	b.n	8004c10 <memset+0x4>

08004c1c <__cvt>:
 8004c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c20:	ec55 4b10 	vmov	r4, r5, d0
 8004c24:	2d00      	cmp	r5, #0
 8004c26:	460e      	mov	r6, r1
 8004c28:	4619      	mov	r1, r3
 8004c2a:	462b      	mov	r3, r5
 8004c2c:	bfbb      	ittet	lt
 8004c2e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004c32:	461d      	movlt	r5, r3
 8004c34:	2300      	movge	r3, #0
 8004c36:	232d      	movlt	r3, #45	; 0x2d
 8004c38:	700b      	strb	r3, [r1, #0]
 8004c3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c3c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004c40:	4691      	mov	r9, r2
 8004c42:	f023 0820 	bic.w	r8, r3, #32
 8004c46:	bfbc      	itt	lt
 8004c48:	4622      	movlt	r2, r4
 8004c4a:	4614      	movlt	r4, r2
 8004c4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c50:	d005      	beq.n	8004c5e <__cvt+0x42>
 8004c52:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004c56:	d100      	bne.n	8004c5a <__cvt+0x3e>
 8004c58:	3601      	adds	r6, #1
 8004c5a:	2102      	movs	r1, #2
 8004c5c:	e000      	b.n	8004c60 <__cvt+0x44>
 8004c5e:	2103      	movs	r1, #3
 8004c60:	ab03      	add	r3, sp, #12
 8004c62:	9301      	str	r3, [sp, #4]
 8004c64:	ab02      	add	r3, sp, #8
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	ec45 4b10 	vmov	d0, r4, r5
 8004c6c:	4653      	mov	r3, sl
 8004c6e:	4632      	mov	r2, r6
 8004c70:	f000 ff12 	bl	8005a98 <_dtoa_r>
 8004c74:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004c78:	4607      	mov	r7, r0
 8004c7a:	d102      	bne.n	8004c82 <__cvt+0x66>
 8004c7c:	f019 0f01 	tst.w	r9, #1
 8004c80:	d022      	beq.n	8004cc8 <__cvt+0xac>
 8004c82:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c86:	eb07 0906 	add.w	r9, r7, r6
 8004c8a:	d110      	bne.n	8004cae <__cvt+0x92>
 8004c8c:	783b      	ldrb	r3, [r7, #0]
 8004c8e:	2b30      	cmp	r3, #48	; 0x30
 8004c90:	d10a      	bne.n	8004ca8 <__cvt+0x8c>
 8004c92:	2200      	movs	r2, #0
 8004c94:	2300      	movs	r3, #0
 8004c96:	4620      	mov	r0, r4
 8004c98:	4629      	mov	r1, r5
 8004c9a:	f7fb ff15 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c9e:	b918      	cbnz	r0, 8004ca8 <__cvt+0x8c>
 8004ca0:	f1c6 0601 	rsb	r6, r6, #1
 8004ca4:	f8ca 6000 	str.w	r6, [sl]
 8004ca8:	f8da 3000 	ldr.w	r3, [sl]
 8004cac:	4499      	add	r9, r3
 8004cae:	2200      	movs	r2, #0
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	4629      	mov	r1, r5
 8004cb6:	f7fb ff07 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cba:	b108      	cbz	r0, 8004cc0 <__cvt+0xa4>
 8004cbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8004cc0:	2230      	movs	r2, #48	; 0x30
 8004cc2:	9b03      	ldr	r3, [sp, #12]
 8004cc4:	454b      	cmp	r3, r9
 8004cc6:	d307      	bcc.n	8004cd8 <__cvt+0xbc>
 8004cc8:	9b03      	ldr	r3, [sp, #12]
 8004cca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ccc:	1bdb      	subs	r3, r3, r7
 8004cce:	4638      	mov	r0, r7
 8004cd0:	6013      	str	r3, [r2, #0]
 8004cd2:	b004      	add	sp, #16
 8004cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd8:	1c59      	adds	r1, r3, #1
 8004cda:	9103      	str	r1, [sp, #12]
 8004cdc:	701a      	strb	r2, [r3, #0]
 8004cde:	e7f0      	b.n	8004cc2 <__cvt+0xa6>

08004ce0 <__exponent>:
 8004ce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2900      	cmp	r1, #0
 8004ce6:	bfb8      	it	lt
 8004ce8:	4249      	neglt	r1, r1
 8004cea:	f803 2b02 	strb.w	r2, [r3], #2
 8004cee:	bfb4      	ite	lt
 8004cf0:	222d      	movlt	r2, #45	; 0x2d
 8004cf2:	222b      	movge	r2, #43	; 0x2b
 8004cf4:	2909      	cmp	r1, #9
 8004cf6:	7042      	strb	r2, [r0, #1]
 8004cf8:	dd2a      	ble.n	8004d50 <__exponent+0x70>
 8004cfa:	f10d 0407 	add.w	r4, sp, #7
 8004cfe:	46a4      	mov	ip, r4
 8004d00:	270a      	movs	r7, #10
 8004d02:	46a6      	mov	lr, r4
 8004d04:	460a      	mov	r2, r1
 8004d06:	fb91 f6f7 	sdiv	r6, r1, r7
 8004d0a:	fb07 1516 	mls	r5, r7, r6, r1
 8004d0e:	3530      	adds	r5, #48	; 0x30
 8004d10:	2a63      	cmp	r2, #99	; 0x63
 8004d12:	f104 34ff 	add.w	r4, r4, #4294967295
 8004d16:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d1a:	4631      	mov	r1, r6
 8004d1c:	dcf1      	bgt.n	8004d02 <__exponent+0x22>
 8004d1e:	3130      	adds	r1, #48	; 0x30
 8004d20:	f1ae 0502 	sub.w	r5, lr, #2
 8004d24:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d28:	1c44      	adds	r4, r0, #1
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	4561      	cmp	r1, ip
 8004d2e:	d30a      	bcc.n	8004d46 <__exponent+0x66>
 8004d30:	f10d 0209 	add.w	r2, sp, #9
 8004d34:	eba2 020e 	sub.w	r2, r2, lr
 8004d38:	4565      	cmp	r5, ip
 8004d3a:	bf88      	it	hi
 8004d3c:	2200      	movhi	r2, #0
 8004d3e:	4413      	add	r3, r2
 8004d40:	1a18      	subs	r0, r3, r0
 8004d42:	b003      	add	sp, #12
 8004d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d4a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004d4e:	e7ed      	b.n	8004d2c <__exponent+0x4c>
 8004d50:	2330      	movs	r3, #48	; 0x30
 8004d52:	3130      	adds	r1, #48	; 0x30
 8004d54:	7083      	strb	r3, [r0, #2]
 8004d56:	70c1      	strb	r1, [r0, #3]
 8004d58:	1d03      	adds	r3, r0, #4
 8004d5a:	e7f1      	b.n	8004d40 <__exponent+0x60>

08004d5c <_printf_float>:
 8004d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d60:	ed2d 8b02 	vpush	{d8}
 8004d64:	b08d      	sub	sp, #52	; 0x34
 8004d66:	460c      	mov	r4, r1
 8004d68:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004d6c:	4616      	mov	r6, r2
 8004d6e:	461f      	mov	r7, r3
 8004d70:	4605      	mov	r5, r0
 8004d72:	f001 fe35 	bl	80069e0 <_localeconv_r>
 8004d76:	f8d0 a000 	ldr.w	sl, [r0]
 8004d7a:	4650      	mov	r0, sl
 8004d7c:	f7fb fa28 	bl	80001d0 <strlen>
 8004d80:	2300      	movs	r3, #0
 8004d82:	930a      	str	r3, [sp, #40]	; 0x28
 8004d84:	6823      	ldr	r3, [r4, #0]
 8004d86:	9305      	str	r3, [sp, #20]
 8004d88:	f8d8 3000 	ldr.w	r3, [r8]
 8004d8c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004d90:	3307      	adds	r3, #7
 8004d92:	f023 0307 	bic.w	r3, r3, #7
 8004d96:	f103 0208 	add.w	r2, r3, #8
 8004d9a:	f8c8 2000 	str.w	r2, [r8]
 8004d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004da6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004daa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004dae:	9307      	str	r3, [sp, #28]
 8004db0:	f8cd 8018 	str.w	r8, [sp, #24]
 8004db4:	ee08 0a10 	vmov	s16, r0
 8004db8:	4b9f      	ldr	r3, [pc, #636]	; (8005038 <_printf_float+0x2dc>)
 8004dba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8004dc2:	f7fb feb3 	bl	8000b2c <__aeabi_dcmpun>
 8004dc6:	bb88      	cbnz	r0, 8004e2c <_printf_float+0xd0>
 8004dc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dcc:	4b9a      	ldr	r3, [pc, #616]	; (8005038 <_printf_float+0x2dc>)
 8004dce:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd2:	f7fb fe8d 	bl	8000af0 <__aeabi_dcmple>
 8004dd6:	bb48      	cbnz	r0, 8004e2c <_printf_float+0xd0>
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2300      	movs	r3, #0
 8004ddc:	4640      	mov	r0, r8
 8004dde:	4649      	mov	r1, r9
 8004de0:	f7fb fe7c 	bl	8000adc <__aeabi_dcmplt>
 8004de4:	b110      	cbz	r0, 8004dec <_printf_float+0x90>
 8004de6:	232d      	movs	r3, #45	; 0x2d
 8004de8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dec:	4b93      	ldr	r3, [pc, #588]	; (800503c <_printf_float+0x2e0>)
 8004dee:	4894      	ldr	r0, [pc, #592]	; (8005040 <_printf_float+0x2e4>)
 8004df0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004df4:	bf94      	ite	ls
 8004df6:	4698      	movls	r8, r3
 8004df8:	4680      	movhi	r8, r0
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	6123      	str	r3, [r4, #16]
 8004dfe:	9b05      	ldr	r3, [sp, #20]
 8004e00:	f023 0204 	bic.w	r2, r3, #4
 8004e04:	6022      	str	r2, [r4, #0]
 8004e06:	f04f 0900 	mov.w	r9, #0
 8004e0a:	9700      	str	r7, [sp, #0]
 8004e0c:	4633      	mov	r3, r6
 8004e0e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e10:	4621      	mov	r1, r4
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 f9d8 	bl	80051c8 <_printf_common>
 8004e18:	3001      	adds	r0, #1
 8004e1a:	f040 8090 	bne.w	8004f3e <_printf_float+0x1e2>
 8004e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e22:	b00d      	add	sp, #52	; 0x34
 8004e24:	ecbd 8b02 	vpop	{d8}
 8004e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e2c:	4642      	mov	r2, r8
 8004e2e:	464b      	mov	r3, r9
 8004e30:	4640      	mov	r0, r8
 8004e32:	4649      	mov	r1, r9
 8004e34:	f7fb fe7a 	bl	8000b2c <__aeabi_dcmpun>
 8004e38:	b140      	cbz	r0, 8004e4c <_printf_float+0xf0>
 8004e3a:	464b      	mov	r3, r9
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	bfbc      	itt	lt
 8004e40:	232d      	movlt	r3, #45	; 0x2d
 8004e42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e46:	487f      	ldr	r0, [pc, #508]	; (8005044 <_printf_float+0x2e8>)
 8004e48:	4b7f      	ldr	r3, [pc, #508]	; (8005048 <_printf_float+0x2ec>)
 8004e4a:	e7d1      	b.n	8004df0 <_printf_float+0x94>
 8004e4c:	6863      	ldr	r3, [r4, #4]
 8004e4e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004e52:	9206      	str	r2, [sp, #24]
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	d13f      	bne.n	8004ed8 <_printf_float+0x17c>
 8004e58:	2306      	movs	r3, #6
 8004e5a:	6063      	str	r3, [r4, #4]
 8004e5c:	9b05      	ldr	r3, [sp, #20]
 8004e5e:	6861      	ldr	r1, [r4, #4]
 8004e60:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004e64:	2300      	movs	r3, #0
 8004e66:	9303      	str	r3, [sp, #12]
 8004e68:	ab0a      	add	r3, sp, #40	; 0x28
 8004e6a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004e6e:	ab09      	add	r3, sp, #36	; 0x24
 8004e70:	ec49 8b10 	vmov	d0, r8, r9
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	6022      	str	r2, [r4, #0]
 8004e78:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	f7ff fecd 	bl	8004c1c <__cvt>
 8004e82:	9b06      	ldr	r3, [sp, #24]
 8004e84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e86:	2b47      	cmp	r3, #71	; 0x47
 8004e88:	4680      	mov	r8, r0
 8004e8a:	d108      	bne.n	8004e9e <_printf_float+0x142>
 8004e8c:	1cc8      	adds	r0, r1, #3
 8004e8e:	db02      	blt.n	8004e96 <_printf_float+0x13a>
 8004e90:	6863      	ldr	r3, [r4, #4]
 8004e92:	4299      	cmp	r1, r3
 8004e94:	dd41      	ble.n	8004f1a <_printf_float+0x1be>
 8004e96:	f1ab 0b02 	sub.w	fp, fp, #2
 8004e9a:	fa5f fb8b 	uxtb.w	fp, fp
 8004e9e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ea2:	d820      	bhi.n	8004ee6 <_printf_float+0x18a>
 8004ea4:	3901      	subs	r1, #1
 8004ea6:	465a      	mov	r2, fp
 8004ea8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004eac:	9109      	str	r1, [sp, #36]	; 0x24
 8004eae:	f7ff ff17 	bl	8004ce0 <__exponent>
 8004eb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004eb4:	1813      	adds	r3, r2, r0
 8004eb6:	2a01      	cmp	r2, #1
 8004eb8:	4681      	mov	r9, r0
 8004eba:	6123      	str	r3, [r4, #16]
 8004ebc:	dc02      	bgt.n	8004ec4 <_printf_float+0x168>
 8004ebe:	6822      	ldr	r2, [r4, #0]
 8004ec0:	07d2      	lsls	r2, r2, #31
 8004ec2:	d501      	bpl.n	8004ec8 <_printf_float+0x16c>
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	6123      	str	r3, [r4, #16]
 8004ec8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d09c      	beq.n	8004e0a <_printf_float+0xae>
 8004ed0:	232d      	movs	r3, #45	; 0x2d
 8004ed2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ed6:	e798      	b.n	8004e0a <_printf_float+0xae>
 8004ed8:	9a06      	ldr	r2, [sp, #24]
 8004eda:	2a47      	cmp	r2, #71	; 0x47
 8004edc:	d1be      	bne.n	8004e5c <_printf_float+0x100>
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1bc      	bne.n	8004e5c <_printf_float+0x100>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e7b9      	b.n	8004e5a <_printf_float+0xfe>
 8004ee6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004eea:	d118      	bne.n	8004f1e <_printf_float+0x1c2>
 8004eec:	2900      	cmp	r1, #0
 8004eee:	6863      	ldr	r3, [r4, #4]
 8004ef0:	dd0b      	ble.n	8004f0a <_printf_float+0x1ae>
 8004ef2:	6121      	str	r1, [r4, #16]
 8004ef4:	b913      	cbnz	r3, 8004efc <_printf_float+0x1a0>
 8004ef6:	6822      	ldr	r2, [r4, #0]
 8004ef8:	07d0      	lsls	r0, r2, #31
 8004efa:	d502      	bpl.n	8004f02 <_printf_float+0x1a6>
 8004efc:	3301      	adds	r3, #1
 8004efe:	440b      	add	r3, r1
 8004f00:	6123      	str	r3, [r4, #16]
 8004f02:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f04:	f04f 0900 	mov.w	r9, #0
 8004f08:	e7de      	b.n	8004ec8 <_printf_float+0x16c>
 8004f0a:	b913      	cbnz	r3, 8004f12 <_printf_float+0x1b6>
 8004f0c:	6822      	ldr	r2, [r4, #0]
 8004f0e:	07d2      	lsls	r2, r2, #31
 8004f10:	d501      	bpl.n	8004f16 <_printf_float+0x1ba>
 8004f12:	3302      	adds	r3, #2
 8004f14:	e7f4      	b.n	8004f00 <_printf_float+0x1a4>
 8004f16:	2301      	movs	r3, #1
 8004f18:	e7f2      	b.n	8004f00 <_printf_float+0x1a4>
 8004f1a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f20:	4299      	cmp	r1, r3
 8004f22:	db05      	blt.n	8004f30 <_printf_float+0x1d4>
 8004f24:	6823      	ldr	r3, [r4, #0]
 8004f26:	6121      	str	r1, [r4, #16]
 8004f28:	07d8      	lsls	r0, r3, #31
 8004f2a:	d5ea      	bpl.n	8004f02 <_printf_float+0x1a6>
 8004f2c:	1c4b      	adds	r3, r1, #1
 8004f2e:	e7e7      	b.n	8004f00 <_printf_float+0x1a4>
 8004f30:	2900      	cmp	r1, #0
 8004f32:	bfd4      	ite	le
 8004f34:	f1c1 0202 	rsble	r2, r1, #2
 8004f38:	2201      	movgt	r2, #1
 8004f3a:	4413      	add	r3, r2
 8004f3c:	e7e0      	b.n	8004f00 <_printf_float+0x1a4>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	055a      	lsls	r2, r3, #21
 8004f42:	d407      	bmi.n	8004f54 <_printf_float+0x1f8>
 8004f44:	6923      	ldr	r3, [r4, #16]
 8004f46:	4642      	mov	r2, r8
 8004f48:	4631      	mov	r1, r6
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	47b8      	blx	r7
 8004f4e:	3001      	adds	r0, #1
 8004f50:	d12c      	bne.n	8004fac <_printf_float+0x250>
 8004f52:	e764      	b.n	8004e1e <_printf_float+0xc2>
 8004f54:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f58:	f240 80e0 	bls.w	800511c <_printf_float+0x3c0>
 8004f5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f60:	2200      	movs	r2, #0
 8004f62:	2300      	movs	r3, #0
 8004f64:	f7fb fdb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	d034      	beq.n	8004fd6 <_printf_float+0x27a>
 8004f6c:	4a37      	ldr	r2, [pc, #220]	; (800504c <_printf_float+0x2f0>)
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4631      	mov	r1, r6
 8004f72:	4628      	mov	r0, r5
 8004f74:	47b8      	blx	r7
 8004f76:	3001      	adds	r0, #1
 8004f78:	f43f af51 	beq.w	8004e1e <_printf_float+0xc2>
 8004f7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f80:	429a      	cmp	r2, r3
 8004f82:	db02      	blt.n	8004f8a <_printf_float+0x22e>
 8004f84:	6823      	ldr	r3, [r4, #0]
 8004f86:	07d8      	lsls	r0, r3, #31
 8004f88:	d510      	bpl.n	8004fac <_printf_float+0x250>
 8004f8a:	ee18 3a10 	vmov	r3, s16
 8004f8e:	4652      	mov	r2, sl
 8004f90:	4631      	mov	r1, r6
 8004f92:	4628      	mov	r0, r5
 8004f94:	47b8      	blx	r7
 8004f96:	3001      	adds	r0, #1
 8004f98:	f43f af41 	beq.w	8004e1e <_printf_float+0xc2>
 8004f9c:	f04f 0800 	mov.w	r8, #0
 8004fa0:	f104 091a 	add.w	r9, r4, #26
 8004fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	4543      	cmp	r3, r8
 8004faa:	dc09      	bgt.n	8004fc0 <_printf_float+0x264>
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	079b      	lsls	r3, r3, #30
 8004fb0:	f100 8105 	bmi.w	80051be <_printf_float+0x462>
 8004fb4:	68e0      	ldr	r0, [r4, #12]
 8004fb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fb8:	4298      	cmp	r0, r3
 8004fba:	bfb8      	it	lt
 8004fbc:	4618      	movlt	r0, r3
 8004fbe:	e730      	b.n	8004e22 <_printf_float+0xc6>
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	464a      	mov	r2, r9
 8004fc4:	4631      	mov	r1, r6
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	47b8      	blx	r7
 8004fca:	3001      	adds	r0, #1
 8004fcc:	f43f af27 	beq.w	8004e1e <_printf_float+0xc2>
 8004fd0:	f108 0801 	add.w	r8, r8, #1
 8004fd4:	e7e6      	b.n	8004fa4 <_printf_float+0x248>
 8004fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	dc39      	bgt.n	8005050 <_printf_float+0x2f4>
 8004fdc:	4a1b      	ldr	r2, [pc, #108]	; (800504c <_printf_float+0x2f0>)
 8004fde:	2301      	movs	r3, #1
 8004fe0:	4631      	mov	r1, r6
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	47b8      	blx	r7
 8004fe6:	3001      	adds	r0, #1
 8004fe8:	f43f af19 	beq.w	8004e1e <_printf_float+0xc2>
 8004fec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	d102      	bne.n	8004ffa <_printf_float+0x29e>
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	07d9      	lsls	r1, r3, #31
 8004ff8:	d5d8      	bpl.n	8004fac <_printf_float+0x250>
 8004ffa:	ee18 3a10 	vmov	r3, s16
 8004ffe:	4652      	mov	r2, sl
 8005000:	4631      	mov	r1, r6
 8005002:	4628      	mov	r0, r5
 8005004:	47b8      	blx	r7
 8005006:	3001      	adds	r0, #1
 8005008:	f43f af09 	beq.w	8004e1e <_printf_float+0xc2>
 800500c:	f04f 0900 	mov.w	r9, #0
 8005010:	f104 0a1a 	add.w	sl, r4, #26
 8005014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005016:	425b      	negs	r3, r3
 8005018:	454b      	cmp	r3, r9
 800501a:	dc01      	bgt.n	8005020 <_printf_float+0x2c4>
 800501c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800501e:	e792      	b.n	8004f46 <_printf_float+0x1ea>
 8005020:	2301      	movs	r3, #1
 8005022:	4652      	mov	r2, sl
 8005024:	4631      	mov	r1, r6
 8005026:	4628      	mov	r0, r5
 8005028:	47b8      	blx	r7
 800502a:	3001      	adds	r0, #1
 800502c:	f43f aef7 	beq.w	8004e1e <_printf_float+0xc2>
 8005030:	f109 0901 	add.w	r9, r9, #1
 8005034:	e7ee      	b.n	8005014 <_printf_float+0x2b8>
 8005036:	bf00      	nop
 8005038:	7fefffff 	.word	0x7fefffff
 800503c:	08007d58 	.word	0x08007d58
 8005040:	08007d5c 	.word	0x08007d5c
 8005044:	08007d64 	.word	0x08007d64
 8005048:	08007d60 	.word	0x08007d60
 800504c:	08007d68 	.word	0x08007d68
 8005050:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005052:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005054:	429a      	cmp	r2, r3
 8005056:	bfa8      	it	ge
 8005058:	461a      	movge	r2, r3
 800505a:	2a00      	cmp	r2, #0
 800505c:	4691      	mov	r9, r2
 800505e:	dc37      	bgt.n	80050d0 <_printf_float+0x374>
 8005060:	f04f 0b00 	mov.w	fp, #0
 8005064:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005068:	f104 021a 	add.w	r2, r4, #26
 800506c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800506e:	9305      	str	r3, [sp, #20]
 8005070:	eba3 0309 	sub.w	r3, r3, r9
 8005074:	455b      	cmp	r3, fp
 8005076:	dc33      	bgt.n	80050e0 <_printf_float+0x384>
 8005078:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800507c:	429a      	cmp	r2, r3
 800507e:	db3b      	blt.n	80050f8 <_printf_float+0x39c>
 8005080:	6823      	ldr	r3, [r4, #0]
 8005082:	07da      	lsls	r2, r3, #31
 8005084:	d438      	bmi.n	80050f8 <_printf_float+0x39c>
 8005086:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005088:	9b05      	ldr	r3, [sp, #20]
 800508a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	eba2 0901 	sub.w	r9, r2, r1
 8005092:	4599      	cmp	r9, r3
 8005094:	bfa8      	it	ge
 8005096:	4699      	movge	r9, r3
 8005098:	f1b9 0f00 	cmp.w	r9, #0
 800509c:	dc35      	bgt.n	800510a <_printf_float+0x3ae>
 800509e:	f04f 0800 	mov.w	r8, #0
 80050a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050a6:	f104 0a1a 	add.w	sl, r4, #26
 80050aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050ae:	1a9b      	subs	r3, r3, r2
 80050b0:	eba3 0309 	sub.w	r3, r3, r9
 80050b4:	4543      	cmp	r3, r8
 80050b6:	f77f af79 	ble.w	8004fac <_printf_float+0x250>
 80050ba:	2301      	movs	r3, #1
 80050bc:	4652      	mov	r2, sl
 80050be:	4631      	mov	r1, r6
 80050c0:	4628      	mov	r0, r5
 80050c2:	47b8      	blx	r7
 80050c4:	3001      	adds	r0, #1
 80050c6:	f43f aeaa 	beq.w	8004e1e <_printf_float+0xc2>
 80050ca:	f108 0801 	add.w	r8, r8, #1
 80050ce:	e7ec      	b.n	80050aa <_printf_float+0x34e>
 80050d0:	4613      	mov	r3, r2
 80050d2:	4631      	mov	r1, r6
 80050d4:	4642      	mov	r2, r8
 80050d6:	4628      	mov	r0, r5
 80050d8:	47b8      	blx	r7
 80050da:	3001      	adds	r0, #1
 80050dc:	d1c0      	bne.n	8005060 <_printf_float+0x304>
 80050de:	e69e      	b.n	8004e1e <_printf_float+0xc2>
 80050e0:	2301      	movs	r3, #1
 80050e2:	4631      	mov	r1, r6
 80050e4:	4628      	mov	r0, r5
 80050e6:	9205      	str	r2, [sp, #20]
 80050e8:	47b8      	blx	r7
 80050ea:	3001      	adds	r0, #1
 80050ec:	f43f ae97 	beq.w	8004e1e <_printf_float+0xc2>
 80050f0:	9a05      	ldr	r2, [sp, #20]
 80050f2:	f10b 0b01 	add.w	fp, fp, #1
 80050f6:	e7b9      	b.n	800506c <_printf_float+0x310>
 80050f8:	ee18 3a10 	vmov	r3, s16
 80050fc:	4652      	mov	r2, sl
 80050fe:	4631      	mov	r1, r6
 8005100:	4628      	mov	r0, r5
 8005102:	47b8      	blx	r7
 8005104:	3001      	adds	r0, #1
 8005106:	d1be      	bne.n	8005086 <_printf_float+0x32a>
 8005108:	e689      	b.n	8004e1e <_printf_float+0xc2>
 800510a:	9a05      	ldr	r2, [sp, #20]
 800510c:	464b      	mov	r3, r9
 800510e:	4442      	add	r2, r8
 8005110:	4631      	mov	r1, r6
 8005112:	4628      	mov	r0, r5
 8005114:	47b8      	blx	r7
 8005116:	3001      	adds	r0, #1
 8005118:	d1c1      	bne.n	800509e <_printf_float+0x342>
 800511a:	e680      	b.n	8004e1e <_printf_float+0xc2>
 800511c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800511e:	2a01      	cmp	r2, #1
 8005120:	dc01      	bgt.n	8005126 <_printf_float+0x3ca>
 8005122:	07db      	lsls	r3, r3, #31
 8005124:	d538      	bpl.n	8005198 <_printf_float+0x43c>
 8005126:	2301      	movs	r3, #1
 8005128:	4642      	mov	r2, r8
 800512a:	4631      	mov	r1, r6
 800512c:	4628      	mov	r0, r5
 800512e:	47b8      	blx	r7
 8005130:	3001      	adds	r0, #1
 8005132:	f43f ae74 	beq.w	8004e1e <_printf_float+0xc2>
 8005136:	ee18 3a10 	vmov	r3, s16
 800513a:	4652      	mov	r2, sl
 800513c:	4631      	mov	r1, r6
 800513e:	4628      	mov	r0, r5
 8005140:	47b8      	blx	r7
 8005142:	3001      	adds	r0, #1
 8005144:	f43f ae6b 	beq.w	8004e1e <_printf_float+0xc2>
 8005148:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800514c:	2200      	movs	r2, #0
 800514e:	2300      	movs	r3, #0
 8005150:	f7fb fcba 	bl	8000ac8 <__aeabi_dcmpeq>
 8005154:	b9d8      	cbnz	r0, 800518e <_printf_float+0x432>
 8005156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005158:	f108 0201 	add.w	r2, r8, #1
 800515c:	3b01      	subs	r3, #1
 800515e:	4631      	mov	r1, r6
 8005160:	4628      	mov	r0, r5
 8005162:	47b8      	blx	r7
 8005164:	3001      	adds	r0, #1
 8005166:	d10e      	bne.n	8005186 <_printf_float+0x42a>
 8005168:	e659      	b.n	8004e1e <_printf_float+0xc2>
 800516a:	2301      	movs	r3, #1
 800516c:	4652      	mov	r2, sl
 800516e:	4631      	mov	r1, r6
 8005170:	4628      	mov	r0, r5
 8005172:	47b8      	blx	r7
 8005174:	3001      	adds	r0, #1
 8005176:	f43f ae52 	beq.w	8004e1e <_printf_float+0xc2>
 800517a:	f108 0801 	add.w	r8, r8, #1
 800517e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005180:	3b01      	subs	r3, #1
 8005182:	4543      	cmp	r3, r8
 8005184:	dcf1      	bgt.n	800516a <_printf_float+0x40e>
 8005186:	464b      	mov	r3, r9
 8005188:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800518c:	e6dc      	b.n	8004f48 <_printf_float+0x1ec>
 800518e:	f04f 0800 	mov.w	r8, #0
 8005192:	f104 0a1a 	add.w	sl, r4, #26
 8005196:	e7f2      	b.n	800517e <_printf_float+0x422>
 8005198:	2301      	movs	r3, #1
 800519a:	4642      	mov	r2, r8
 800519c:	e7df      	b.n	800515e <_printf_float+0x402>
 800519e:	2301      	movs	r3, #1
 80051a0:	464a      	mov	r2, r9
 80051a2:	4631      	mov	r1, r6
 80051a4:	4628      	mov	r0, r5
 80051a6:	47b8      	blx	r7
 80051a8:	3001      	adds	r0, #1
 80051aa:	f43f ae38 	beq.w	8004e1e <_printf_float+0xc2>
 80051ae:	f108 0801 	add.w	r8, r8, #1
 80051b2:	68e3      	ldr	r3, [r4, #12]
 80051b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051b6:	1a5b      	subs	r3, r3, r1
 80051b8:	4543      	cmp	r3, r8
 80051ba:	dcf0      	bgt.n	800519e <_printf_float+0x442>
 80051bc:	e6fa      	b.n	8004fb4 <_printf_float+0x258>
 80051be:	f04f 0800 	mov.w	r8, #0
 80051c2:	f104 0919 	add.w	r9, r4, #25
 80051c6:	e7f4      	b.n	80051b2 <_printf_float+0x456>

080051c8 <_printf_common>:
 80051c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051cc:	4616      	mov	r6, r2
 80051ce:	4699      	mov	r9, r3
 80051d0:	688a      	ldr	r2, [r1, #8]
 80051d2:	690b      	ldr	r3, [r1, #16]
 80051d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051d8:	4293      	cmp	r3, r2
 80051da:	bfb8      	it	lt
 80051dc:	4613      	movlt	r3, r2
 80051de:	6033      	str	r3, [r6, #0]
 80051e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051e4:	4607      	mov	r7, r0
 80051e6:	460c      	mov	r4, r1
 80051e8:	b10a      	cbz	r2, 80051ee <_printf_common+0x26>
 80051ea:	3301      	adds	r3, #1
 80051ec:	6033      	str	r3, [r6, #0]
 80051ee:	6823      	ldr	r3, [r4, #0]
 80051f0:	0699      	lsls	r1, r3, #26
 80051f2:	bf42      	ittt	mi
 80051f4:	6833      	ldrmi	r3, [r6, #0]
 80051f6:	3302      	addmi	r3, #2
 80051f8:	6033      	strmi	r3, [r6, #0]
 80051fa:	6825      	ldr	r5, [r4, #0]
 80051fc:	f015 0506 	ands.w	r5, r5, #6
 8005200:	d106      	bne.n	8005210 <_printf_common+0x48>
 8005202:	f104 0a19 	add.w	sl, r4, #25
 8005206:	68e3      	ldr	r3, [r4, #12]
 8005208:	6832      	ldr	r2, [r6, #0]
 800520a:	1a9b      	subs	r3, r3, r2
 800520c:	42ab      	cmp	r3, r5
 800520e:	dc26      	bgt.n	800525e <_printf_common+0x96>
 8005210:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005214:	1e13      	subs	r3, r2, #0
 8005216:	6822      	ldr	r2, [r4, #0]
 8005218:	bf18      	it	ne
 800521a:	2301      	movne	r3, #1
 800521c:	0692      	lsls	r2, r2, #26
 800521e:	d42b      	bmi.n	8005278 <_printf_common+0xb0>
 8005220:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005224:	4649      	mov	r1, r9
 8005226:	4638      	mov	r0, r7
 8005228:	47c0      	blx	r8
 800522a:	3001      	adds	r0, #1
 800522c:	d01e      	beq.n	800526c <_printf_common+0xa4>
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	68e5      	ldr	r5, [r4, #12]
 8005232:	6832      	ldr	r2, [r6, #0]
 8005234:	f003 0306 	and.w	r3, r3, #6
 8005238:	2b04      	cmp	r3, #4
 800523a:	bf08      	it	eq
 800523c:	1aad      	subeq	r5, r5, r2
 800523e:	68a3      	ldr	r3, [r4, #8]
 8005240:	6922      	ldr	r2, [r4, #16]
 8005242:	bf0c      	ite	eq
 8005244:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005248:	2500      	movne	r5, #0
 800524a:	4293      	cmp	r3, r2
 800524c:	bfc4      	itt	gt
 800524e:	1a9b      	subgt	r3, r3, r2
 8005250:	18ed      	addgt	r5, r5, r3
 8005252:	2600      	movs	r6, #0
 8005254:	341a      	adds	r4, #26
 8005256:	42b5      	cmp	r5, r6
 8005258:	d11a      	bne.n	8005290 <_printf_common+0xc8>
 800525a:	2000      	movs	r0, #0
 800525c:	e008      	b.n	8005270 <_printf_common+0xa8>
 800525e:	2301      	movs	r3, #1
 8005260:	4652      	mov	r2, sl
 8005262:	4649      	mov	r1, r9
 8005264:	4638      	mov	r0, r7
 8005266:	47c0      	blx	r8
 8005268:	3001      	adds	r0, #1
 800526a:	d103      	bne.n	8005274 <_printf_common+0xac>
 800526c:	f04f 30ff 	mov.w	r0, #4294967295
 8005270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005274:	3501      	adds	r5, #1
 8005276:	e7c6      	b.n	8005206 <_printf_common+0x3e>
 8005278:	18e1      	adds	r1, r4, r3
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	2030      	movs	r0, #48	; 0x30
 800527e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005282:	4422      	add	r2, r4
 8005284:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005288:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800528c:	3302      	adds	r3, #2
 800528e:	e7c7      	b.n	8005220 <_printf_common+0x58>
 8005290:	2301      	movs	r3, #1
 8005292:	4622      	mov	r2, r4
 8005294:	4649      	mov	r1, r9
 8005296:	4638      	mov	r0, r7
 8005298:	47c0      	blx	r8
 800529a:	3001      	adds	r0, #1
 800529c:	d0e6      	beq.n	800526c <_printf_common+0xa4>
 800529e:	3601      	adds	r6, #1
 80052a0:	e7d9      	b.n	8005256 <_printf_common+0x8e>
	...

080052a4 <_printf_i>:
 80052a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052a8:	460c      	mov	r4, r1
 80052aa:	4691      	mov	r9, r2
 80052ac:	7e27      	ldrb	r7, [r4, #24]
 80052ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 80052b0:	2f78      	cmp	r7, #120	; 0x78
 80052b2:	4680      	mov	r8, r0
 80052b4:	469a      	mov	sl, r3
 80052b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052ba:	d807      	bhi.n	80052cc <_printf_i+0x28>
 80052bc:	2f62      	cmp	r7, #98	; 0x62
 80052be:	d80a      	bhi.n	80052d6 <_printf_i+0x32>
 80052c0:	2f00      	cmp	r7, #0
 80052c2:	f000 80d8 	beq.w	8005476 <_printf_i+0x1d2>
 80052c6:	2f58      	cmp	r7, #88	; 0x58
 80052c8:	f000 80a3 	beq.w	8005412 <_printf_i+0x16e>
 80052cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80052d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052d4:	e03a      	b.n	800534c <_printf_i+0xa8>
 80052d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052da:	2b15      	cmp	r3, #21
 80052dc:	d8f6      	bhi.n	80052cc <_printf_i+0x28>
 80052de:	a001      	add	r0, pc, #4	; (adr r0, 80052e4 <_printf_i+0x40>)
 80052e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80052e4:	0800533d 	.word	0x0800533d
 80052e8:	08005351 	.word	0x08005351
 80052ec:	080052cd 	.word	0x080052cd
 80052f0:	080052cd 	.word	0x080052cd
 80052f4:	080052cd 	.word	0x080052cd
 80052f8:	080052cd 	.word	0x080052cd
 80052fc:	08005351 	.word	0x08005351
 8005300:	080052cd 	.word	0x080052cd
 8005304:	080052cd 	.word	0x080052cd
 8005308:	080052cd 	.word	0x080052cd
 800530c:	080052cd 	.word	0x080052cd
 8005310:	0800545d 	.word	0x0800545d
 8005314:	08005381 	.word	0x08005381
 8005318:	0800543f 	.word	0x0800543f
 800531c:	080052cd 	.word	0x080052cd
 8005320:	080052cd 	.word	0x080052cd
 8005324:	0800547f 	.word	0x0800547f
 8005328:	080052cd 	.word	0x080052cd
 800532c:	08005381 	.word	0x08005381
 8005330:	080052cd 	.word	0x080052cd
 8005334:	080052cd 	.word	0x080052cd
 8005338:	08005447 	.word	0x08005447
 800533c:	680b      	ldr	r3, [r1, #0]
 800533e:	1d1a      	adds	r2, r3, #4
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	600a      	str	r2, [r1, #0]
 8005344:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005348:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800534c:	2301      	movs	r3, #1
 800534e:	e0a3      	b.n	8005498 <_printf_i+0x1f4>
 8005350:	6825      	ldr	r5, [r4, #0]
 8005352:	6808      	ldr	r0, [r1, #0]
 8005354:	062e      	lsls	r6, r5, #24
 8005356:	f100 0304 	add.w	r3, r0, #4
 800535a:	d50a      	bpl.n	8005372 <_printf_i+0xce>
 800535c:	6805      	ldr	r5, [r0, #0]
 800535e:	600b      	str	r3, [r1, #0]
 8005360:	2d00      	cmp	r5, #0
 8005362:	da03      	bge.n	800536c <_printf_i+0xc8>
 8005364:	232d      	movs	r3, #45	; 0x2d
 8005366:	426d      	negs	r5, r5
 8005368:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800536c:	485e      	ldr	r0, [pc, #376]	; (80054e8 <_printf_i+0x244>)
 800536e:	230a      	movs	r3, #10
 8005370:	e019      	b.n	80053a6 <_printf_i+0x102>
 8005372:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005376:	6805      	ldr	r5, [r0, #0]
 8005378:	600b      	str	r3, [r1, #0]
 800537a:	bf18      	it	ne
 800537c:	b22d      	sxthne	r5, r5
 800537e:	e7ef      	b.n	8005360 <_printf_i+0xbc>
 8005380:	680b      	ldr	r3, [r1, #0]
 8005382:	6825      	ldr	r5, [r4, #0]
 8005384:	1d18      	adds	r0, r3, #4
 8005386:	6008      	str	r0, [r1, #0]
 8005388:	0628      	lsls	r0, r5, #24
 800538a:	d501      	bpl.n	8005390 <_printf_i+0xec>
 800538c:	681d      	ldr	r5, [r3, #0]
 800538e:	e002      	b.n	8005396 <_printf_i+0xf2>
 8005390:	0669      	lsls	r1, r5, #25
 8005392:	d5fb      	bpl.n	800538c <_printf_i+0xe8>
 8005394:	881d      	ldrh	r5, [r3, #0]
 8005396:	4854      	ldr	r0, [pc, #336]	; (80054e8 <_printf_i+0x244>)
 8005398:	2f6f      	cmp	r7, #111	; 0x6f
 800539a:	bf0c      	ite	eq
 800539c:	2308      	moveq	r3, #8
 800539e:	230a      	movne	r3, #10
 80053a0:	2100      	movs	r1, #0
 80053a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053a6:	6866      	ldr	r6, [r4, #4]
 80053a8:	60a6      	str	r6, [r4, #8]
 80053aa:	2e00      	cmp	r6, #0
 80053ac:	bfa2      	ittt	ge
 80053ae:	6821      	ldrge	r1, [r4, #0]
 80053b0:	f021 0104 	bicge.w	r1, r1, #4
 80053b4:	6021      	strge	r1, [r4, #0]
 80053b6:	b90d      	cbnz	r5, 80053bc <_printf_i+0x118>
 80053b8:	2e00      	cmp	r6, #0
 80053ba:	d04d      	beq.n	8005458 <_printf_i+0x1b4>
 80053bc:	4616      	mov	r6, r2
 80053be:	fbb5 f1f3 	udiv	r1, r5, r3
 80053c2:	fb03 5711 	mls	r7, r3, r1, r5
 80053c6:	5dc7      	ldrb	r7, [r0, r7]
 80053c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053cc:	462f      	mov	r7, r5
 80053ce:	42bb      	cmp	r3, r7
 80053d0:	460d      	mov	r5, r1
 80053d2:	d9f4      	bls.n	80053be <_printf_i+0x11a>
 80053d4:	2b08      	cmp	r3, #8
 80053d6:	d10b      	bne.n	80053f0 <_printf_i+0x14c>
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	07df      	lsls	r7, r3, #31
 80053dc:	d508      	bpl.n	80053f0 <_printf_i+0x14c>
 80053de:	6923      	ldr	r3, [r4, #16]
 80053e0:	6861      	ldr	r1, [r4, #4]
 80053e2:	4299      	cmp	r1, r3
 80053e4:	bfde      	ittt	le
 80053e6:	2330      	movle	r3, #48	; 0x30
 80053e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80053ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80053f0:	1b92      	subs	r2, r2, r6
 80053f2:	6122      	str	r2, [r4, #16]
 80053f4:	f8cd a000 	str.w	sl, [sp]
 80053f8:	464b      	mov	r3, r9
 80053fa:	aa03      	add	r2, sp, #12
 80053fc:	4621      	mov	r1, r4
 80053fe:	4640      	mov	r0, r8
 8005400:	f7ff fee2 	bl	80051c8 <_printf_common>
 8005404:	3001      	adds	r0, #1
 8005406:	d14c      	bne.n	80054a2 <_printf_i+0x1fe>
 8005408:	f04f 30ff 	mov.w	r0, #4294967295
 800540c:	b004      	add	sp, #16
 800540e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005412:	4835      	ldr	r0, [pc, #212]	; (80054e8 <_printf_i+0x244>)
 8005414:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005418:	6823      	ldr	r3, [r4, #0]
 800541a:	680e      	ldr	r6, [r1, #0]
 800541c:	061f      	lsls	r7, r3, #24
 800541e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005422:	600e      	str	r6, [r1, #0]
 8005424:	d514      	bpl.n	8005450 <_printf_i+0x1ac>
 8005426:	07d9      	lsls	r1, r3, #31
 8005428:	bf44      	itt	mi
 800542a:	f043 0320 	orrmi.w	r3, r3, #32
 800542e:	6023      	strmi	r3, [r4, #0]
 8005430:	b91d      	cbnz	r5, 800543a <_printf_i+0x196>
 8005432:	6823      	ldr	r3, [r4, #0]
 8005434:	f023 0320 	bic.w	r3, r3, #32
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	2310      	movs	r3, #16
 800543c:	e7b0      	b.n	80053a0 <_printf_i+0xfc>
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	f043 0320 	orr.w	r3, r3, #32
 8005444:	6023      	str	r3, [r4, #0]
 8005446:	2378      	movs	r3, #120	; 0x78
 8005448:	4828      	ldr	r0, [pc, #160]	; (80054ec <_printf_i+0x248>)
 800544a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800544e:	e7e3      	b.n	8005418 <_printf_i+0x174>
 8005450:	065e      	lsls	r6, r3, #25
 8005452:	bf48      	it	mi
 8005454:	b2ad      	uxthmi	r5, r5
 8005456:	e7e6      	b.n	8005426 <_printf_i+0x182>
 8005458:	4616      	mov	r6, r2
 800545a:	e7bb      	b.n	80053d4 <_printf_i+0x130>
 800545c:	680b      	ldr	r3, [r1, #0]
 800545e:	6826      	ldr	r6, [r4, #0]
 8005460:	6960      	ldr	r0, [r4, #20]
 8005462:	1d1d      	adds	r5, r3, #4
 8005464:	600d      	str	r5, [r1, #0]
 8005466:	0635      	lsls	r5, r6, #24
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	d501      	bpl.n	8005470 <_printf_i+0x1cc>
 800546c:	6018      	str	r0, [r3, #0]
 800546e:	e002      	b.n	8005476 <_printf_i+0x1d2>
 8005470:	0671      	lsls	r1, r6, #25
 8005472:	d5fb      	bpl.n	800546c <_printf_i+0x1c8>
 8005474:	8018      	strh	r0, [r3, #0]
 8005476:	2300      	movs	r3, #0
 8005478:	6123      	str	r3, [r4, #16]
 800547a:	4616      	mov	r6, r2
 800547c:	e7ba      	b.n	80053f4 <_printf_i+0x150>
 800547e:	680b      	ldr	r3, [r1, #0]
 8005480:	1d1a      	adds	r2, r3, #4
 8005482:	600a      	str	r2, [r1, #0]
 8005484:	681e      	ldr	r6, [r3, #0]
 8005486:	6862      	ldr	r2, [r4, #4]
 8005488:	2100      	movs	r1, #0
 800548a:	4630      	mov	r0, r6
 800548c:	f7fa fea8 	bl	80001e0 <memchr>
 8005490:	b108      	cbz	r0, 8005496 <_printf_i+0x1f2>
 8005492:	1b80      	subs	r0, r0, r6
 8005494:	6060      	str	r0, [r4, #4]
 8005496:	6863      	ldr	r3, [r4, #4]
 8005498:	6123      	str	r3, [r4, #16]
 800549a:	2300      	movs	r3, #0
 800549c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a0:	e7a8      	b.n	80053f4 <_printf_i+0x150>
 80054a2:	6923      	ldr	r3, [r4, #16]
 80054a4:	4632      	mov	r2, r6
 80054a6:	4649      	mov	r1, r9
 80054a8:	4640      	mov	r0, r8
 80054aa:	47d0      	blx	sl
 80054ac:	3001      	adds	r0, #1
 80054ae:	d0ab      	beq.n	8005408 <_printf_i+0x164>
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	079b      	lsls	r3, r3, #30
 80054b4:	d413      	bmi.n	80054de <_printf_i+0x23a>
 80054b6:	68e0      	ldr	r0, [r4, #12]
 80054b8:	9b03      	ldr	r3, [sp, #12]
 80054ba:	4298      	cmp	r0, r3
 80054bc:	bfb8      	it	lt
 80054be:	4618      	movlt	r0, r3
 80054c0:	e7a4      	b.n	800540c <_printf_i+0x168>
 80054c2:	2301      	movs	r3, #1
 80054c4:	4632      	mov	r2, r6
 80054c6:	4649      	mov	r1, r9
 80054c8:	4640      	mov	r0, r8
 80054ca:	47d0      	blx	sl
 80054cc:	3001      	adds	r0, #1
 80054ce:	d09b      	beq.n	8005408 <_printf_i+0x164>
 80054d0:	3501      	adds	r5, #1
 80054d2:	68e3      	ldr	r3, [r4, #12]
 80054d4:	9903      	ldr	r1, [sp, #12]
 80054d6:	1a5b      	subs	r3, r3, r1
 80054d8:	42ab      	cmp	r3, r5
 80054da:	dcf2      	bgt.n	80054c2 <_printf_i+0x21e>
 80054dc:	e7eb      	b.n	80054b6 <_printf_i+0x212>
 80054de:	2500      	movs	r5, #0
 80054e0:	f104 0619 	add.w	r6, r4, #25
 80054e4:	e7f5      	b.n	80054d2 <_printf_i+0x22e>
 80054e6:	bf00      	nop
 80054e8:	08007d6a 	.word	0x08007d6a
 80054ec:	08007d7b 	.word	0x08007d7b

080054f0 <iprintf>:
 80054f0:	b40f      	push	{r0, r1, r2, r3}
 80054f2:	4b0a      	ldr	r3, [pc, #40]	; (800551c <iprintf+0x2c>)
 80054f4:	b513      	push	{r0, r1, r4, lr}
 80054f6:	681c      	ldr	r4, [r3, #0]
 80054f8:	b124      	cbz	r4, 8005504 <iprintf+0x14>
 80054fa:	69a3      	ldr	r3, [r4, #24]
 80054fc:	b913      	cbnz	r3, 8005504 <iprintf+0x14>
 80054fe:	4620      	mov	r0, r4
 8005500:	f001 f9d0 	bl	80068a4 <__sinit>
 8005504:	ab05      	add	r3, sp, #20
 8005506:	9a04      	ldr	r2, [sp, #16]
 8005508:	68a1      	ldr	r1, [r4, #8]
 800550a:	9301      	str	r3, [sp, #4]
 800550c:	4620      	mov	r0, r4
 800550e:	f002 f8a7 	bl	8007660 <_vfiprintf_r>
 8005512:	b002      	add	sp, #8
 8005514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005518:	b004      	add	sp, #16
 800551a:	4770      	bx	lr
 800551c:	2000000c 	.word	0x2000000c

08005520 <_puts_r>:
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	460e      	mov	r6, r1
 8005524:	4605      	mov	r5, r0
 8005526:	b118      	cbz	r0, 8005530 <_puts_r+0x10>
 8005528:	6983      	ldr	r3, [r0, #24]
 800552a:	b90b      	cbnz	r3, 8005530 <_puts_r+0x10>
 800552c:	f001 f9ba 	bl	80068a4 <__sinit>
 8005530:	69ab      	ldr	r3, [r5, #24]
 8005532:	68ac      	ldr	r4, [r5, #8]
 8005534:	b913      	cbnz	r3, 800553c <_puts_r+0x1c>
 8005536:	4628      	mov	r0, r5
 8005538:	f001 f9b4 	bl	80068a4 <__sinit>
 800553c:	4b2c      	ldr	r3, [pc, #176]	; (80055f0 <_puts_r+0xd0>)
 800553e:	429c      	cmp	r4, r3
 8005540:	d120      	bne.n	8005584 <_puts_r+0x64>
 8005542:	686c      	ldr	r4, [r5, #4]
 8005544:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005546:	07db      	lsls	r3, r3, #31
 8005548:	d405      	bmi.n	8005556 <_puts_r+0x36>
 800554a:	89a3      	ldrh	r3, [r4, #12]
 800554c:	0598      	lsls	r0, r3, #22
 800554e:	d402      	bmi.n	8005556 <_puts_r+0x36>
 8005550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005552:	f001 fa4a 	bl	80069ea <__retarget_lock_acquire_recursive>
 8005556:	89a3      	ldrh	r3, [r4, #12]
 8005558:	0719      	lsls	r1, r3, #28
 800555a:	d51d      	bpl.n	8005598 <_puts_r+0x78>
 800555c:	6923      	ldr	r3, [r4, #16]
 800555e:	b1db      	cbz	r3, 8005598 <_puts_r+0x78>
 8005560:	3e01      	subs	r6, #1
 8005562:	68a3      	ldr	r3, [r4, #8]
 8005564:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005568:	3b01      	subs	r3, #1
 800556a:	60a3      	str	r3, [r4, #8]
 800556c:	bb39      	cbnz	r1, 80055be <_puts_r+0x9e>
 800556e:	2b00      	cmp	r3, #0
 8005570:	da38      	bge.n	80055e4 <_puts_r+0xc4>
 8005572:	4622      	mov	r2, r4
 8005574:	210a      	movs	r1, #10
 8005576:	4628      	mov	r0, r5
 8005578:	f000 f942 	bl	8005800 <__swbuf_r>
 800557c:	3001      	adds	r0, #1
 800557e:	d011      	beq.n	80055a4 <_puts_r+0x84>
 8005580:	250a      	movs	r5, #10
 8005582:	e011      	b.n	80055a8 <_puts_r+0x88>
 8005584:	4b1b      	ldr	r3, [pc, #108]	; (80055f4 <_puts_r+0xd4>)
 8005586:	429c      	cmp	r4, r3
 8005588:	d101      	bne.n	800558e <_puts_r+0x6e>
 800558a:	68ac      	ldr	r4, [r5, #8]
 800558c:	e7da      	b.n	8005544 <_puts_r+0x24>
 800558e:	4b1a      	ldr	r3, [pc, #104]	; (80055f8 <_puts_r+0xd8>)
 8005590:	429c      	cmp	r4, r3
 8005592:	bf08      	it	eq
 8005594:	68ec      	ldreq	r4, [r5, #12]
 8005596:	e7d5      	b.n	8005544 <_puts_r+0x24>
 8005598:	4621      	mov	r1, r4
 800559a:	4628      	mov	r0, r5
 800559c:	f000 f982 	bl	80058a4 <__swsetup_r>
 80055a0:	2800      	cmp	r0, #0
 80055a2:	d0dd      	beq.n	8005560 <_puts_r+0x40>
 80055a4:	f04f 35ff 	mov.w	r5, #4294967295
 80055a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055aa:	07da      	lsls	r2, r3, #31
 80055ac:	d405      	bmi.n	80055ba <_puts_r+0x9a>
 80055ae:	89a3      	ldrh	r3, [r4, #12]
 80055b0:	059b      	lsls	r3, r3, #22
 80055b2:	d402      	bmi.n	80055ba <_puts_r+0x9a>
 80055b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055b6:	f001 fa19 	bl	80069ec <__retarget_lock_release_recursive>
 80055ba:	4628      	mov	r0, r5
 80055bc:	bd70      	pop	{r4, r5, r6, pc}
 80055be:	2b00      	cmp	r3, #0
 80055c0:	da04      	bge.n	80055cc <_puts_r+0xac>
 80055c2:	69a2      	ldr	r2, [r4, #24]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	dc06      	bgt.n	80055d6 <_puts_r+0xb6>
 80055c8:	290a      	cmp	r1, #10
 80055ca:	d004      	beq.n	80055d6 <_puts_r+0xb6>
 80055cc:	6823      	ldr	r3, [r4, #0]
 80055ce:	1c5a      	adds	r2, r3, #1
 80055d0:	6022      	str	r2, [r4, #0]
 80055d2:	7019      	strb	r1, [r3, #0]
 80055d4:	e7c5      	b.n	8005562 <_puts_r+0x42>
 80055d6:	4622      	mov	r2, r4
 80055d8:	4628      	mov	r0, r5
 80055da:	f000 f911 	bl	8005800 <__swbuf_r>
 80055de:	3001      	adds	r0, #1
 80055e0:	d1bf      	bne.n	8005562 <_puts_r+0x42>
 80055e2:	e7df      	b.n	80055a4 <_puts_r+0x84>
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	250a      	movs	r5, #10
 80055e8:	1c5a      	adds	r2, r3, #1
 80055ea:	6022      	str	r2, [r4, #0]
 80055ec:	701d      	strb	r5, [r3, #0]
 80055ee:	e7db      	b.n	80055a8 <_puts_r+0x88>
 80055f0:	08007e40 	.word	0x08007e40
 80055f4:	08007e60 	.word	0x08007e60
 80055f8:	08007e20 	.word	0x08007e20

080055fc <puts>:
 80055fc:	4b02      	ldr	r3, [pc, #8]	; (8005608 <puts+0xc>)
 80055fe:	4601      	mov	r1, r0
 8005600:	6818      	ldr	r0, [r3, #0]
 8005602:	f7ff bf8d 	b.w	8005520 <_puts_r>
 8005606:	bf00      	nop
 8005608:	2000000c 	.word	0x2000000c

0800560c <setvbuf>:
 800560c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005610:	461d      	mov	r5, r3
 8005612:	4b5d      	ldr	r3, [pc, #372]	; (8005788 <setvbuf+0x17c>)
 8005614:	681f      	ldr	r7, [r3, #0]
 8005616:	4604      	mov	r4, r0
 8005618:	460e      	mov	r6, r1
 800561a:	4690      	mov	r8, r2
 800561c:	b127      	cbz	r7, 8005628 <setvbuf+0x1c>
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	b913      	cbnz	r3, 8005628 <setvbuf+0x1c>
 8005622:	4638      	mov	r0, r7
 8005624:	f001 f93e 	bl	80068a4 <__sinit>
 8005628:	4b58      	ldr	r3, [pc, #352]	; (800578c <setvbuf+0x180>)
 800562a:	429c      	cmp	r4, r3
 800562c:	d167      	bne.n	80056fe <setvbuf+0xf2>
 800562e:	687c      	ldr	r4, [r7, #4]
 8005630:	f1b8 0f02 	cmp.w	r8, #2
 8005634:	d006      	beq.n	8005644 <setvbuf+0x38>
 8005636:	f1b8 0f01 	cmp.w	r8, #1
 800563a:	f200 809f 	bhi.w	800577c <setvbuf+0x170>
 800563e:	2d00      	cmp	r5, #0
 8005640:	f2c0 809c 	blt.w	800577c <setvbuf+0x170>
 8005644:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005646:	07db      	lsls	r3, r3, #31
 8005648:	d405      	bmi.n	8005656 <setvbuf+0x4a>
 800564a:	89a3      	ldrh	r3, [r4, #12]
 800564c:	0598      	lsls	r0, r3, #22
 800564e:	d402      	bmi.n	8005656 <setvbuf+0x4a>
 8005650:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005652:	f001 f9ca 	bl	80069ea <__retarget_lock_acquire_recursive>
 8005656:	4621      	mov	r1, r4
 8005658:	4638      	mov	r0, r7
 800565a:	f001 f88f 	bl	800677c <_fflush_r>
 800565e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005660:	b141      	cbz	r1, 8005674 <setvbuf+0x68>
 8005662:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005666:	4299      	cmp	r1, r3
 8005668:	d002      	beq.n	8005670 <setvbuf+0x64>
 800566a:	4638      	mov	r0, r7
 800566c:	f001 fdc8 	bl	8007200 <_free_r>
 8005670:	2300      	movs	r3, #0
 8005672:	6363      	str	r3, [r4, #52]	; 0x34
 8005674:	2300      	movs	r3, #0
 8005676:	61a3      	str	r3, [r4, #24]
 8005678:	6063      	str	r3, [r4, #4]
 800567a:	89a3      	ldrh	r3, [r4, #12]
 800567c:	0619      	lsls	r1, r3, #24
 800567e:	d503      	bpl.n	8005688 <setvbuf+0x7c>
 8005680:	6921      	ldr	r1, [r4, #16]
 8005682:	4638      	mov	r0, r7
 8005684:	f001 fdbc 	bl	8007200 <_free_r>
 8005688:	89a3      	ldrh	r3, [r4, #12]
 800568a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800568e:	f023 0303 	bic.w	r3, r3, #3
 8005692:	f1b8 0f02 	cmp.w	r8, #2
 8005696:	81a3      	strh	r3, [r4, #12]
 8005698:	d06c      	beq.n	8005774 <setvbuf+0x168>
 800569a:	ab01      	add	r3, sp, #4
 800569c:	466a      	mov	r2, sp
 800569e:	4621      	mov	r1, r4
 80056a0:	4638      	mov	r0, r7
 80056a2:	f001 f9a4 	bl	80069ee <__swhatbuf_r>
 80056a6:	89a3      	ldrh	r3, [r4, #12]
 80056a8:	4318      	orrs	r0, r3
 80056aa:	81a0      	strh	r0, [r4, #12]
 80056ac:	2d00      	cmp	r5, #0
 80056ae:	d130      	bne.n	8005712 <setvbuf+0x106>
 80056b0:	9d00      	ldr	r5, [sp, #0]
 80056b2:	4628      	mov	r0, r5
 80056b4:	f001 fa00 	bl	8006ab8 <malloc>
 80056b8:	4606      	mov	r6, r0
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d155      	bne.n	800576a <setvbuf+0x15e>
 80056be:	f8dd 9000 	ldr.w	r9, [sp]
 80056c2:	45a9      	cmp	r9, r5
 80056c4:	d14a      	bne.n	800575c <setvbuf+0x150>
 80056c6:	f04f 35ff 	mov.w	r5, #4294967295
 80056ca:	2200      	movs	r2, #0
 80056cc:	60a2      	str	r2, [r4, #8]
 80056ce:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80056d2:	6022      	str	r2, [r4, #0]
 80056d4:	6122      	str	r2, [r4, #16]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056dc:	6162      	str	r2, [r4, #20]
 80056de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80056e0:	f043 0302 	orr.w	r3, r3, #2
 80056e4:	07d2      	lsls	r2, r2, #31
 80056e6:	81a3      	strh	r3, [r4, #12]
 80056e8:	d405      	bmi.n	80056f6 <setvbuf+0xea>
 80056ea:	f413 7f00 	tst.w	r3, #512	; 0x200
 80056ee:	d102      	bne.n	80056f6 <setvbuf+0xea>
 80056f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056f2:	f001 f97b 	bl	80069ec <__retarget_lock_release_recursive>
 80056f6:	4628      	mov	r0, r5
 80056f8:	b003      	add	sp, #12
 80056fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056fe:	4b24      	ldr	r3, [pc, #144]	; (8005790 <setvbuf+0x184>)
 8005700:	429c      	cmp	r4, r3
 8005702:	d101      	bne.n	8005708 <setvbuf+0xfc>
 8005704:	68bc      	ldr	r4, [r7, #8]
 8005706:	e793      	b.n	8005630 <setvbuf+0x24>
 8005708:	4b22      	ldr	r3, [pc, #136]	; (8005794 <setvbuf+0x188>)
 800570a:	429c      	cmp	r4, r3
 800570c:	bf08      	it	eq
 800570e:	68fc      	ldreq	r4, [r7, #12]
 8005710:	e78e      	b.n	8005630 <setvbuf+0x24>
 8005712:	2e00      	cmp	r6, #0
 8005714:	d0cd      	beq.n	80056b2 <setvbuf+0xa6>
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	b913      	cbnz	r3, 8005720 <setvbuf+0x114>
 800571a:	4638      	mov	r0, r7
 800571c:	f001 f8c2 	bl	80068a4 <__sinit>
 8005720:	f1b8 0f01 	cmp.w	r8, #1
 8005724:	bf08      	it	eq
 8005726:	89a3      	ldrheq	r3, [r4, #12]
 8005728:	6026      	str	r6, [r4, #0]
 800572a:	bf04      	itt	eq
 800572c:	f043 0301 	orreq.w	r3, r3, #1
 8005730:	81a3      	strheq	r3, [r4, #12]
 8005732:	89a2      	ldrh	r2, [r4, #12]
 8005734:	f012 0308 	ands.w	r3, r2, #8
 8005738:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800573c:	d01c      	beq.n	8005778 <setvbuf+0x16c>
 800573e:	07d3      	lsls	r3, r2, #31
 8005740:	bf41      	itttt	mi
 8005742:	2300      	movmi	r3, #0
 8005744:	426d      	negmi	r5, r5
 8005746:	60a3      	strmi	r3, [r4, #8]
 8005748:	61a5      	strmi	r5, [r4, #24]
 800574a:	bf58      	it	pl
 800574c:	60a5      	strpl	r5, [r4, #8]
 800574e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005750:	f015 0501 	ands.w	r5, r5, #1
 8005754:	d115      	bne.n	8005782 <setvbuf+0x176>
 8005756:	f412 7f00 	tst.w	r2, #512	; 0x200
 800575a:	e7c8      	b.n	80056ee <setvbuf+0xe2>
 800575c:	4648      	mov	r0, r9
 800575e:	f001 f9ab 	bl	8006ab8 <malloc>
 8005762:	4606      	mov	r6, r0
 8005764:	2800      	cmp	r0, #0
 8005766:	d0ae      	beq.n	80056c6 <setvbuf+0xba>
 8005768:	464d      	mov	r5, r9
 800576a:	89a3      	ldrh	r3, [r4, #12]
 800576c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005770:	81a3      	strh	r3, [r4, #12]
 8005772:	e7d0      	b.n	8005716 <setvbuf+0x10a>
 8005774:	2500      	movs	r5, #0
 8005776:	e7a8      	b.n	80056ca <setvbuf+0xbe>
 8005778:	60a3      	str	r3, [r4, #8]
 800577a:	e7e8      	b.n	800574e <setvbuf+0x142>
 800577c:	f04f 35ff 	mov.w	r5, #4294967295
 8005780:	e7b9      	b.n	80056f6 <setvbuf+0xea>
 8005782:	2500      	movs	r5, #0
 8005784:	e7b7      	b.n	80056f6 <setvbuf+0xea>
 8005786:	bf00      	nop
 8005788:	2000000c 	.word	0x2000000c
 800578c:	08007e40 	.word	0x08007e40
 8005790:	08007e60 	.word	0x08007e60
 8005794:	08007e20 	.word	0x08007e20

08005798 <sniprintf>:
 8005798:	b40c      	push	{r2, r3}
 800579a:	b530      	push	{r4, r5, lr}
 800579c:	4b17      	ldr	r3, [pc, #92]	; (80057fc <sniprintf+0x64>)
 800579e:	1e0c      	subs	r4, r1, #0
 80057a0:	681d      	ldr	r5, [r3, #0]
 80057a2:	b09d      	sub	sp, #116	; 0x74
 80057a4:	da08      	bge.n	80057b8 <sniprintf+0x20>
 80057a6:	238b      	movs	r3, #139	; 0x8b
 80057a8:	602b      	str	r3, [r5, #0]
 80057aa:	f04f 30ff 	mov.w	r0, #4294967295
 80057ae:	b01d      	add	sp, #116	; 0x74
 80057b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057b4:	b002      	add	sp, #8
 80057b6:	4770      	bx	lr
 80057b8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80057bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80057c0:	bf14      	ite	ne
 80057c2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80057c6:	4623      	moveq	r3, r4
 80057c8:	9304      	str	r3, [sp, #16]
 80057ca:	9307      	str	r3, [sp, #28]
 80057cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80057d0:	9002      	str	r0, [sp, #8]
 80057d2:	9006      	str	r0, [sp, #24]
 80057d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80057d8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80057da:	ab21      	add	r3, sp, #132	; 0x84
 80057dc:	a902      	add	r1, sp, #8
 80057de:	4628      	mov	r0, r5
 80057e0:	9301      	str	r3, [sp, #4]
 80057e2:	f001 fe13 	bl	800740c <_svfiprintf_r>
 80057e6:	1c43      	adds	r3, r0, #1
 80057e8:	bfbc      	itt	lt
 80057ea:	238b      	movlt	r3, #139	; 0x8b
 80057ec:	602b      	strlt	r3, [r5, #0]
 80057ee:	2c00      	cmp	r4, #0
 80057f0:	d0dd      	beq.n	80057ae <sniprintf+0x16>
 80057f2:	9b02      	ldr	r3, [sp, #8]
 80057f4:	2200      	movs	r2, #0
 80057f6:	701a      	strb	r2, [r3, #0]
 80057f8:	e7d9      	b.n	80057ae <sniprintf+0x16>
 80057fa:	bf00      	nop
 80057fc:	2000000c 	.word	0x2000000c

08005800 <__swbuf_r>:
 8005800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005802:	460e      	mov	r6, r1
 8005804:	4614      	mov	r4, r2
 8005806:	4605      	mov	r5, r0
 8005808:	b118      	cbz	r0, 8005812 <__swbuf_r+0x12>
 800580a:	6983      	ldr	r3, [r0, #24]
 800580c:	b90b      	cbnz	r3, 8005812 <__swbuf_r+0x12>
 800580e:	f001 f849 	bl	80068a4 <__sinit>
 8005812:	4b21      	ldr	r3, [pc, #132]	; (8005898 <__swbuf_r+0x98>)
 8005814:	429c      	cmp	r4, r3
 8005816:	d12b      	bne.n	8005870 <__swbuf_r+0x70>
 8005818:	686c      	ldr	r4, [r5, #4]
 800581a:	69a3      	ldr	r3, [r4, #24]
 800581c:	60a3      	str	r3, [r4, #8]
 800581e:	89a3      	ldrh	r3, [r4, #12]
 8005820:	071a      	lsls	r2, r3, #28
 8005822:	d52f      	bpl.n	8005884 <__swbuf_r+0x84>
 8005824:	6923      	ldr	r3, [r4, #16]
 8005826:	b36b      	cbz	r3, 8005884 <__swbuf_r+0x84>
 8005828:	6923      	ldr	r3, [r4, #16]
 800582a:	6820      	ldr	r0, [r4, #0]
 800582c:	1ac0      	subs	r0, r0, r3
 800582e:	6963      	ldr	r3, [r4, #20]
 8005830:	b2f6      	uxtb	r6, r6
 8005832:	4283      	cmp	r3, r0
 8005834:	4637      	mov	r7, r6
 8005836:	dc04      	bgt.n	8005842 <__swbuf_r+0x42>
 8005838:	4621      	mov	r1, r4
 800583a:	4628      	mov	r0, r5
 800583c:	f000 ff9e 	bl	800677c <_fflush_r>
 8005840:	bb30      	cbnz	r0, 8005890 <__swbuf_r+0x90>
 8005842:	68a3      	ldr	r3, [r4, #8]
 8005844:	3b01      	subs	r3, #1
 8005846:	60a3      	str	r3, [r4, #8]
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	1c5a      	adds	r2, r3, #1
 800584c:	6022      	str	r2, [r4, #0]
 800584e:	701e      	strb	r6, [r3, #0]
 8005850:	6963      	ldr	r3, [r4, #20]
 8005852:	3001      	adds	r0, #1
 8005854:	4283      	cmp	r3, r0
 8005856:	d004      	beq.n	8005862 <__swbuf_r+0x62>
 8005858:	89a3      	ldrh	r3, [r4, #12]
 800585a:	07db      	lsls	r3, r3, #31
 800585c:	d506      	bpl.n	800586c <__swbuf_r+0x6c>
 800585e:	2e0a      	cmp	r6, #10
 8005860:	d104      	bne.n	800586c <__swbuf_r+0x6c>
 8005862:	4621      	mov	r1, r4
 8005864:	4628      	mov	r0, r5
 8005866:	f000 ff89 	bl	800677c <_fflush_r>
 800586a:	b988      	cbnz	r0, 8005890 <__swbuf_r+0x90>
 800586c:	4638      	mov	r0, r7
 800586e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005870:	4b0a      	ldr	r3, [pc, #40]	; (800589c <__swbuf_r+0x9c>)
 8005872:	429c      	cmp	r4, r3
 8005874:	d101      	bne.n	800587a <__swbuf_r+0x7a>
 8005876:	68ac      	ldr	r4, [r5, #8]
 8005878:	e7cf      	b.n	800581a <__swbuf_r+0x1a>
 800587a:	4b09      	ldr	r3, [pc, #36]	; (80058a0 <__swbuf_r+0xa0>)
 800587c:	429c      	cmp	r4, r3
 800587e:	bf08      	it	eq
 8005880:	68ec      	ldreq	r4, [r5, #12]
 8005882:	e7ca      	b.n	800581a <__swbuf_r+0x1a>
 8005884:	4621      	mov	r1, r4
 8005886:	4628      	mov	r0, r5
 8005888:	f000 f80c 	bl	80058a4 <__swsetup_r>
 800588c:	2800      	cmp	r0, #0
 800588e:	d0cb      	beq.n	8005828 <__swbuf_r+0x28>
 8005890:	f04f 37ff 	mov.w	r7, #4294967295
 8005894:	e7ea      	b.n	800586c <__swbuf_r+0x6c>
 8005896:	bf00      	nop
 8005898:	08007e40 	.word	0x08007e40
 800589c:	08007e60 	.word	0x08007e60
 80058a0:	08007e20 	.word	0x08007e20

080058a4 <__swsetup_r>:
 80058a4:	4b32      	ldr	r3, [pc, #200]	; (8005970 <__swsetup_r+0xcc>)
 80058a6:	b570      	push	{r4, r5, r6, lr}
 80058a8:	681d      	ldr	r5, [r3, #0]
 80058aa:	4606      	mov	r6, r0
 80058ac:	460c      	mov	r4, r1
 80058ae:	b125      	cbz	r5, 80058ba <__swsetup_r+0x16>
 80058b0:	69ab      	ldr	r3, [r5, #24]
 80058b2:	b913      	cbnz	r3, 80058ba <__swsetup_r+0x16>
 80058b4:	4628      	mov	r0, r5
 80058b6:	f000 fff5 	bl	80068a4 <__sinit>
 80058ba:	4b2e      	ldr	r3, [pc, #184]	; (8005974 <__swsetup_r+0xd0>)
 80058bc:	429c      	cmp	r4, r3
 80058be:	d10f      	bne.n	80058e0 <__swsetup_r+0x3c>
 80058c0:	686c      	ldr	r4, [r5, #4]
 80058c2:	89a3      	ldrh	r3, [r4, #12]
 80058c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058c8:	0719      	lsls	r1, r3, #28
 80058ca:	d42c      	bmi.n	8005926 <__swsetup_r+0x82>
 80058cc:	06dd      	lsls	r5, r3, #27
 80058ce:	d411      	bmi.n	80058f4 <__swsetup_r+0x50>
 80058d0:	2309      	movs	r3, #9
 80058d2:	6033      	str	r3, [r6, #0]
 80058d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80058d8:	81a3      	strh	r3, [r4, #12]
 80058da:	f04f 30ff 	mov.w	r0, #4294967295
 80058de:	e03e      	b.n	800595e <__swsetup_r+0xba>
 80058e0:	4b25      	ldr	r3, [pc, #148]	; (8005978 <__swsetup_r+0xd4>)
 80058e2:	429c      	cmp	r4, r3
 80058e4:	d101      	bne.n	80058ea <__swsetup_r+0x46>
 80058e6:	68ac      	ldr	r4, [r5, #8]
 80058e8:	e7eb      	b.n	80058c2 <__swsetup_r+0x1e>
 80058ea:	4b24      	ldr	r3, [pc, #144]	; (800597c <__swsetup_r+0xd8>)
 80058ec:	429c      	cmp	r4, r3
 80058ee:	bf08      	it	eq
 80058f0:	68ec      	ldreq	r4, [r5, #12]
 80058f2:	e7e6      	b.n	80058c2 <__swsetup_r+0x1e>
 80058f4:	0758      	lsls	r0, r3, #29
 80058f6:	d512      	bpl.n	800591e <__swsetup_r+0x7a>
 80058f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058fa:	b141      	cbz	r1, 800590e <__swsetup_r+0x6a>
 80058fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005900:	4299      	cmp	r1, r3
 8005902:	d002      	beq.n	800590a <__swsetup_r+0x66>
 8005904:	4630      	mov	r0, r6
 8005906:	f001 fc7b 	bl	8007200 <_free_r>
 800590a:	2300      	movs	r3, #0
 800590c:	6363      	str	r3, [r4, #52]	; 0x34
 800590e:	89a3      	ldrh	r3, [r4, #12]
 8005910:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005914:	81a3      	strh	r3, [r4, #12]
 8005916:	2300      	movs	r3, #0
 8005918:	6063      	str	r3, [r4, #4]
 800591a:	6923      	ldr	r3, [r4, #16]
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	89a3      	ldrh	r3, [r4, #12]
 8005920:	f043 0308 	orr.w	r3, r3, #8
 8005924:	81a3      	strh	r3, [r4, #12]
 8005926:	6923      	ldr	r3, [r4, #16]
 8005928:	b94b      	cbnz	r3, 800593e <__swsetup_r+0x9a>
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005930:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005934:	d003      	beq.n	800593e <__swsetup_r+0x9a>
 8005936:	4621      	mov	r1, r4
 8005938:	4630      	mov	r0, r6
 800593a:	f001 f87d 	bl	8006a38 <__smakebuf_r>
 800593e:	89a0      	ldrh	r0, [r4, #12]
 8005940:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005944:	f010 0301 	ands.w	r3, r0, #1
 8005948:	d00a      	beq.n	8005960 <__swsetup_r+0xbc>
 800594a:	2300      	movs	r3, #0
 800594c:	60a3      	str	r3, [r4, #8]
 800594e:	6963      	ldr	r3, [r4, #20]
 8005950:	425b      	negs	r3, r3
 8005952:	61a3      	str	r3, [r4, #24]
 8005954:	6923      	ldr	r3, [r4, #16]
 8005956:	b943      	cbnz	r3, 800596a <__swsetup_r+0xc6>
 8005958:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800595c:	d1ba      	bne.n	80058d4 <__swsetup_r+0x30>
 800595e:	bd70      	pop	{r4, r5, r6, pc}
 8005960:	0781      	lsls	r1, r0, #30
 8005962:	bf58      	it	pl
 8005964:	6963      	ldrpl	r3, [r4, #20]
 8005966:	60a3      	str	r3, [r4, #8]
 8005968:	e7f4      	b.n	8005954 <__swsetup_r+0xb0>
 800596a:	2000      	movs	r0, #0
 800596c:	e7f7      	b.n	800595e <__swsetup_r+0xba>
 800596e:	bf00      	nop
 8005970:	2000000c 	.word	0x2000000c
 8005974:	08007e40 	.word	0x08007e40
 8005978:	08007e60 	.word	0x08007e60
 800597c:	08007e20 	.word	0x08007e20

08005980 <quorem>:
 8005980:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005984:	6903      	ldr	r3, [r0, #16]
 8005986:	690c      	ldr	r4, [r1, #16]
 8005988:	42a3      	cmp	r3, r4
 800598a:	4607      	mov	r7, r0
 800598c:	f2c0 8081 	blt.w	8005a92 <quorem+0x112>
 8005990:	3c01      	subs	r4, #1
 8005992:	f101 0814 	add.w	r8, r1, #20
 8005996:	f100 0514 	add.w	r5, r0, #20
 800599a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800599e:	9301      	str	r3, [sp, #4]
 80059a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059a8:	3301      	adds	r3, #1
 80059aa:	429a      	cmp	r2, r3
 80059ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80059b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80059b8:	d331      	bcc.n	8005a1e <quorem+0x9e>
 80059ba:	f04f 0e00 	mov.w	lr, #0
 80059be:	4640      	mov	r0, r8
 80059c0:	46ac      	mov	ip, r5
 80059c2:	46f2      	mov	sl, lr
 80059c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80059c8:	b293      	uxth	r3, r2
 80059ca:	fb06 e303 	mla	r3, r6, r3, lr
 80059ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	ebaa 0303 	sub.w	r3, sl, r3
 80059d8:	0c12      	lsrs	r2, r2, #16
 80059da:	f8dc a000 	ldr.w	sl, [ip]
 80059de:	fb06 e202 	mla	r2, r6, r2, lr
 80059e2:	fa13 f38a 	uxtah	r3, r3, sl
 80059e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80059ea:	fa1f fa82 	uxth.w	sl, r2
 80059ee:	f8dc 2000 	ldr.w	r2, [ip]
 80059f2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80059f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a00:	4581      	cmp	r9, r0
 8005a02:	f84c 3b04 	str.w	r3, [ip], #4
 8005a06:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a0a:	d2db      	bcs.n	80059c4 <quorem+0x44>
 8005a0c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a10:	b92b      	cbnz	r3, 8005a1e <quorem+0x9e>
 8005a12:	9b01      	ldr	r3, [sp, #4]
 8005a14:	3b04      	subs	r3, #4
 8005a16:	429d      	cmp	r5, r3
 8005a18:	461a      	mov	r2, r3
 8005a1a:	d32e      	bcc.n	8005a7a <quorem+0xfa>
 8005a1c:	613c      	str	r4, [r7, #16]
 8005a1e:	4638      	mov	r0, r7
 8005a20:	f001 fade 	bl	8006fe0 <__mcmp>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	db24      	blt.n	8005a72 <quorem+0xf2>
 8005a28:	3601      	adds	r6, #1
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	f04f 0c00 	mov.w	ip, #0
 8005a30:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a34:	f8d0 e000 	ldr.w	lr, [r0]
 8005a38:	b293      	uxth	r3, r2
 8005a3a:	ebac 0303 	sub.w	r3, ip, r3
 8005a3e:	0c12      	lsrs	r2, r2, #16
 8005a40:	fa13 f38e 	uxtah	r3, r3, lr
 8005a44:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a52:	45c1      	cmp	r9, r8
 8005a54:	f840 3b04 	str.w	r3, [r0], #4
 8005a58:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a5c:	d2e8      	bcs.n	8005a30 <quorem+0xb0>
 8005a5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a66:	b922      	cbnz	r2, 8005a72 <quorem+0xf2>
 8005a68:	3b04      	subs	r3, #4
 8005a6a:	429d      	cmp	r5, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	d30a      	bcc.n	8005a86 <quorem+0x106>
 8005a70:	613c      	str	r4, [r7, #16]
 8005a72:	4630      	mov	r0, r6
 8005a74:	b003      	add	sp, #12
 8005a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a7a:	6812      	ldr	r2, [r2, #0]
 8005a7c:	3b04      	subs	r3, #4
 8005a7e:	2a00      	cmp	r2, #0
 8005a80:	d1cc      	bne.n	8005a1c <quorem+0x9c>
 8005a82:	3c01      	subs	r4, #1
 8005a84:	e7c7      	b.n	8005a16 <quorem+0x96>
 8005a86:	6812      	ldr	r2, [r2, #0]
 8005a88:	3b04      	subs	r3, #4
 8005a8a:	2a00      	cmp	r2, #0
 8005a8c:	d1f0      	bne.n	8005a70 <quorem+0xf0>
 8005a8e:	3c01      	subs	r4, #1
 8005a90:	e7eb      	b.n	8005a6a <quorem+0xea>
 8005a92:	2000      	movs	r0, #0
 8005a94:	e7ee      	b.n	8005a74 <quorem+0xf4>
	...

08005a98 <_dtoa_r>:
 8005a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a9c:	ed2d 8b02 	vpush	{d8}
 8005aa0:	ec57 6b10 	vmov	r6, r7, d0
 8005aa4:	b095      	sub	sp, #84	; 0x54
 8005aa6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005aa8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005aac:	9105      	str	r1, [sp, #20]
 8005aae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005ab2:	4604      	mov	r4, r0
 8005ab4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ab6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ab8:	b975      	cbnz	r5, 8005ad8 <_dtoa_r+0x40>
 8005aba:	2010      	movs	r0, #16
 8005abc:	f000 fffc 	bl	8006ab8 <malloc>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	6260      	str	r0, [r4, #36]	; 0x24
 8005ac4:	b920      	cbnz	r0, 8005ad0 <_dtoa_r+0x38>
 8005ac6:	4bb2      	ldr	r3, [pc, #712]	; (8005d90 <_dtoa_r+0x2f8>)
 8005ac8:	21ea      	movs	r1, #234	; 0xea
 8005aca:	48b2      	ldr	r0, [pc, #712]	; (8005d94 <_dtoa_r+0x2fc>)
 8005acc:	f001 ff5e 	bl	800798c <__assert_func>
 8005ad0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ad4:	6005      	str	r5, [r0, #0]
 8005ad6:	60c5      	str	r5, [r0, #12]
 8005ad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ada:	6819      	ldr	r1, [r3, #0]
 8005adc:	b151      	cbz	r1, 8005af4 <_dtoa_r+0x5c>
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	604a      	str	r2, [r1, #4]
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	4093      	lsls	r3, r2
 8005ae6:	608b      	str	r3, [r1, #8]
 8005ae8:	4620      	mov	r0, r4
 8005aea:	f001 f83b 	bl	8006b64 <_Bfree>
 8005aee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005af0:	2200      	movs	r2, #0
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	1e3b      	subs	r3, r7, #0
 8005af6:	bfb9      	ittee	lt
 8005af8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005afc:	9303      	strlt	r3, [sp, #12]
 8005afe:	2300      	movge	r3, #0
 8005b00:	f8c8 3000 	strge.w	r3, [r8]
 8005b04:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005b08:	4ba3      	ldr	r3, [pc, #652]	; (8005d98 <_dtoa_r+0x300>)
 8005b0a:	bfbc      	itt	lt
 8005b0c:	2201      	movlt	r2, #1
 8005b0e:	f8c8 2000 	strlt.w	r2, [r8]
 8005b12:	ea33 0309 	bics.w	r3, r3, r9
 8005b16:	d11b      	bne.n	8005b50 <_dtoa_r+0xb8>
 8005b18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b1e:	6013      	str	r3, [r2, #0]
 8005b20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b24:	4333      	orrs	r3, r6
 8005b26:	f000 857a 	beq.w	800661e <_dtoa_r+0xb86>
 8005b2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b2c:	b963      	cbnz	r3, 8005b48 <_dtoa_r+0xb0>
 8005b2e:	4b9b      	ldr	r3, [pc, #620]	; (8005d9c <_dtoa_r+0x304>)
 8005b30:	e024      	b.n	8005b7c <_dtoa_r+0xe4>
 8005b32:	4b9b      	ldr	r3, [pc, #620]	; (8005da0 <_dtoa_r+0x308>)
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	3308      	adds	r3, #8
 8005b38:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b3a:	6013      	str	r3, [r2, #0]
 8005b3c:	9800      	ldr	r0, [sp, #0]
 8005b3e:	b015      	add	sp, #84	; 0x54
 8005b40:	ecbd 8b02 	vpop	{d8}
 8005b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b48:	4b94      	ldr	r3, [pc, #592]	; (8005d9c <_dtoa_r+0x304>)
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	3303      	adds	r3, #3
 8005b4e:	e7f3      	b.n	8005b38 <_dtoa_r+0xa0>
 8005b50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b54:	2200      	movs	r2, #0
 8005b56:	ec51 0b17 	vmov	r0, r1, d7
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005b60:	f7fa ffb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b64:	4680      	mov	r8, r0
 8005b66:	b158      	cbz	r0, 8005b80 <_dtoa_r+0xe8>
 8005b68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	6013      	str	r3, [r2, #0]
 8005b6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f000 8551 	beq.w	8006618 <_dtoa_r+0xb80>
 8005b76:	488b      	ldr	r0, [pc, #556]	; (8005da4 <_dtoa_r+0x30c>)
 8005b78:	6018      	str	r0, [r3, #0]
 8005b7a:	1e43      	subs	r3, r0, #1
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	e7dd      	b.n	8005b3c <_dtoa_r+0xa4>
 8005b80:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005b84:	aa12      	add	r2, sp, #72	; 0x48
 8005b86:	a913      	add	r1, sp, #76	; 0x4c
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f001 facd 	bl	8007128 <__d2b>
 8005b8e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005b92:	4683      	mov	fp, r0
 8005b94:	2d00      	cmp	r5, #0
 8005b96:	d07c      	beq.n	8005c92 <_dtoa_r+0x1fa>
 8005b98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b9a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005b9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ba2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005ba6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005baa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005bae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005bb2:	4b7d      	ldr	r3, [pc, #500]	; (8005da8 <_dtoa_r+0x310>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	4639      	mov	r1, r7
 8005bba:	f7fa fb65 	bl	8000288 <__aeabi_dsub>
 8005bbe:	a36e      	add	r3, pc, #440	; (adr r3, 8005d78 <_dtoa_r+0x2e0>)
 8005bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc4:	f7fa fd18 	bl	80005f8 <__aeabi_dmul>
 8005bc8:	a36d      	add	r3, pc, #436	; (adr r3, 8005d80 <_dtoa_r+0x2e8>)
 8005bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bce:	f7fa fb5d 	bl	800028c <__adddf3>
 8005bd2:	4606      	mov	r6, r0
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	460f      	mov	r7, r1
 8005bd8:	f7fa fca4 	bl	8000524 <__aeabi_i2d>
 8005bdc:	a36a      	add	r3, pc, #424	; (adr r3, 8005d88 <_dtoa_r+0x2f0>)
 8005bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be2:	f7fa fd09 	bl	80005f8 <__aeabi_dmul>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4630      	mov	r0, r6
 8005bec:	4639      	mov	r1, r7
 8005bee:	f7fa fb4d 	bl	800028c <__adddf3>
 8005bf2:	4606      	mov	r6, r0
 8005bf4:	460f      	mov	r7, r1
 8005bf6:	f7fa ffaf 	bl	8000b58 <__aeabi_d2iz>
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	4682      	mov	sl, r0
 8005bfe:	2300      	movs	r3, #0
 8005c00:	4630      	mov	r0, r6
 8005c02:	4639      	mov	r1, r7
 8005c04:	f7fa ff6a 	bl	8000adc <__aeabi_dcmplt>
 8005c08:	b148      	cbz	r0, 8005c1e <_dtoa_r+0x186>
 8005c0a:	4650      	mov	r0, sl
 8005c0c:	f7fa fc8a 	bl	8000524 <__aeabi_i2d>
 8005c10:	4632      	mov	r2, r6
 8005c12:	463b      	mov	r3, r7
 8005c14:	f7fa ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c18:	b908      	cbnz	r0, 8005c1e <_dtoa_r+0x186>
 8005c1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c1e:	f1ba 0f16 	cmp.w	sl, #22
 8005c22:	d854      	bhi.n	8005cce <_dtoa_r+0x236>
 8005c24:	4b61      	ldr	r3, [pc, #388]	; (8005dac <_dtoa_r+0x314>)
 8005c26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c32:	f7fa ff53 	bl	8000adc <__aeabi_dcmplt>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	d04b      	beq.n	8005cd2 <_dtoa_r+0x23a>
 8005c3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c3e:	2300      	movs	r3, #0
 8005c40:	930e      	str	r3, [sp, #56]	; 0x38
 8005c42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c44:	1b5d      	subs	r5, r3, r5
 8005c46:	1e6b      	subs	r3, r5, #1
 8005c48:	9304      	str	r3, [sp, #16]
 8005c4a:	bf43      	ittte	mi
 8005c4c:	2300      	movmi	r3, #0
 8005c4e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005c52:	9304      	strmi	r3, [sp, #16]
 8005c54:	f04f 0800 	movpl.w	r8, #0
 8005c58:	f1ba 0f00 	cmp.w	sl, #0
 8005c5c:	db3b      	blt.n	8005cd6 <_dtoa_r+0x23e>
 8005c5e:	9b04      	ldr	r3, [sp, #16]
 8005c60:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005c64:	4453      	add	r3, sl
 8005c66:	9304      	str	r3, [sp, #16]
 8005c68:	2300      	movs	r3, #0
 8005c6a:	9306      	str	r3, [sp, #24]
 8005c6c:	9b05      	ldr	r3, [sp, #20]
 8005c6e:	2b09      	cmp	r3, #9
 8005c70:	d869      	bhi.n	8005d46 <_dtoa_r+0x2ae>
 8005c72:	2b05      	cmp	r3, #5
 8005c74:	bfc4      	itt	gt
 8005c76:	3b04      	subgt	r3, #4
 8005c78:	9305      	strgt	r3, [sp, #20]
 8005c7a:	9b05      	ldr	r3, [sp, #20]
 8005c7c:	f1a3 0302 	sub.w	r3, r3, #2
 8005c80:	bfcc      	ite	gt
 8005c82:	2500      	movgt	r5, #0
 8005c84:	2501      	movle	r5, #1
 8005c86:	2b03      	cmp	r3, #3
 8005c88:	d869      	bhi.n	8005d5e <_dtoa_r+0x2c6>
 8005c8a:	e8df f003 	tbb	[pc, r3]
 8005c8e:	4e2c      	.short	0x4e2c
 8005c90:	5a4c      	.short	0x5a4c
 8005c92:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005c96:	441d      	add	r5, r3
 8005c98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c9c:	2b20      	cmp	r3, #32
 8005c9e:	bfc1      	itttt	gt
 8005ca0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005ca4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ca8:	fa09 f303 	lslgt.w	r3, r9, r3
 8005cac:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005cb0:	bfda      	itte	le
 8005cb2:	f1c3 0320 	rsble	r3, r3, #32
 8005cb6:	fa06 f003 	lslle.w	r0, r6, r3
 8005cba:	4318      	orrgt	r0, r3
 8005cbc:	f7fa fc22 	bl	8000504 <__aeabi_ui2d>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005cc8:	3d01      	subs	r5, #1
 8005cca:	9310      	str	r3, [sp, #64]	; 0x40
 8005ccc:	e771      	b.n	8005bb2 <_dtoa_r+0x11a>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e7b6      	b.n	8005c40 <_dtoa_r+0x1a8>
 8005cd2:	900e      	str	r0, [sp, #56]	; 0x38
 8005cd4:	e7b5      	b.n	8005c42 <_dtoa_r+0x1aa>
 8005cd6:	f1ca 0300 	rsb	r3, sl, #0
 8005cda:	9306      	str	r3, [sp, #24]
 8005cdc:	2300      	movs	r3, #0
 8005cde:	eba8 080a 	sub.w	r8, r8, sl
 8005ce2:	930d      	str	r3, [sp, #52]	; 0x34
 8005ce4:	e7c2      	b.n	8005c6c <_dtoa_r+0x1d4>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	9308      	str	r3, [sp, #32]
 8005cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	dc39      	bgt.n	8005d64 <_dtoa_r+0x2cc>
 8005cf0:	f04f 0901 	mov.w	r9, #1
 8005cf4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005cf8:	464b      	mov	r3, r9
 8005cfa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005cfe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005d00:	2200      	movs	r2, #0
 8005d02:	6042      	str	r2, [r0, #4]
 8005d04:	2204      	movs	r2, #4
 8005d06:	f102 0614 	add.w	r6, r2, #20
 8005d0a:	429e      	cmp	r6, r3
 8005d0c:	6841      	ldr	r1, [r0, #4]
 8005d0e:	d92f      	bls.n	8005d70 <_dtoa_r+0x2d8>
 8005d10:	4620      	mov	r0, r4
 8005d12:	f000 fee7 	bl	8006ae4 <_Balloc>
 8005d16:	9000      	str	r0, [sp, #0]
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	d14b      	bne.n	8005db4 <_dtoa_r+0x31c>
 8005d1c:	4b24      	ldr	r3, [pc, #144]	; (8005db0 <_dtoa_r+0x318>)
 8005d1e:	4602      	mov	r2, r0
 8005d20:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d24:	e6d1      	b.n	8005aca <_dtoa_r+0x32>
 8005d26:	2301      	movs	r3, #1
 8005d28:	e7de      	b.n	8005ce8 <_dtoa_r+0x250>
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	9308      	str	r3, [sp, #32]
 8005d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d30:	eb0a 0903 	add.w	r9, sl, r3
 8005d34:	f109 0301 	add.w	r3, r9, #1
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	9301      	str	r3, [sp, #4]
 8005d3c:	bfb8      	it	lt
 8005d3e:	2301      	movlt	r3, #1
 8005d40:	e7dd      	b.n	8005cfe <_dtoa_r+0x266>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e7f2      	b.n	8005d2c <_dtoa_r+0x294>
 8005d46:	2501      	movs	r5, #1
 8005d48:	2300      	movs	r3, #0
 8005d4a:	9305      	str	r3, [sp, #20]
 8005d4c:	9508      	str	r5, [sp, #32]
 8005d4e:	f04f 39ff 	mov.w	r9, #4294967295
 8005d52:	2200      	movs	r2, #0
 8005d54:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d58:	2312      	movs	r3, #18
 8005d5a:	9209      	str	r2, [sp, #36]	; 0x24
 8005d5c:	e7cf      	b.n	8005cfe <_dtoa_r+0x266>
 8005d5e:	2301      	movs	r3, #1
 8005d60:	9308      	str	r3, [sp, #32]
 8005d62:	e7f4      	b.n	8005d4e <_dtoa_r+0x2b6>
 8005d64:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005d68:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d6c:	464b      	mov	r3, r9
 8005d6e:	e7c6      	b.n	8005cfe <_dtoa_r+0x266>
 8005d70:	3101      	adds	r1, #1
 8005d72:	6041      	str	r1, [r0, #4]
 8005d74:	0052      	lsls	r2, r2, #1
 8005d76:	e7c6      	b.n	8005d06 <_dtoa_r+0x26e>
 8005d78:	636f4361 	.word	0x636f4361
 8005d7c:	3fd287a7 	.word	0x3fd287a7
 8005d80:	8b60c8b3 	.word	0x8b60c8b3
 8005d84:	3fc68a28 	.word	0x3fc68a28
 8005d88:	509f79fb 	.word	0x509f79fb
 8005d8c:	3fd34413 	.word	0x3fd34413
 8005d90:	08007d99 	.word	0x08007d99
 8005d94:	08007db0 	.word	0x08007db0
 8005d98:	7ff00000 	.word	0x7ff00000
 8005d9c:	08007d95 	.word	0x08007d95
 8005da0:	08007d8c 	.word	0x08007d8c
 8005da4:	08007d69 	.word	0x08007d69
 8005da8:	3ff80000 	.word	0x3ff80000
 8005dac:	08007f08 	.word	0x08007f08
 8005db0:	08007e0f 	.word	0x08007e0f
 8005db4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005db6:	9a00      	ldr	r2, [sp, #0]
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	9b01      	ldr	r3, [sp, #4]
 8005dbc:	2b0e      	cmp	r3, #14
 8005dbe:	f200 80ad 	bhi.w	8005f1c <_dtoa_r+0x484>
 8005dc2:	2d00      	cmp	r5, #0
 8005dc4:	f000 80aa 	beq.w	8005f1c <_dtoa_r+0x484>
 8005dc8:	f1ba 0f00 	cmp.w	sl, #0
 8005dcc:	dd36      	ble.n	8005e3c <_dtoa_r+0x3a4>
 8005dce:	4ac3      	ldr	r2, [pc, #780]	; (80060dc <_dtoa_r+0x644>)
 8005dd0:	f00a 030f 	and.w	r3, sl, #15
 8005dd4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005dd8:	ed93 7b00 	vldr	d7, [r3]
 8005ddc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005de0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005de4:	eeb0 8a47 	vmov.f32	s16, s14
 8005de8:	eef0 8a67 	vmov.f32	s17, s15
 8005dec:	d016      	beq.n	8005e1c <_dtoa_r+0x384>
 8005dee:	4bbc      	ldr	r3, [pc, #752]	; (80060e0 <_dtoa_r+0x648>)
 8005df0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005df4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005df8:	f7fa fd28 	bl	800084c <__aeabi_ddiv>
 8005dfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e00:	f007 070f 	and.w	r7, r7, #15
 8005e04:	2503      	movs	r5, #3
 8005e06:	4eb6      	ldr	r6, [pc, #728]	; (80060e0 <_dtoa_r+0x648>)
 8005e08:	b957      	cbnz	r7, 8005e20 <_dtoa_r+0x388>
 8005e0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e0e:	ec53 2b18 	vmov	r2, r3, d8
 8005e12:	f7fa fd1b 	bl	800084c <__aeabi_ddiv>
 8005e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e1a:	e029      	b.n	8005e70 <_dtoa_r+0x3d8>
 8005e1c:	2502      	movs	r5, #2
 8005e1e:	e7f2      	b.n	8005e06 <_dtoa_r+0x36e>
 8005e20:	07f9      	lsls	r1, r7, #31
 8005e22:	d508      	bpl.n	8005e36 <_dtoa_r+0x39e>
 8005e24:	ec51 0b18 	vmov	r0, r1, d8
 8005e28:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e2c:	f7fa fbe4 	bl	80005f8 <__aeabi_dmul>
 8005e30:	ec41 0b18 	vmov	d8, r0, r1
 8005e34:	3501      	adds	r5, #1
 8005e36:	107f      	asrs	r7, r7, #1
 8005e38:	3608      	adds	r6, #8
 8005e3a:	e7e5      	b.n	8005e08 <_dtoa_r+0x370>
 8005e3c:	f000 80a6 	beq.w	8005f8c <_dtoa_r+0x4f4>
 8005e40:	f1ca 0600 	rsb	r6, sl, #0
 8005e44:	4ba5      	ldr	r3, [pc, #660]	; (80060dc <_dtoa_r+0x644>)
 8005e46:	4fa6      	ldr	r7, [pc, #664]	; (80060e0 <_dtoa_r+0x648>)
 8005e48:	f006 020f 	and.w	r2, r6, #15
 8005e4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e58:	f7fa fbce 	bl	80005f8 <__aeabi_dmul>
 8005e5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e60:	1136      	asrs	r6, r6, #4
 8005e62:	2300      	movs	r3, #0
 8005e64:	2502      	movs	r5, #2
 8005e66:	2e00      	cmp	r6, #0
 8005e68:	f040 8085 	bne.w	8005f76 <_dtoa_r+0x4de>
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1d2      	bne.n	8005e16 <_dtoa_r+0x37e>
 8005e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 808c 	beq.w	8005f90 <_dtoa_r+0x4f8>
 8005e78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e7c:	4b99      	ldr	r3, [pc, #612]	; (80060e4 <_dtoa_r+0x64c>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4630      	mov	r0, r6
 8005e82:	4639      	mov	r1, r7
 8005e84:	f7fa fe2a 	bl	8000adc <__aeabi_dcmplt>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	f000 8081 	beq.w	8005f90 <_dtoa_r+0x4f8>
 8005e8e:	9b01      	ldr	r3, [sp, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d07d      	beq.n	8005f90 <_dtoa_r+0x4f8>
 8005e94:	f1b9 0f00 	cmp.w	r9, #0
 8005e98:	dd3c      	ble.n	8005f14 <_dtoa_r+0x47c>
 8005e9a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005e9e:	9307      	str	r3, [sp, #28]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	4b91      	ldr	r3, [pc, #580]	; (80060e8 <_dtoa_r+0x650>)
 8005ea4:	4630      	mov	r0, r6
 8005ea6:	4639      	mov	r1, r7
 8005ea8:	f7fa fba6 	bl	80005f8 <__aeabi_dmul>
 8005eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005eb0:	3501      	adds	r5, #1
 8005eb2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005eb6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005eba:	4628      	mov	r0, r5
 8005ebc:	f7fa fb32 	bl	8000524 <__aeabi_i2d>
 8005ec0:	4632      	mov	r2, r6
 8005ec2:	463b      	mov	r3, r7
 8005ec4:	f7fa fb98 	bl	80005f8 <__aeabi_dmul>
 8005ec8:	4b88      	ldr	r3, [pc, #544]	; (80060ec <_dtoa_r+0x654>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f7fa f9de 	bl	800028c <__adddf3>
 8005ed0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ed8:	9303      	str	r3, [sp, #12]
 8005eda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d15c      	bne.n	8005f9a <_dtoa_r+0x502>
 8005ee0:	4b83      	ldr	r3, [pc, #524]	; (80060f0 <_dtoa_r+0x658>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	4630      	mov	r0, r6
 8005ee6:	4639      	mov	r1, r7
 8005ee8:	f7fa f9ce 	bl	8000288 <__aeabi_dsub>
 8005eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ef0:	4606      	mov	r6, r0
 8005ef2:	460f      	mov	r7, r1
 8005ef4:	f7fa fe10 	bl	8000b18 <__aeabi_dcmpgt>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	f040 8296 	bne.w	800642a <_dtoa_r+0x992>
 8005efe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005f02:	4630      	mov	r0, r6
 8005f04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f08:	4639      	mov	r1, r7
 8005f0a:	f7fa fde7 	bl	8000adc <__aeabi_dcmplt>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	f040 8288 	bne.w	8006424 <_dtoa_r+0x98c>
 8005f14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f2c0 8158 	blt.w	80061d4 <_dtoa_r+0x73c>
 8005f24:	f1ba 0f0e 	cmp.w	sl, #14
 8005f28:	f300 8154 	bgt.w	80061d4 <_dtoa_r+0x73c>
 8005f2c:	4b6b      	ldr	r3, [pc, #428]	; (80060dc <_dtoa_r+0x644>)
 8005f2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f32:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f280 80e3 	bge.w	8006104 <_dtoa_r+0x66c>
 8005f3e:	9b01      	ldr	r3, [sp, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f300 80df 	bgt.w	8006104 <_dtoa_r+0x66c>
 8005f46:	f040 826d 	bne.w	8006424 <_dtoa_r+0x98c>
 8005f4a:	4b69      	ldr	r3, [pc, #420]	; (80060f0 <_dtoa_r+0x658>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	4640      	mov	r0, r8
 8005f50:	4649      	mov	r1, r9
 8005f52:	f7fa fb51 	bl	80005f8 <__aeabi_dmul>
 8005f56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f5a:	f7fa fdd3 	bl	8000b04 <__aeabi_dcmpge>
 8005f5e:	9e01      	ldr	r6, [sp, #4]
 8005f60:	4637      	mov	r7, r6
 8005f62:	2800      	cmp	r0, #0
 8005f64:	f040 8243 	bne.w	80063ee <_dtoa_r+0x956>
 8005f68:	9d00      	ldr	r5, [sp, #0]
 8005f6a:	2331      	movs	r3, #49	; 0x31
 8005f6c:	f805 3b01 	strb.w	r3, [r5], #1
 8005f70:	f10a 0a01 	add.w	sl, sl, #1
 8005f74:	e23f      	b.n	80063f6 <_dtoa_r+0x95e>
 8005f76:	07f2      	lsls	r2, r6, #31
 8005f78:	d505      	bpl.n	8005f86 <_dtoa_r+0x4ee>
 8005f7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f7e:	f7fa fb3b 	bl	80005f8 <__aeabi_dmul>
 8005f82:	3501      	adds	r5, #1
 8005f84:	2301      	movs	r3, #1
 8005f86:	1076      	asrs	r6, r6, #1
 8005f88:	3708      	adds	r7, #8
 8005f8a:	e76c      	b.n	8005e66 <_dtoa_r+0x3ce>
 8005f8c:	2502      	movs	r5, #2
 8005f8e:	e76f      	b.n	8005e70 <_dtoa_r+0x3d8>
 8005f90:	9b01      	ldr	r3, [sp, #4]
 8005f92:	f8cd a01c 	str.w	sl, [sp, #28]
 8005f96:	930c      	str	r3, [sp, #48]	; 0x30
 8005f98:	e78d      	b.n	8005eb6 <_dtoa_r+0x41e>
 8005f9a:	9900      	ldr	r1, [sp, #0]
 8005f9c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005f9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fa0:	4b4e      	ldr	r3, [pc, #312]	; (80060dc <_dtoa_r+0x644>)
 8005fa2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005fa6:	4401      	add	r1, r0
 8005fa8:	9102      	str	r1, [sp, #8]
 8005faa:	9908      	ldr	r1, [sp, #32]
 8005fac:	eeb0 8a47 	vmov.f32	s16, s14
 8005fb0:	eef0 8a67 	vmov.f32	s17, s15
 8005fb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005fbc:	2900      	cmp	r1, #0
 8005fbe:	d045      	beq.n	800604c <_dtoa_r+0x5b4>
 8005fc0:	494c      	ldr	r1, [pc, #304]	; (80060f4 <_dtoa_r+0x65c>)
 8005fc2:	2000      	movs	r0, #0
 8005fc4:	f7fa fc42 	bl	800084c <__aeabi_ddiv>
 8005fc8:	ec53 2b18 	vmov	r2, r3, d8
 8005fcc:	f7fa f95c 	bl	8000288 <__aeabi_dsub>
 8005fd0:	9d00      	ldr	r5, [sp, #0]
 8005fd2:	ec41 0b18 	vmov	d8, r0, r1
 8005fd6:	4639      	mov	r1, r7
 8005fd8:	4630      	mov	r0, r6
 8005fda:	f7fa fdbd 	bl	8000b58 <__aeabi_d2iz>
 8005fde:	900c      	str	r0, [sp, #48]	; 0x30
 8005fe0:	f7fa faa0 	bl	8000524 <__aeabi_i2d>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	4630      	mov	r0, r6
 8005fea:	4639      	mov	r1, r7
 8005fec:	f7fa f94c 	bl	8000288 <__aeabi_dsub>
 8005ff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ff2:	3330      	adds	r3, #48	; 0x30
 8005ff4:	f805 3b01 	strb.w	r3, [r5], #1
 8005ff8:	ec53 2b18 	vmov	r2, r3, d8
 8005ffc:	4606      	mov	r6, r0
 8005ffe:	460f      	mov	r7, r1
 8006000:	f7fa fd6c 	bl	8000adc <__aeabi_dcmplt>
 8006004:	2800      	cmp	r0, #0
 8006006:	d165      	bne.n	80060d4 <_dtoa_r+0x63c>
 8006008:	4632      	mov	r2, r6
 800600a:	463b      	mov	r3, r7
 800600c:	4935      	ldr	r1, [pc, #212]	; (80060e4 <_dtoa_r+0x64c>)
 800600e:	2000      	movs	r0, #0
 8006010:	f7fa f93a 	bl	8000288 <__aeabi_dsub>
 8006014:	ec53 2b18 	vmov	r2, r3, d8
 8006018:	f7fa fd60 	bl	8000adc <__aeabi_dcmplt>
 800601c:	2800      	cmp	r0, #0
 800601e:	f040 80b9 	bne.w	8006194 <_dtoa_r+0x6fc>
 8006022:	9b02      	ldr	r3, [sp, #8]
 8006024:	429d      	cmp	r5, r3
 8006026:	f43f af75 	beq.w	8005f14 <_dtoa_r+0x47c>
 800602a:	4b2f      	ldr	r3, [pc, #188]	; (80060e8 <_dtoa_r+0x650>)
 800602c:	ec51 0b18 	vmov	r0, r1, d8
 8006030:	2200      	movs	r2, #0
 8006032:	f7fa fae1 	bl	80005f8 <__aeabi_dmul>
 8006036:	4b2c      	ldr	r3, [pc, #176]	; (80060e8 <_dtoa_r+0x650>)
 8006038:	ec41 0b18 	vmov	d8, r0, r1
 800603c:	2200      	movs	r2, #0
 800603e:	4630      	mov	r0, r6
 8006040:	4639      	mov	r1, r7
 8006042:	f7fa fad9 	bl	80005f8 <__aeabi_dmul>
 8006046:	4606      	mov	r6, r0
 8006048:	460f      	mov	r7, r1
 800604a:	e7c4      	b.n	8005fd6 <_dtoa_r+0x53e>
 800604c:	ec51 0b17 	vmov	r0, r1, d7
 8006050:	f7fa fad2 	bl	80005f8 <__aeabi_dmul>
 8006054:	9b02      	ldr	r3, [sp, #8]
 8006056:	9d00      	ldr	r5, [sp, #0]
 8006058:	930c      	str	r3, [sp, #48]	; 0x30
 800605a:	ec41 0b18 	vmov	d8, r0, r1
 800605e:	4639      	mov	r1, r7
 8006060:	4630      	mov	r0, r6
 8006062:	f7fa fd79 	bl	8000b58 <__aeabi_d2iz>
 8006066:	9011      	str	r0, [sp, #68]	; 0x44
 8006068:	f7fa fa5c 	bl	8000524 <__aeabi_i2d>
 800606c:	4602      	mov	r2, r0
 800606e:	460b      	mov	r3, r1
 8006070:	4630      	mov	r0, r6
 8006072:	4639      	mov	r1, r7
 8006074:	f7fa f908 	bl	8000288 <__aeabi_dsub>
 8006078:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800607a:	3330      	adds	r3, #48	; 0x30
 800607c:	f805 3b01 	strb.w	r3, [r5], #1
 8006080:	9b02      	ldr	r3, [sp, #8]
 8006082:	429d      	cmp	r5, r3
 8006084:	4606      	mov	r6, r0
 8006086:	460f      	mov	r7, r1
 8006088:	f04f 0200 	mov.w	r2, #0
 800608c:	d134      	bne.n	80060f8 <_dtoa_r+0x660>
 800608e:	4b19      	ldr	r3, [pc, #100]	; (80060f4 <_dtoa_r+0x65c>)
 8006090:	ec51 0b18 	vmov	r0, r1, d8
 8006094:	f7fa f8fa 	bl	800028c <__adddf3>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4630      	mov	r0, r6
 800609e:	4639      	mov	r1, r7
 80060a0:	f7fa fd3a 	bl	8000b18 <__aeabi_dcmpgt>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	d175      	bne.n	8006194 <_dtoa_r+0x6fc>
 80060a8:	ec53 2b18 	vmov	r2, r3, d8
 80060ac:	4911      	ldr	r1, [pc, #68]	; (80060f4 <_dtoa_r+0x65c>)
 80060ae:	2000      	movs	r0, #0
 80060b0:	f7fa f8ea 	bl	8000288 <__aeabi_dsub>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4630      	mov	r0, r6
 80060ba:	4639      	mov	r1, r7
 80060bc:	f7fa fd0e 	bl	8000adc <__aeabi_dcmplt>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	f43f af27 	beq.w	8005f14 <_dtoa_r+0x47c>
 80060c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80060c8:	1e6b      	subs	r3, r5, #1
 80060ca:	930c      	str	r3, [sp, #48]	; 0x30
 80060cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060d0:	2b30      	cmp	r3, #48	; 0x30
 80060d2:	d0f8      	beq.n	80060c6 <_dtoa_r+0x62e>
 80060d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80060d8:	e04a      	b.n	8006170 <_dtoa_r+0x6d8>
 80060da:	bf00      	nop
 80060dc:	08007f08 	.word	0x08007f08
 80060e0:	08007ee0 	.word	0x08007ee0
 80060e4:	3ff00000 	.word	0x3ff00000
 80060e8:	40240000 	.word	0x40240000
 80060ec:	401c0000 	.word	0x401c0000
 80060f0:	40140000 	.word	0x40140000
 80060f4:	3fe00000 	.word	0x3fe00000
 80060f8:	4baf      	ldr	r3, [pc, #700]	; (80063b8 <_dtoa_r+0x920>)
 80060fa:	f7fa fa7d 	bl	80005f8 <__aeabi_dmul>
 80060fe:	4606      	mov	r6, r0
 8006100:	460f      	mov	r7, r1
 8006102:	e7ac      	b.n	800605e <_dtoa_r+0x5c6>
 8006104:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006108:	9d00      	ldr	r5, [sp, #0]
 800610a:	4642      	mov	r2, r8
 800610c:	464b      	mov	r3, r9
 800610e:	4630      	mov	r0, r6
 8006110:	4639      	mov	r1, r7
 8006112:	f7fa fb9b 	bl	800084c <__aeabi_ddiv>
 8006116:	f7fa fd1f 	bl	8000b58 <__aeabi_d2iz>
 800611a:	9002      	str	r0, [sp, #8]
 800611c:	f7fa fa02 	bl	8000524 <__aeabi_i2d>
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	f7fa fa68 	bl	80005f8 <__aeabi_dmul>
 8006128:	4602      	mov	r2, r0
 800612a:	460b      	mov	r3, r1
 800612c:	4630      	mov	r0, r6
 800612e:	4639      	mov	r1, r7
 8006130:	f7fa f8aa 	bl	8000288 <__aeabi_dsub>
 8006134:	9e02      	ldr	r6, [sp, #8]
 8006136:	9f01      	ldr	r7, [sp, #4]
 8006138:	3630      	adds	r6, #48	; 0x30
 800613a:	f805 6b01 	strb.w	r6, [r5], #1
 800613e:	9e00      	ldr	r6, [sp, #0]
 8006140:	1bae      	subs	r6, r5, r6
 8006142:	42b7      	cmp	r7, r6
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	d137      	bne.n	80061ba <_dtoa_r+0x722>
 800614a:	f7fa f89f 	bl	800028c <__adddf3>
 800614e:	4642      	mov	r2, r8
 8006150:	464b      	mov	r3, r9
 8006152:	4606      	mov	r6, r0
 8006154:	460f      	mov	r7, r1
 8006156:	f7fa fcdf 	bl	8000b18 <__aeabi_dcmpgt>
 800615a:	b9c8      	cbnz	r0, 8006190 <_dtoa_r+0x6f8>
 800615c:	4642      	mov	r2, r8
 800615e:	464b      	mov	r3, r9
 8006160:	4630      	mov	r0, r6
 8006162:	4639      	mov	r1, r7
 8006164:	f7fa fcb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006168:	b110      	cbz	r0, 8006170 <_dtoa_r+0x6d8>
 800616a:	9b02      	ldr	r3, [sp, #8]
 800616c:	07d9      	lsls	r1, r3, #31
 800616e:	d40f      	bmi.n	8006190 <_dtoa_r+0x6f8>
 8006170:	4620      	mov	r0, r4
 8006172:	4659      	mov	r1, fp
 8006174:	f000 fcf6 	bl	8006b64 <_Bfree>
 8006178:	2300      	movs	r3, #0
 800617a:	702b      	strb	r3, [r5, #0]
 800617c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800617e:	f10a 0001 	add.w	r0, sl, #1
 8006182:	6018      	str	r0, [r3, #0]
 8006184:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006186:	2b00      	cmp	r3, #0
 8006188:	f43f acd8 	beq.w	8005b3c <_dtoa_r+0xa4>
 800618c:	601d      	str	r5, [r3, #0]
 800618e:	e4d5      	b.n	8005b3c <_dtoa_r+0xa4>
 8006190:	f8cd a01c 	str.w	sl, [sp, #28]
 8006194:	462b      	mov	r3, r5
 8006196:	461d      	mov	r5, r3
 8006198:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800619c:	2a39      	cmp	r2, #57	; 0x39
 800619e:	d108      	bne.n	80061b2 <_dtoa_r+0x71a>
 80061a0:	9a00      	ldr	r2, [sp, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d1f7      	bne.n	8006196 <_dtoa_r+0x6fe>
 80061a6:	9a07      	ldr	r2, [sp, #28]
 80061a8:	9900      	ldr	r1, [sp, #0]
 80061aa:	3201      	adds	r2, #1
 80061ac:	9207      	str	r2, [sp, #28]
 80061ae:	2230      	movs	r2, #48	; 0x30
 80061b0:	700a      	strb	r2, [r1, #0]
 80061b2:	781a      	ldrb	r2, [r3, #0]
 80061b4:	3201      	adds	r2, #1
 80061b6:	701a      	strb	r2, [r3, #0]
 80061b8:	e78c      	b.n	80060d4 <_dtoa_r+0x63c>
 80061ba:	4b7f      	ldr	r3, [pc, #508]	; (80063b8 <_dtoa_r+0x920>)
 80061bc:	2200      	movs	r2, #0
 80061be:	f7fa fa1b 	bl	80005f8 <__aeabi_dmul>
 80061c2:	2200      	movs	r2, #0
 80061c4:	2300      	movs	r3, #0
 80061c6:	4606      	mov	r6, r0
 80061c8:	460f      	mov	r7, r1
 80061ca:	f7fa fc7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	d09b      	beq.n	800610a <_dtoa_r+0x672>
 80061d2:	e7cd      	b.n	8006170 <_dtoa_r+0x6d8>
 80061d4:	9a08      	ldr	r2, [sp, #32]
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	f000 80c4 	beq.w	8006364 <_dtoa_r+0x8cc>
 80061dc:	9a05      	ldr	r2, [sp, #20]
 80061de:	2a01      	cmp	r2, #1
 80061e0:	f300 80a8 	bgt.w	8006334 <_dtoa_r+0x89c>
 80061e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	f000 80a0 	beq.w	800632c <_dtoa_r+0x894>
 80061ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061f0:	9e06      	ldr	r6, [sp, #24]
 80061f2:	4645      	mov	r5, r8
 80061f4:	9a04      	ldr	r2, [sp, #16]
 80061f6:	2101      	movs	r1, #1
 80061f8:	441a      	add	r2, r3
 80061fa:	4620      	mov	r0, r4
 80061fc:	4498      	add	r8, r3
 80061fe:	9204      	str	r2, [sp, #16]
 8006200:	f000 fd6c 	bl	8006cdc <__i2b>
 8006204:	4607      	mov	r7, r0
 8006206:	2d00      	cmp	r5, #0
 8006208:	dd0b      	ble.n	8006222 <_dtoa_r+0x78a>
 800620a:	9b04      	ldr	r3, [sp, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	dd08      	ble.n	8006222 <_dtoa_r+0x78a>
 8006210:	42ab      	cmp	r3, r5
 8006212:	9a04      	ldr	r2, [sp, #16]
 8006214:	bfa8      	it	ge
 8006216:	462b      	movge	r3, r5
 8006218:	eba8 0803 	sub.w	r8, r8, r3
 800621c:	1aed      	subs	r5, r5, r3
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	9304      	str	r3, [sp, #16]
 8006222:	9b06      	ldr	r3, [sp, #24]
 8006224:	b1fb      	cbz	r3, 8006266 <_dtoa_r+0x7ce>
 8006226:	9b08      	ldr	r3, [sp, #32]
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 809f 	beq.w	800636c <_dtoa_r+0x8d4>
 800622e:	2e00      	cmp	r6, #0
 8006230:	dd11      	ble.n	8006256 <_dtoa_r+0x7be>
 8006232:	4639      	mov	r1, r7
 8006234:	4632      	mov	r2, r6
 8006236:	4620      	mov	r0, r4
 8006238:	f000 fe0c 	bl	8006e54 <__pow5mult>
 800623c:	465a      	mov	r2, fp
 800623e:	4601      	mov	r1, r0
 8006240:	4607      	mov	r7, r0
 8006242:	4620      	mov	r0, r4
 8006244:	f000 fd60 	bl	8006d08 <__multiply>
 8006248:	4659      	mov	r1, fp
 800624a:	9007      	str	r0, [sp, #28]
 800624c:	4620      	mov	r0, r4
 800624e:	f000 fc89 	bl	8006b64 <_Bfree>
 8006252:	9b07      	ldr	r3, [sp, #28]
 8006254:	469b      	mov	fp, r3
 8006256:	9b06      	ldr	r3, [sp, #24]
 8006258:	1b9a      	subs	r2, r3, r6
 800625a:	d004      	beq.n	8006266 <_dtoa_r+0x7ce>
 800625c:	4659      	mov	r1, fp
 800625e:	4620      	mov	r0, r4
 8006260:	f000 fdf8 	bl	8006e54 <__pow5mult>
 8006264:	4683      	mov	fp, r0
 8006266:	2101      	movs	r1, #1
 8006268:	4620      	mov	r0, r4
 800626a:	f000 fd37 	bl	8006cdc <__i2b>
 800626e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006270:	2b00      	cmp	r3, #0
 8006272:	4606      	mov	r6, r0
 8006274:	dd7c      	ble.n	8006370 <_dtoa_r+0x8d8>
 8006276:	461a      	mov	r2, r3
 8006278:	4601      	mov	r1, r0
 800627a:	4620      	mov	r0, r4
 800627c:	f000 fdea 	bl	8006e54 <__pow5mult>
 8006280:	9b05      	ldr	r3, [sp, #20]
 8006282:	2b01      	cmp	r3, #1
 8006284:	4606      	mov	r6, r0
 8006286:	dd76      	ble.n	8006376 <_dtoa_r+0x8de>
 8006288:	2300      	movs	r3, #0
 800628a:	9306      	str	r3, [sp, #24]
 800628c:	6933      	ldr	r3, [r6, #16]
 800628e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006292:	6918      	ldr	r0, [r3, #16]
 8006294:	f000 fcd2 	bl	8006c3c <__hi0bits>
 8006298:	f1c0 0020 	rsb	r0, r0, #32
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	4418      	add	r0, r3
 80062a0:	f010 001f 	ands.w	r0, r0, #31
 80062a4:	f000 8086 	beq.w	80063b4 <_dtoa_r+0x91c>
 80062a8:	f1c0 0320 	rsb	r3, r0, #32
 80062ac:	2b04      	cmp	r3, #4
 80062ae:	dd7f      	ble.n	80063b0 <_dtoa_r+0x918>
 80062b0:	f1c0 001c 	rsb	r0, r0, #28
 80062b4:	9b04      	ldr	r3, [sp, #16]
 80062b6:	4403      	add	r3, r0
 80062b8:	4480      	add	r8, r0
 80062ba:	4405      	add	r5, r0
 80062bc:	9304      	str	r3, [sp, #16]
 80062be:	f1b8 0f00 	cmp.w	r8, #0
 80062c2:	dd05      	ble.n	80062d0 <_dtoa_r+0x838>
 80062c4:	4659      	mov	r1, fp
 80062c6:	4642      	mov	r2, r8
 80062c8:	4620      	mov	r0, r4
 80062ca:	f000 fe1d 	bl	8006f08 <__lshift>
 80062ce:	4683      	mov	fp, r0
 80062d0:	9b04      	ldr	r3, [sp, #16]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	dd05      	ble.n	80062e2 <_dtoa_r+0x84a>
 80062d6:	4631      	mov	r1, r6
 80062d8:	461a      	mov	r2, r3
 80062da:	4620      	mov	r0, r4
 80062dc:	f000 fe14 	bl	8006f08 <__lshift>
 80062e0:	4606      	mov	r6, r0
 80062e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d069      	beq.n	80063bc <_dtoa_r+0x924>
 80062e8:	4631      	mov	r1, r6
 80062ea:	4658      	mov	r0, fp
 80062ec:	f000 fe78 	bl	8006fe0 <__mcmp>
 80062f0:	2800      	cmp	r0, #0
 80062f2:	da63      	bge.n	80063bc <_dtoa_r+0x924>
 80062f4:	2300      	movs	r3, #0
 80062f6:	4659      	mov	r1, fp
 80062f8:	220a      	movs	r2, #10
 80062fa:	4620      	mov	r0, r4
 80062fc:	f000 fc54 	bl	8006ba8 <__multadd>
 8006300:	9b08      	ldr	r3, [sp, #32]
 8006302:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006306:	4683      	mov	fp, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 818f 	beq.w	800662c <_dtoa_r+0xb94>
 800630e:	4639      	mov	r1, r7
 8006310:	2300      	movs	r3, #0
 8006312:	220a      	movs	r2, #10
 8006314:	4620      	mov	r0, r4
 8006316:	f000 fc47 	bl	8006ba8 <__multadd>
 800631a:	f1b9 0f00 	cmp.w	r9, #0
 800631e:	4607      	mov	r7, r0
 8006320:	f300 808e 	bgt.w	8006440 <_dtoa_r+0x9a8>
 8006324:	9b05      	ldr	r3, [sp, #20]
 8006326:	2b02      	cmp	r3, #2
 8006328:	dc50      	bgt.n	80063cc <_dtoa_r+0x934>
 800632a:	e089      	b.n	8006440 <_dtoa_r+0x9a8>
 800632c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800632e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006332:	e75d      	b.n	80061f0 <_dtoa_r+0x758>
 8006334:	9b01      	ldr	r3, [sp, #4]
 8006336:	1e5e      	subs	r6, r3, #1
 8006338:	9b06      	ldr	r3, [sp, #24]
 800633a:	42b3      	cmp	r3, r6
 800633c:	bfbf      	itttt	lt
 800633e:	9b06      	ldrlt	r3, [sp, #24]
 8006340:	9606      	strlt	r6, [sp, #24]
 8006342:	1af2      	sublt	r2, r6, r3
 8006344:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006346:	bfb6      	itet	lt
 8006348:	189b      	addlt	r3, r3, r2
 800634a:	1b9e      	subge	r6, r3, r6
 800634c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800634e:	9b01      	ldr	r3, [sp, #4]
 8006350:	bfb8      	it	lt
 8006352:	2600      	movlt	r6, #0
 8006354:	2b00      	cmp	r3, #0
 8006356:	bfb5      	itete	lt
 8006358:	eba8 0503 	sublt.w	r5, r8, r3
 800635c:	9b01      	ldrge	r3, [sp, #4]
 800635e:	2300      	movlt	r3, #0
 8006360:	4645      	movge	r5, r8
 8006362:	e747      	b.n	80061f4 <_dtoa_r+0x75c>
 8006364:	9e06      	ldr	r6, [sp, #24]
 8006366:	9f08      	ldr	r7, [sp, #32]
 8006368:	4645      	mov	r5, r8
 800636a:	e74c      	b.n	8006206 <_dtoa_r+0x76e>
 800636c:	9a06      	ldr	r2, [sp, #24]
 800636e:	e775      	b.n	800625c <_dtoa_r+0x7c4>
 8006370:	9b05      	ldr	r3, [sp, #20]
 8006372:	2b01      	cmp	r3, #1
 8006374:	dc18      	bgt.n	80063a8 <_dtoa_r+0x910>
 8006376:	9b02      	ldr	r3, [sp, #8]
 8006378:	b9b3      	cbnz	r3, 80063a8 <_dtoa_r+0x910>
 800637a:	9b03      	ldr	r3, [sp, #12]
 800637c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006380:	b9a3      	cbnz	r3, 80063ac <_dtoa_r+0x914>
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006388:	0d1b      	lsrs	r3, r3, #20
 800638a:	051b      	lsls	r3, r3, #20
 800638c:	b12b      	cbz	r3, 800639a <_dtoa_r+0x902>
 800638e:	9b04      	ldr	r3, [sp, #16]
 8006390:	3301      	adds	r3, #1
 8006392:	9304      	str	r3, [sp, #16]
 8006394:	f108 0801 	add.w	r8, r8, #1
 8006398:	2301      	movs	r3, #1
 800639a:	9306      	str	r3, [sp, #24]
 800639c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f47f af74 	bne.w	800628c <_dtoa_r+0x7f4>
 80063a4:	2001      	movs	r0, #1
 80063a6:	e779      	b.n	800629c <_dtoa_r+0x804>
 80063a8:	2300      	movs	r3, #0
 80063aa:	e7f6      	b.n	800639a <_dtoa_r+0x902>
 80063ac:	9b02      	ldr	r3, [sp, #8]
 80063ae:	e7f4      	b.n	800639a <_dtoa_r+0x902>
 80063b0:	d085      	beq.n	80062be <_dtoa_r+0x826>
 80063b2:	4618      	mov	r0, r3
 80063b4:	301c      	adds	r0, #28
 80063b6:	e77d      	b.n	80062b4 <_dtoa_r+0x81c>
 80063b8:	40240000 	.word	0x40240000
 80063bc:	9b01      	ldr	r3, [sp, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	dc38      	bgt.n	8006434 <_dtoa_r+0x99c>
 80063c2:	9b05      	ldr	r3, [sp, #20]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	dd35      	ble.n	8006434 <_dtoa_r+0x99c>
 80063c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80063cc:	f1b9 0f00 	cmp.w	r9, #0
 80063d0:	d10d      	bne.n	80063ee <_dtoa_r+0x956>
 80063d2:	4631      	mov	r1, r6
 80063d4:	464b      	mov	r3, r9
 80063d6:	2205      	movs	r2, #5
 80063d8:	4620      	mov	r0, r4
 80063da:	f000 fbe5 	bl	8006ba8 <__multadd>
 80063de:	4601      	mov	r1, r0
 80063e0:	4606      	mov	r6, r0
 80063e2:	4658      	mov	r0, fp
 80063e4:	f000 fdfc 	bl	8006fe0 <__mcmp>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	f73f adbd 	bgt.w	8005f68 <_dtoa_r+0x4d0>
 80063ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f0:	9d00      	ldr	r5, [sp, #0]
 80063f2:	ea6f 0a03 	mvn.w	sl, r3
 80063f6:	f04f 0800 	mov.w	r8, #0
 80063fa:	4631      	mov	r1, r6
 80063fc:	4620      	mov	r0, r4
 80063fe:	f000 fbb1 	bl	8006b64 <_Bfree>
 8006402:	2f00      	cmp	r7, #0
 8006404:	f43f aeb4 	beq.w	8006170 <_dtoa_r+0x6d8>
 8006408:	f1b8 0f00 	cmp.w	r8, #0
 800640c:	d005      	beq.n	800641a <_dtoa_r+0x982>
 800640e:	45b8      	cmp	r8, r7
 8006410:	d003      	beq.n	800641a <_dtoa_r+0x982>
 8006412:	4641      	mov	r1, r8
 8006414:	4620      	mov	r0, r4
 8006416:	f000 fba5 	bl	8006b64 <_Bfree>
 800641a:	4639      	mov	r1, r7
 800641c:	4620      	mov	r0, r4
 800641e:	f000 fba1 	bl	8006b64 <_Bfree>
 8006422:	e6a5      	b.n	8006170 <_dtoa_r+0x6d8>
 8006424:	2600      	movs	r6, #0
 8006426:	4637      	mov	r7, r6
 8006428:	e7e1      	b.n	80063ee <_dtoa_r+0x956>
 800642a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800642c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006430:	4637      	mov	r7, r6
 8006432:	e599      	b.n	8005f68 <_dtoa_r+0x4d0>
 8006434:	9b08      	ldr	r3, [sp, #32]
 8006436:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	f000 80fd 	beq.w	800663a <_dtoa_r+0xba2>
 8006440:	2d00      	cmp	r5, #0
 8006442:	dd05      	ble.n	8006450 <_dtoa_r+0x9b8>
 8006444:	4639      	mov	r1, r7
 8006446:	462a      	mov	r2, r5
 8006448:	4620      	mov	r0, r4
 800644a:	f000 fd5d 	bl	8006f08 <__lshift>
 800644e:	4607      	mov	r7, r0
 8006450:	9b06      	ldr	r3, [sp, #24]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d05c      	beq.n	8006510 <_dtoa_r+0xa78>
 8006456:	6879      	ldr	r1, [r7, #4]
 8006458:	4620      	mov	r0, r4
 800645a:	f000 fb43 	bl	8006ae4 <_Balloc>
 800645e:	4605      	mov	r5, r0
 8006460:	b928      	cbnz	r0, 800646e <_dtoa_r+0x9d6>
 8006462:	4b80      	ldr	r3, [pc, #512]	; (8006664 <_dtoa_r+0xbcc>)
 8006464:	4602      	mov	r2, r0
 8006466:	f240 21ea 	movw	r1, #746	; 0x2ea
 800646a:	f7ff bb2e 	b.w	8005aca <_dtoa_r+0x32>
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	3202      	adds	r2, #2
 8006472:	0092      	lsls	r2, r2, #2
 8006474:	f107 010c 	add.w	r1, r7, #12
 8006478:	300c      	adds	r0, #12
 800647a:	f000 fb25 	bl	8006ac8 <memcpy>
 800647e:	2201      	movs	r2, #1
 8006480:	4629      	mov	r1, r5
 8006482:	4620      	mov	r0, r4
 8006484:	f000 fd40 	bl	8006f08 <__lshift>
 8006488:	9b00      	ldr	r3, [sp, #0]
 800648a:	3301      	adds	r3, #1
 800648c:	9301      	str	r3, [sp, #4]
 800648e:	9b00      	ldr	r3, [sp, #0]
 8006490:	444b      	add	r3, r9
 8006492:	9307      	str	r3, [sp, #28]
 8006494:	9b02      	ldr	r3, [sp, #8]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	46b8      	mov	r8, r7
 800649c:	9306      	str	r3, [sp, #24]
 800649e:	4607      	mov	r7, r0
 80064a0:	9b01      	ldr	r3, [sp, #4]
 80064a2:	4631      	mov	r1, r6
 80064a4:	3b01      	subs	r3, #1
 80064a6:	4658      	mov	r0, fp
 80064a8:	9302      	str	r3, [sp, #8]
 80064aa:	f7ff fa69 	bl	8005980 <quorem>
 80064ae:	4603      	mov	r3, r0
 80064b0:	3330      	adds	r3, #48	; 0x30
 80064b2:	9004      	str	r0, [sp, #16]
 80064b4:	4641      	mov	r1, r8
 80064b6:	4658      	mov	r0, fp
 80064b8:	9308      	str	r3, [sp, #32]
 80064ba:	f000 fd91 	bl	8006fe0 <__mcmp>
 80064be:	463a      	mov	r2, r7
 80064c0:	4681      	mov	r9, r0
 80064c2:	4631      	mov	r1, r6
 80064c4:	4620      	mov	r0, r4
 80064c6:	f000 fda7 	bl	8007018 <__mdiff>
 80064ca:	68c2      	ldr	r2, [r0, #12]
 80064cc:	9b08      	ldr	r3, [sp, #32]
 80064ce:	4605      	mov	r5, r0
 80064d0:	bb02      	cbnz	r2, 8006514 <_dtoa_r+0xa7c>
 80064d2:	4601      	mov	r1, r0
 80064d4:	4658      	mov	r0, fp
 80064d6:	f000 fd83 	bl	8006fe0 <__mcmp>
 80064da:	9b08      	ldr	r3, [sp, #32]
 80064dc:	4602      	mov	r2, r0
 80064de:	4629      	mov	r1, r5
 80064e0:	4620      	mov	r0, r4
 80064e2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80064e6:	f000 fb3d 	bl	8006b64 <_Bfree>
 80064ea:	9b05      	ldr	r3, [sp, #20]
 80064ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064ee:	9d01      	ldr	r5, [sp, #4]
 80064f0:	ea43 0102 	orr.w	r1, r3, r2
 80064f4:	9b06      	ldr	r3, [sp, #24]
 80064f6:	430b      	orrs	r3, r1
 80064f8:	9b08      	ldr	r3, [sp, #32]
 80064fa:	d10d      	bne.n	8006518 <_dtoa_r+0xa80>
 80064fc:	2b39      	cmp	r3, #57	; 0x39
 80064fe:	d029      	beq.n	8006554 <_dtoa_r+0xabc>
 8006500:	f1b9 0f00 	cmp.w	r9, #0
 8006504:	dd01      	ble.n	800650a <_dtoa_r+0xa72>
 8006506:	9b04      	ldr	r3, [sp, #16]
 8006508:	3331      	adds	r3, #49	; 0x31
 800650a:	9a02      	ldr	r2, [sp, #8]
 800650c:	7013      	strb	r3, [r2, #0]
 800650e:	e774      	b.n	80063fa <_dtoa_r+0x962>
 8006510:	4638      	mov	r0, r7
 8006512:	e7b9      	b.n	8006488 <_dtoa_r+0x9f0>
 8006514:	2201      	movs	r2, #1
 8006516:	e7e2      	b.n	80064de <_dtoa_r+0xa46>
 8006518:	f1b9 0f00 	cmp.w	r9, #0
 800651c:	db06      	blt.n	800652c <_dtoa_r+0xa94>
 800651e:	9905      	ldr	r1, [sp, #20]
 8006520:	ea41 0909 	orr.w	r9, r1, r9
 8006524:	9906      	ldr	r1, [sp, #24]
 8006526:	ea59 0101 	orrs.w	r1, r9, r1
 800652a:	d120      	bne.n	800656e <_dtoa_r+0xad6>
 800652c:	2a00      	cmp	r2, #0
 800652e:	ddec      	ble.n	800650a <_dtoa_r+0xa72>
 8006530:	4659      	mov	r1, fp
 8006532:	2201      	movs	r2, #1
 8006534:	4620      	mov	r0, r4
 8006536:	9301      	str	r3, [sp, #4]
 8006538:	f000 fce6 	bl	8006f08 <__lshift>
 800653c:	4631      	mov	r1, r6
 800653e:	4683      	mov	fp, r0
 8006540:	f000 fd4e 	bl	8006fe0 <__mcmp>
 8006544:	2800      	cmp	r0, #0
 8006546:	9b01      	ldr	r3, [sp, #4]
 8006548:	dc02      	bgt.n	8006550 <_dtoa_r+0xab8>
 800654a:	d1de      	bne.n	800650a <_dtoa_r+0xa72>
 800654c:	07da      	lsls	r2, r3, #31
 800654e:	d5dc      	bpl.n	800650a <_dtoa_r+0xa72>
 8006550:	2b39      	cmp	r3, #57	; 0x39
 8006552:	d1d8      	bne.n	8006506 <_dtoa_r+0xa6e>
 8006554:	9a02      	ldr	r2, [sp, #8]
 8006556:	2339      	movs	r3, #57	; 0x39
 8006558:	7013      	strb	r3, [r2, #0]
 800655a:	462b      	mov	r3, r5
 800655c:	461d      	mov	r5, r3
 800655e:	3b01      	subs	r3, #1
 8006560:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006564:	2a39      	cmp	r2, #57	; 0x39
 8006566:	d050      	beq.n	800660a <_dtoa_r+0xb72>
 8006568:	3201      	adds	r2, #1
 800656a:	701a      	strb	r2, [r3, #0]
 800656c:	e745      	b.n	80063fa <_dtoa_r+0x962>
 800656e:	2a00      	cmp	r2, #0
 8006570:	dd03      	ble.n	800657a <_dtoa_r+0xae2>
 8006572:	2b39      	cmp	r3, #57	; 0x39
 8006574:	d0ee      	beq.n	8006554 <_dtoa_r+0xabc>
 8006576:	3301      	adds	r3, #1
 8006578:	e7c7      	b.n	800650a <_dtoa_r+0xa72>
 800657a:	9a01      	ldr	r2, [sp, #4]
 800657c:	9907      	ldr	r1, [sp, #28]
 800657e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006582:	428a      	cmp	r2, r1
 8006584:	d02a      	beq.n	80065dc <_dtoa_r+0xb44>
 8006586:	4659      	mov	r1, fp
 8006588:	2300      	movs	r3, #0
 800658a:	220a      	movs	r2, #10
 800658c:	4620      	mov	r0, r4
 800658e:	f000 fb0b 	bl	8006ba8 <__multadd>
 8006592:	45b8      	cmp	r8, r7
 8006594:	4683      	mov	fp, r0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	f04f 020a 	mov.w	r2, #10
 800659e:	4641      	mov	r1, r8
 80065a0:	4620      	mov	r0, r4
 80065a2:	d107      	bne.n	80065b4 <_dtoa_r+0xb1c>
 80065a4:	f000 fb00 	bl	8006ba8 <__multadd>
 80065a8:	4680      	mov	r8, r0
 80065aa:	4607      	mov	r7, r0
 80065ac:	9b01      	ldr	r3, [sp, #4]
 80065ae:	3301      	adds	r3, #1
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	e775      	b.n	80064a0 <_dtoa_r+0xa08>
 80065b4:	f000 faf8 	bl	8006ba8 <__multadd>
 80065b8:	4639      	mov	r1, r7
 80065ba:	4680      	mov	r8, r0
 80065bc:	2300      	movs	r3, #0
 80065be:	220a      	movs	r2, #10
 80065c0:	4620      	mov	r0, r4
 80065c2:	f000 faf1 	bl	8006ba8 <__multadd>
 80065c6:	4607      	mov	r7, r0
 80065c8:	e7f0      	b.n	80065ac <_dtoa_r+0xb14>
 80065ca:	f1b9 0f00 	cmp.w	r9, #0
 80065ce:	9a00      	ldr	r2, [sp, #0]
 80065d0:	bfcc      	ite	gt
 80065d2:	464d      	movgt	r5, r9
 80065d4:	2501      	movle	r5, #1
 80065d6:	4415      	add	r5, r2
 80065d8:	f04f 0800 	mov.w	r8, #0
 80065dc:	4659      	mov	r1, fp
 80065de:	2201      	movs	r2, #1
 80065e0:	4620      	mov	r0, r4
 80065e2:	9301      	str	r3, [sp, #4]
 80065e4:	f000 fc90 	bl	8006f08 <__lshift>
 80065e8:	4631      	mov	r1, r6
 80065ea:	4683      	mov	fp, r0
 80065ec:	f000 fcf8 	bl	8006fe0 <__mcmp>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	dcb2      	bgt.n	800655a <_dtoa_r+0xac2>
 80065f4:	d102      	bne.n	80065fc <_dtoa_r+0xb64>
 80065f6:	9b01      	ldr	r3, [sp, #4]
 80065f8:	07db      	lsls	r3, r3, #31
 80065fa:	d4ae      	bmi.n	800655a <_dtoa_r+0xac2>
 80065fc:	462b      	mov	r3, r5
 80065fe:	461d      	mov	r5, r3
 8006600:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006604:	2a30      	cmp	r2, #48	; 0x30
 8006606:	d0fa      	beq.n	80065fe <_dtoa_r+0xb66>
 8006608:	e6f7      	b.n	80063fa <_dtoa_r+0x962>
 800660a:	9a00      	ldr	r2, [sp, #0]
 800660c:	429a      	cmp	r2, r3
 800660e:	d1a5      	bne.n	800655c <_dtoa_r+0xac4>
 8006610:	f10a 0a01 	add.w	sl, sl, #1
 8006614:	2331      	movs	r3, #49	; 0x31
 8006616:	e779      	b.n	800650c <_dtoa_r+0xa74>
 8006618:	4b13      	ldr	r3, [pc, #76]	; (8006668 <_dtoa_r+0xbd0>)
 800661a:	f7ff baaf 	b.w	8005b7c <_dtoa_r+0xe4>
 800661e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006620:	2b00      	cmp	r3, #0
 8006622:	f47f aa86 	bne.w	8005b32 <_dtoa_r+0x9a>
 8006626:	4b11      	ldr	r3, [pc, #68]	; (800666c <_dtoa_r+0xbd4>)
 8006628:	f7ff baa8 	b.w	8005b7c <_dtoa_r+0xe4>
 800662c:	f1b9 0f00 	cmp.w	r9, #0
 8006630:	dc03      	bgt.n	800663a <_dtoa_r+0xba2>
 8006632:	9b05      	ldr	r3, [sp, #20]
 8006634:	2b02      	cmp	r3, #2
 8006636:	f73f aec9 	bgt.w	80063cc <_dtoa_r+0x934>
 800663a:	9d00      	ldr	r5, [sp, #0]
 800663c:	4631      	mov	r1, r6
 800663e:	4658      	mov	r0, fp
 8006640:	f7ff f99e 	bl	8005980 <quorem>
 8006644:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006648:	f805 3b01 	strb.w	r3, [r5], #1
 800664c:	9a00      	ldr	r2, [sp, #0]
 800664e:	1aaa      	subs	r2, r5, r2
 8006650:	4591      	cmp	r9, r2
 8006652:	ddba      	ble.n	80065ca <_dtoa_r+0xb32>
 8006654:	4659      	mov	r1, fp
 8006656:	2300      	movs	r3, #0
 8006658:	220a      	movs	r2, #10
 800665a:	4620      	mov	r0, r4
 800665c:	f000 faa4 	bl	8006ba8 <__multadd>
 8006660:	4683      	mov	fp, r0
 8006662:	e7eb      	b.n	800663c <_dtoa_r+0xba4>
 8006664:	08007e0f 	.word	0x08007e0f
 8006668:	08007d68 	.word	0x08007d68
 800666c:	08007d8c 	.word	0x08007d8c

08006670 <__sflush_r>:
 8006670:	898a      	ldrh	r2, [r1, #12]
 8006672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006676:	4605      	mov	r5, r0
 8006678:	0710      	lsls	r0, r2, #28
 800667a:	460c      	mov	r4, r1
 800667c:	d458      	bmi.n	8006730 <__sflush_r+0xc0>
 800667e:	684b      	ldr	r3, [r1, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	dc05      	bgt.n	8006690 <__sflush_r+0x20>
 8006684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006686:	2b00      	cmp	r3, #0
 8006688:	dc02      	bgt.n	8006690 <__sflush_r+0x20>
 800668a:	2000      	movs	r0, #0
 800668c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006692:	2e00      	cmp	r6, #0
 8006694:	d0f9      	beq.n	800668a <__sflush_r+0x1a>
 8006696:	2300      	movs	r3, #0
 8006698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800669c:	682f      	ldr	r7, [r5, #0]
 800669e:	602b      	str	r3, [r5, #0]
 80066a0:	d032      	beq.n	8006708 <__sflush_r+0x98>
 80066a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066a4:	89a3      	ldrh	r3, [r4, #12]
 80066a6:	075a      	lsls	r2, r3, #29
 80066a8:	d505      	bpl.n	80066b6 <__sflush_r+0x46>
 80066aa:	6863      	ldr	r3, [r4, #4]
 80066ac:	1ac0      	subs	r0, r0, r3
 80066ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066b0:	b10b      	cbz	r3, 80066b6 <__sflush_r+0x46>
 80066b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066b4:	1ac0      	subs	r0, r0, r3
 80066b6:	2300      	movs	r3, #0
 80066b8:	4602      	mov	r2, r0
 80066ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066bc:	6a21      	ldr	r1, [r4, #32]
 80066be:	4628      	mov	r0, r5
 80066c0:	47b0      	blx	r6
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	89a3      	ldrh	r3, [r4, #12]
 80066c6:	d106      	bne.n	80066d6 <__sflush_r+0x66>
 80066c8:	6829      	ldr	r1, [r5, #0]
 80066ca:	291d      	cmp	r1, #29
 80066cc:	d82c      	bhi.n	8006728 <__sflush_r+0xb8>
 80066ce:	4a2a      	ldr	r2, [pc, #168]	; (8006778 <__sflush_r+0x108>)
 80066d0:	40ca      	lsrs	r2, r1
 80066d2:	07d6      	lsls	r6, r2, #31
 80066d4:	d528      	bpl.n	8006728 <__sflush_r+0xb8>
 80066d6:	2200      	movs	r2, #0
 80066d8:	6062      	str	r2, [r4, #4]
 80066da:	04d9      	lsls	r1, r3, #19
 80066dc:	6922      	ldr	r2, [r4, #16]
 80066de:	6022      	str	r2, [r4, #0]
 80066e0:	d504      	bpl.n	80066ec <__sflush_r+0x7c>
 80066e2:	1c42      	adds	r2, r0, #1
 80066e4:	d101      	bne.n	80066ea <__sflush_r+0x7a>
 80066e6:	682b      	ldr	r3, [r5, #0]
 80066e8:	b903      	cbnz	r3, 80066ec <__sflush_r+0x7c>
 80066ea:	6560      	str	r0, [r4, #84]	; 0x54
 80066ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066ee:	602f      	str	r7, [r5, #0]
 80066f0:	2900      	cmp	r1, #0
 80066f2:	d0ca      	beq.n	800668a <__sflush_r+0x1a>
 80066f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066f8:	4299      	cmp	r1, r3
 80066fa:	d002      	beq.n	8006702 <__sflush_r+0x92>
 80066fc:	4628      	mov	r0, r5
 80066fe:	f000 fd7f 	bl	8007200 <_free_r>
 8006702:	2000      	movs	r0, #0
 8006704:	6360      	str	r0, [r4, #52]	; 0x34
 8006706:	e7c1      	b.n	800668c <__sflush_r+0x1c>
 8006708:	6a21      	ldr	r1, [r4, #32]
 800670a:	2301      	movs	r3, #1
 800670c:	4628      	mov	r0, r5
 800670e:	47b0      	blx	r6
 8006710:	1c41      	adds	r1, r0, #1
 8006712:	d1c7      	bne.n	80066a4 <__sflush_r+0x34>
 8006714:	682b      	ldr	r3, [r5, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0c4      	beq.n	80066a4 <__sflush_r+0x34>
 800671a:	2b1d      	cmp	r3, #29
 800671c:	d001      	beq.n	8006722 <__sflush_r+0xb2>
 800671e:	2b16      	cmp	r3, #22
 8006720:	d101      	bne.n	8006726 <__sflush_r+0xb6>
 8006722:	602f      	str	r7, [r5, #0]
 8006724:	e7b1      	b.n	800668a <__sflush_r+0x1a>
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800672c:	81a3      	strh	r3, [r4, #12]
 800672e:	e7ad      	b.n	800668c <__sflush_r+0x1c>
 8006730:	690f      	ldr	r7, [r1, #16]
 8006732:	2f00      	cmp	r7, #0
 8006734:	d0a9      	beq.n	800668a <__sflush_r+0x1a>
 8006736:	0793      	lsls	r3, r2, #30
 8006738:	680e      	ldr	r6, [r1, #0]
 800673a:	bf08      	it	eq
 800673c:	694b      	ldreq	r3, [r1, #20]
 800673e:	600f      	str	r7, [r1, #0]
 8006740:	bf18      	it	ne
 8006742:	2300      	movne	r3, #0
 8006744:	eba6 0807 	sub.w	r8, r6, r7
 8006748:	608b      	str	r3, [r1, #8]
 800674a:	f1b8 0f00 	cmp.w	r8, #0
 800674e:	dd9c      	ble.n	800668a <__sflush_r+0x1a>
 8006750:	6a21      	ldr	r1, [r4, #32]
 8006752:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006754:	4643      	mov	r3, r8
 8006756:	463a      	mov	r2, r7
 8006758:	4628      	mov	r0, r5
 800675a:	47b0      	blx	r6
 800675c:	2800      	cmp	r0, #0
 800675e:	dc06      	bgt.n	800676e <__sflush_r+0xfe>
 8006760:	89a3      	ldrh	r3, [r4, #12]
 8006762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006766:	81a3      	strh	r3, [r4, #12]
 8006768:	f04f 30ff 	mov.w	r0, #4294967295
 800676c:	e78e      	b.n	800668c <__sflush_r+0x1c>
 800676e:	4407      	add	r7, r0
 8006770:	eba8 0800 	sub.w	r8, r8, r0
 8006774:	e7e9      	b.n	800674a <__sflush_r+0xda>
 8006776:	bf00      	nop
 8006778:	20400001 	.word	0x20400001

0800677c <_fflush_r>:
 800677c:	b538      	push	{r3, r4, r5, lr}
 800677e:	690b      	ldr	r3, [r1, #16]
 8006780:	4605      	mov	r5, r0
 8006782:	460c      	mov	r4, r1
 8006784:	b913      	cbnz	r3, 800678c <_fflush_r+0x10>
 8006786:	2500      	movs	r5, #0
 8006788:	4628      	mov	r0, r5
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	b118      	cbz	r0, 8006796 <_fflush_r+0x1a>
 800678e:	6983      	ldr	r3, [r0, #24]
 8006790:	b90b      	cbnz	r3, 8006796 <_fflush_r+0x1a>
 8006792:	f000 f887 	bl	80068a4 <__sinit>
 8006796:	4b14      	ldr	r3, [pc, #80]	; (80067e8 <_fflush_r+0x6c>)
 8006798:	429c      	cmp	r4, r3
 800679a:	d11b      	bne.n	80067d4 <_fflush_r+0x58>
 800679c:	686c      	ldr	r4, [r5, #4]
 800679e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d0ef      	beq.n	8006786 <_fflush_r+0xa>
 80067a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067a8:	07d0      	lsls	r0, r2, #31
 80067aa:	d404      	bmi.n	80067b6 <_fflush_r+0x3a>
 80067ac:	0599      	lsls	r1, r3, #22
 80067ae:	d402      	bmi.n	80067b6 <_fflush_r+0x3a>
 80067b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067b2:	f000 f91a 	bl	80069ea <__retarget_lock_acquire_recursive>
 80067b6:	4628      	mov	r0, r5
 80067b8:	4621      	mov	r1, r4
 80067ba:	f7ff ff59 	bl	8006670 <__sflush_r>
 80067be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067c0:	07da      	lsls	r2, r3, #31
 80067c2:	4605      	mov	r5, r0
 80067c4:	d4e0      	bmi.n	8006788 <_fflush_r+0xc>
 80067c6:	89a3      	ldrh	r3, [r4, #12]
 80067c8:	059b      	lsls	r3, r3, #22
 80067ca:	d4dd      	bmi.n	8006788 <_fflush_r+0xc>
 80067cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067ce:	f000 f90d 	bl	80069ec <__retarget_lock_release_recursive>
 80067d2:	e7d9      	b.n	8006788 <_fflush_r+0xc>
 80067d4:	4b05      	ldr	r3, [pc, #20]	; (80067ec <_fflush_r+0x70>)
 80067d6:	429c      	cmp	r4, r3
 80067d8:	d101      	bne.n	80067de <_fflush_r+0x62>
 80067da:	68ac      	ldr	r4, [r5, #8]
 80067dc:	e7df      	b.n	800679e <_fflush_r+0x22>
 80067de:	4b04      	ldr	r3, [pc, #16]	; (80067f0 <_fflush_r+0x74>)
 80067e0:	429c      	cmp	r4, r3
 80067e2:	bf08      	it	eq
 80067e4:	68ec      	ldreq	r4, [r5, #12]
 80067e6:	e7da      	b.n	800679e <_fflush_r+0x22>
 80067e8:	08007e40 	.word	0x08007e40
 80067ec:	08007e60 	.word	0x08007e60
 80067f0:	08007e20 	.word	0x08007e20

080067f4 <std>:
 80067f4:	2300      	movs	r3, #0
 80067f6:	b510      	push	{r4, lr}
 80067f8:	4604      	mov	r4, r0
 80067fa:	e9c0 3300 	strd	r3, r3, [r0]
 80067fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006802:	6083      	str	r3, [r0, #8]
 8006804:	8181      	strh	r1, [r0, #12]
 8006806:	6643      	str	r3, [r0, #100]	; 0x64
 8006808:	81c2      	strh	r2, [r0, #14]
 800680a:	6183      	str	r3, [r0, #24]
 800680c:	4619      	mov	r1, r3
 800680e:	2208      	movs	r2, #8
 8006810:	305c      	adds	r0, #92	; 0x5c
 8006812:	f7fe f9fb 	bl	8004c0c <memset>
 8006816:	4b05      	ldr	r3, [pc, #20]	; (800682c <std+0x38>)
 8006818:	6263      	str	r3, [r4, #36]	; 0x24
 800681a:	4b05      	ldr	r3, [pc, #20]	; (8006830 <std+0x3c>)
 800681c:	62a3      	str	r3, [r4, #40]	; 0x28
 800681e:	4b05      	ldr	r3, [pc, #20]	; (8006834 <std+0x40>)
 8006820:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006822:	4b05      	ldr	r3, [pc, #20]	; (8006838 <std+0x44>)
 8006824:	6224      	str	r4, [r4, #32]
 8006826:	6323      	str	r3, [r4, #48]	; 0x30
 8006828:	bd10      	pop	{r4, pc}
 800682a:	bf00      	nop
 800682c:	080078e1 	.word	0x080078e1
 8006830:	08007903 	.word	0x08007903
 8006834:	0800793b 	.word	0x0800793b
 8006838:	0800795f 	.word	0x0800795f

0800683c <_cleanup_r>:
 800683c:	4901      	ldr	r1, [pc, #4]	; (8006844 <_cleanup_r+0x8>)
 800683e:	f000 b8af 	b.w	80069a0 <_fwalk_reent>
 8006842:	bf00      	nop
 8006844:	0800677d 	.word	0x0800677d

08006848 <__sfmoreglue>:
 8006848:	b570      	push	{r4, r5, r6, lr}
 800684a:	1e4a      	subs	r2, r1, #1
 800684c:	2568      	movs	r5, #104	; 0x68
 800684e:	4355      	muls	r5, r2
 8006850:	460e      	mov	r6, r1
 8006852:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006856:	f000 fd23 	bl	80072a0 <_malloc_r>
 800685a:	4604      	mov	r4, r0
 800685c:	b140      	cbz	r0, 8006870 <__sfmoreglue+0x28>
 800685e:	2100      	movs	r1, #0
 8006860:	e9c0 1600 	strd	r1, r6, [r0]
 8006864:	300c      	adds	r0, #12
 8006866:	60a0      	str	r0, [r4, #8]
 8006868:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800686c:	f7fe f9ce 	bl	8004c0c <memset>
 8006870:	4620      	mov	r0, r4
 8006872:	bd70      	pop	{r4, r5, r6, pc}

08006874 <__sfp_lock_acquire>:
 8006874:	4801      	ldr	r0, [pc, #4]	; (800687c <__sfp_lock_acquire+0x8>)
 8006876:	f000 b8b8 	b.w	80069ea <__retarget_lock_acquire_recursive>
 800687a:	bf00      	nop
 800687c:	200004c8 	.word	0x200004c8

08006880 <__sfp_lock_release>:
 8006880:	4801      	ldr	r0, [pc, #4]	; (8006888 <__sfp_lock_release+0x8>)
 8006882:	f000 b8b3 	b.w	80069ec <__retarget_lock_release_recursive>
 8006886:	bf00      	nop
 8006888:	200004c8 	.word	0x200004c8

0800688c <__sinit_lock_acquire>:
 800688c:	4801      	ldr	r0, [pc, #4]	; (8006894 <__sinit_lock_acquire+0x8>)
 800688e:	f000 b8ac 	b.w	80069ea <__retarget_lock_acquire_recursive>
 8006892:	bf00      	nop
 8006894:	200004c3 	.word	0x200004c3

08006898 <__sinit_lock_release>:
 8006898:	4801      	ldr	r0, [pc, #4]	; (80068a0 <__sinit_lock_release+0x8>)
 800689a:	f000 b8a7 	b.w	80069ec <__retarget_lock_release_recursive>
 800689e:	bf00      	nop
 80068a0:	200004c3 	.word	0x200004c3

080068a4 <__sinit>:
 80068a4:	b510      	push	{r4, lr}
 80068a6:	4604      	mov	r4, r0
 80068a8:	f7ff fff0 	bl	800688c <__sinit_lock_acquire>
 80068ac:	69a3      	ldr	r3, [r4, #24]
 80068ae:	b11b      	cbz	r3, 80068b8 <__sinit+0x14>
 80068b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068b4:	f7ff bff0 	b.w	8006898 <__sinit_lock_release>
 80068b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80068bc:	6523      	str	r3, [r4, #80]	; 0x50
 80068be:	4b13      	ldr	r3, [pc, #76]	; (800690c <__sinit+0x68>)
 80068c0:	4a13      	ldr	r2, [pc, #76]	; (8006910 <__sinit+0x6c>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80068c6:	42a3      	cmp	r3, r4
 80068c8:	bf04      	itt	eq
 80068ca:	2301      	moveq	r3, #1
 80068cc:	61a3      	streq	r3, [r4, #24]
 80068ce:	4620      	mov	r0, r4
 80068d0:	f000 f820 	bl	8006914 <__sfp>
 80068d4:	6060      	str	r0, [r4, #4]
 80068d6:	4620      	mov	r0, r4
 80068d8:	f000 f81c 	bl	8006914 <__sfp>
 80068dc:	60a0      	str	r0, [r4, #8]
 80068de:	4620      	mov	r0, r4
 80068e0:	f000 f818 	bl	8006914 <__sfp>
 80068e4:	2200      	movs	r2, #0
 80068e6:	60e0      	str	r0, [r4, #12]
 80068e8:	2104      	movs	r1, #4
 80068ea:	6860      	ldr	r0, [r4, #4]
 80068ec:	f7ff ff82 	bl	80067f4 <std>
 80068f0:	68a0      	ldr	r0, [r4, #8]
 80068f2:	2201      	movs	r2, #1
 80068f4:	2109      	movs	r1, #9
 80068f6:	f7ff ff7d 	bl	80067f4 <std>
 80068fa:	68e0      	ldr	r0, [r4, #12]
 80068fc:	2202      	movs	r2, #2
 80068fe:	2112      	movs	r1, #18
 8006900:	f7ff ff78 	bl	80067f4 <std>
 8006904:	2301      	movs	r3, #1
 8006906:	61a3      	str	r3, [r4, #24]
 8006908:	e7d2      	b.n	80068b0 <__sinit+0xc>
 800690a:	bf00      	nop
 800690c:	08007d54 	.word	0x08007d54
 8006910:	0800683d 	.word	0x0800683d

08006914 <__sfp>:
 8006914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006916:	4607      	mov	r7, r0
 8006918:	f7ff ffac 	bl	8006874 <__sfp_lock_acquire>
 800691c:	4b1e      	ldr	r3, [pc, #120]	; (8006998 <__sfp+0x84>)
 800691e:	681e      	ldr	r6, [r3, #0]
 8006920:	69b3      	ldr	r3, [r6, #24]
 8006922:	b913      	cbnz	r3, 800692a <__sfp+0x16>
 8006924:	4630      	mov	r0, r6
 8006926:	f7ff ffbd 	bl	80068a4 <__sinit>
 800692a:	3648      	adds	r6, #72	; 0x48
 800692c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006930:	3b01      	subs	r3, #1
 8006932:	d503      	bpl.n	800693c <__sfp+0x28>
 8006934:	6833      	ldr	r3, [r6, #0]
 8006936:	b30b      	cbz	r3, 800697c <__sfp+0x68>
 8006938:	6836      	ldr	r6, [r6, #0]
 800693a:	e7f7      	b.n	800692c <__sfp+0x18>
 800693c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006940:	b9d5      	cbnz	r5, 8006978 <__sfp+0x64>
 8006942:	4b16      	ldr	r3, [pc, #88]	; (800699c <__sfp+0x88>)
 8006944:	60e3      	str	r3, [r4, #12]
 8006946:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800694a:	6665      	str	r5, [r4, #100]	; 0x64
 800694c:	f000 f84c 	bl	80069e8 <__retarget_lock_init_recursive>
 8006950:	f7ff ff96 	bl	8006880 <__sfp_lock_release>
 8006954:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006958:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800695c:	6025      	str	r5, [r4, #0]
 800695e:	61a5      	str	r5, [r4, #24]
 8006960:	2208      	movs	r2, #8
 8006962:	4629      	mov	r1, r5
 8006964:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006968:	f7fe f950 	bl	8004c0c <memset>
 800696c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006970:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006974:	4620      	mov	r0, r4
 8006976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006978:	3468      	adds	r4, #104	; 0x68
 800697a:	e7d9      	b.n	8006930 <__sfp+0x1c>
 800697c:	2104      	movs	r1, #4
 800697e:	4638      	mov	r0, r7
 8006980:	f7ff ff62 	bl	8006848 <__sfmoreglue>
 8006984:	4604      	mov	r4, r0
 8006986:	6030      	str	r0, [r6, #0]
 8006988:	2800      	cmp	r0, #0
 800698a:	d1d5      	bne.n	8006938 <__sfp+0x24>
 800698c:	f7ff ff78 	bl	8006880 <__sfp_lock_release>
 8006990:	230c      	movs	r3, #12
 8006992:	603b      	str	r3, [r7, #0]
 8006994:	e7ee      	b.n	8006974 <__sfp+0x60>
 8006996:	bf00      	nop
 8006998:	08007d54 	.word	0x08007d54
 800699c:	ffff0001 	.word	0xffff0001

080069a0 <_fwalk_reent>:
 80069a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069a4:	4606      	mov	r6, r0
 80069a6:	4688      	mov	r8, r1
 80069a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80069ac:	2700      	movs	r7, #0
 80069ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069b2:	f1b9 0901 	subs.w	r9, r9, #1
 80069b6:	d505      	bpl.n	80069c4 <_fwalk_reent+0x24>
 80069b8:	6824      	ldr	r4, [r4, #0]
 80069ba:	2c00      	cmp	r4, #0
 80069bc:	d1f7      	bne.n	80069ae <_fwalk_reent+0xe>
 80069be:	4638      	mov	r0, r7
 80069c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069c4:	89ab      	ldrh	r3, [r5, #12]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d907      	bls.n	80069da <_fwalk_reent+0x3a>
 80069ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069ce:	3301      	adds	r3, #1
 80069d0:	d003      	beq.n	80069da <_fwalk_reent+0x3a>
 80069d2:	4629      	mov	r1, r5
 80069d4:	4630      	mov	r0, r6
 80069d6:	47c0      	blx	r8
 80069d8:	4307      	orrs	r7, r0
 80069da:	3568      	adds	r5, #104	; 0x68
 80069dc:	e7e9      	b.n	80069b2 <_fwalk_reent+0x12>
	...

080069e0 <_localeconv_r>:
 80069e0:	4800      	ldr	r0, [pc, #0]	; (80069e4 <_localeconv_r+0x4>)
 80069e2:	4770      	bx	lr
 80069e4:	20000160 	.word	0x20000160

080069e8 <__retarget_lock_init_recursive>:
 80069e8:	4770      	bx	lr

080069ea <__retarget_lock_acquire_recursive>:
 80069ea:	4770      	bx	lr

080069ec <__retarget_lock_release_recursive>:
 80069ec:	4770      	bx	lr

080069ee <__swhatbuf_r>:
 80069ee:	b570      	push	{r4, r5, r6, lr}
 80069f0:	460e      	mov	r6, r1
 80069f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f6:	2900      	cmp	r1, #0
 80069f8:	b096      	sub	sp, #88	; 0x58
 80069fa:	4614      	mov	r4, r2
 80069fc:	461d      	mov	r5, r3
 80069fe:	da07      	bge.n	8006a10 <__swhatbuf_r+0x22>
 8006a00:	2300      	movs	r3, #0
 8006a02:	602b      	str	r3, [r5, #0]
 8006a04:	89b3      	ldrh	r3, [r6, #12]
 8006a06:	061a      	lsls	r2, r3, #24
 8006a08:	d410      	bmi.n	8006a2c <__swhatbuf_r+0x3e>
 8006a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a0e:	e00e      	b.n	8006a2e <__swhatbuf_r+0x40>
 8006a10:	466a      	mov	r2, sp
 8006a12:	f000 fffb 	bl	8007a0c <_fstat_r>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	dbf2      	blt.n	8006a00 <__swhatbuf_r+0x12>
 8006a1a:	9a01      	ldr	r2, [sp, #4]
 8006a1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006a20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006a24:	425a      	negs	r2, r3
 8006a26:	415a      	adcs	r2, r3
 8006a28:	602a      	str	r2, [r5, #0]
 8006a2a:	e7ee      	b.n	8006a0a <__swhatbuf_r+0x1c>
 8006a2c:	2340      	movs	r3, #64	; 0x40
 8006a2e:	2000      	movs	r0, #0
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	b016      	add	sp, #88	; 0x58
 8006a34:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a38 <__smakebuf_r>:
 8006a38:	898b      	ldrh	r3, [r1, #12]
 8006a3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a3c:	079d      	lsls	r5, r3, #30
 8006a3e:	4606      	mov	r6, r0
 8006a40:	460c      	mov	r4, r1
 8006a42:	d507      	bpl.n	8006a54 <__smakebuf_r+0x1c>
 8006a44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	6123      	str	r3, [r4, #16]
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	6163      	str	r3, [r4, #20]
 8006a50:	b002      	add	sp, #8
 8006a52:	bd70      	pop	{r4, r5, r6, pc}
 8006a54:	ab01      	add	r3, sp, #4
 8006a56:	466a      	mov	r2, sp
 8006a58:	f7ff ffc9 	bl	80069ee <__swhatbuf_r>
 8006a5c:	9900      	ldr	r1, [sp, #0]
 8006a5e:	4605      	mov	r5, r0
 8006a60:	4630      	mov	r0, r6
 8006a62:	f000 fc1d 	bl	80072a0 <_malloc_r>
 8006a66:	b948      	cbnz	r0, 8006a7c <__smakebuf_r+0x44>
 8006a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a6c:	059a      	lsls	r2, r3, #22
 8006a6e:	d4ef      	bmi.n	8006a50 <__smakebuf_r+0x18>
 8006a70:	f023 0303 	bic.w	r3, r3, #3
 8006a74:	f043 0302 	orr.w	r3, r3, #2
 8006a78:	81a3      	strh	r3, [r4, #12]
 8006a7a:	e7e3      	b.n	8006a44 <__smakebuf_r+0xc>
 8006a7c:	4b0d      	ldr	r3, [pc, #52]	; (8006ab4 <__smakebuf_r+0x7c>)
 8006a7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	6020      	str	r0, [r4, #0]
 8006a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a88:	81a3      	strh	r3, [r4, #12]
 8006a8a:	9b00      	ldr	r3, [sp, #0]
 8006a8c:	6163      	str	r3, [r4, #20]
 8006a8e:	9b01      	ldr	r3, [sp, #4]
 8006a90:	6120      	str	r0, [r4, #16]
 8006a92:	b15b      	cbz	r3, 8006aac <__smakebuf_r+0x74>
 8006a94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f000 ffc9 	bl	8007a30 <_isatty_r>
 8006a9e:	b128      	cbz	r0, 8006aac <__smakebuf_r+0x74>
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	f023 0303 	bic.w	r3, r3, #3
 8006aa6:	f043 0301 	orr.w	r3, r3, #1
 8006aaa:	81a3      	strh	r3, [r4, #12]
 8006aac:	89a0      	ldrh	r0, [r4, #12]
 8006aae:	4305      	orrs	r5, r0
 8006ab0:	81a5      	strh	r5, [r4, #12]
 8006ab2:	e7cd      	b.n	8006a50 <__smakebuf_r+0x18>
 8006ab4:	0800683d 	.word	0x0800683d

08006ab8 <malloc>:
 8006ab8:	4b02      	ldr	r3, [pc, #8]	; (8006ac4 <malloc+0xc>)
 8006aba:	4601      	mov	r1, r0
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	f000 bbef 	b.w	80072a0 <_malloc_r>
 8006ac2:	bf00      	nop
 8006ac4:	2000000c 	.word	0x2000000c

08006ac8 <memcpy>:
 8006ac8:	440a      	add	r2, r1
 8006aca:	4291      	cmp	r1, r2
 8006acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ad0:	d100      	bne.n	8006ad4 <memcpy+0xc>
 8006ad2:	4770      	bx	lr
 8006ad4:	b510      	push	{r4, lr}
 8006ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ade:	4291      	cmp	r1, r2
 8006ae0:	d1f9      	bne.n	8006ad6 <memcpy+0xe>
 8006ae2:	bd10      	pop	{r4, pc}

08006ae4 <_Balloc>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ae8:	4604      	mov	r4, r0
 8006aea:	460d      	mov	r5, r1
 8006aec:	b976      	cbnz	r6, 8006b0c <_Balloc+0x28>
 8006aee:	2010      	movs	r0, #16
 8006af0:	f7ff ffe2 	bl	8006ab8 <malloc>
 8006af4:	4602      	mov	r2, r0
 8006af6:	6260      	str	r0, [r4, #36]	; 0x24
 8006af8:	b920      	cbnz	r0, 8006b04 <_Balloc+0x20>
 8006afa:	4b18      	ldr	r3, [pc, #96]	; (8006b5c <_Balloc+0x78>)
 8006afc:	4818      	ldr	r0, [pc, #96]	; (8006b60 <_Balloc+0x7c>)
 8006afe:	2166      	movs	r1, #102	; 0x66
 8006b00:	f000 ff44 	bl	800798c <__assert_func>
 8006b04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b08:	6006      	str	r6, [r0, #0]
 8006b0a:	60c6      	str	r6, [r0, #12]
 8006b0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b0e:	68f3      	ldr	r3, [r6, #12]
 8006b10:	b183      	cbz	r3, 8006b34 <_Balloc+0x50>
 8006b12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b1a:	b9b8      	cbnz	r0, 8006b4c <_Balloc+0x68>
 8006b1c:	2101      	movs	r1, #1
 8006b1e:	fa01 f605 	lsl.w	r6, r1, r5
 8006b22:	1d72      	adds	r2, r6, #5
 8006b24:	0092      	lsls	r2, r2, #2
 8006b26:	4620      	mov	r0, r4
 8006b28:	f000 fb5a 	bl	80071e0 <_calloc_r>
 8006b2c:	b160      	cbz	r0, 8006b48 <_Balloc+0x64>
 8006b2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b32:	e00e      	b.n	8006b52 <_Balloc+0x6e>
 8006b34:	2221      	movs	r2, #33	; 0x21
 8006b36:	2104      	movs	r1, #4
 8006b38:	4620      	mov	r0, r4
 8006b3a:	f000 fb51 	bl	80071e0 <_calloc_r>
 8006b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b40:	60f0      	str	r0, [r6, #12]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1e4      	bne.n	8006b12 <_Balloc+0x2e>
 8006b48:	2000      	movs	r0, #0
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
 8006b4c:	6802      	ldr	r2, [r0, #0]
 8006b4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b52:	2300      	movs	r3, #0
 8006b54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b58:	e7f7      	b.n	8006b4a <_Balloc+0x66>
 8006b5a:	bf00      	nop
 8006b5c:	08007d99 	.word	0x08007d99
 8006b60:	08007e80 	.word	0x08007e80

08006b64 <_Bfree>:
 8006b64:	b570      	push	{r4, r5, r6, lr}
 8006b66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b68:	4605      	mov	r5, r0
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	b976      	cbnz	r6, 8006b8c <_Bfree+0x28>
 8006b6e:	2010      	movs	r0, #16
 8006b70:	f7ff ffa2 	bl	8006ab8 <malloc>
 8006b74:	4602      	mov	r2, r0
 8006b76:	6268      	str	r0, [r5, #36]	; 0x24
 8006b78:	b920      	cbnz	r0, 8006b84 <_Bfree+0x20>
 8006b7a:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <_Bfree+0x3c>)
 8006b7c:	4809      	ldr	r0, [pc, #36]	; (8006ba4 <_Bfree+0x40>)
 8006b7e:	218a      	movs	r1, #138	; 0x8a
 8006b80:	f000 ff04 	bl	800798c <__assert_func>
 8006b84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b88:	6006      	str	r6, [r0, #0]
 8006b8a:	60c6      	str	r6, [r0, #12]
 8006b8c:	b13c      	cbz	r4, 8006b9e <_Bfree+0x3a>
 8006b8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b90:	6862      	ldr	r2, [r4, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b98:	6021      	str	r1, [r4, #0]
 8006b9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ba0:	08007d99 	.word	0x08007d99
 8006ba4:	08007e80 	.word	0x08007e80

08006ba8 <__multadd>:
 8006ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bac:	690e      	ldr	r6, [r1, #16]
 8006bae:	4607      	mov	r7, r0
 8006bb0:	4698      	mov	r8, r3
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	f101 0014 	add.w	r0, r1, #20
 8006bb8:	2300      	movs	r3, #0
 8006bba:	6805      	ldr	r5, [r0, #0]
 8006bbc:	b2a9      	uxth	r1, r5
 8006bbe:	fb02 8101 	mla	r1, r2, r1, r8
 8006bc2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006bc6:	0c2d      	lsrs	r5, r5, #16
 8006bc8:	fb02 c505 	mla	r5, r2, r5, ip
 8006bcc:	b289      	uxth	r1, r1
 8006bce:	3301      	adds	r3, #1
 8006bd0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006bd4:	429e      	cmp	r6, r3
 8006bd6:	f840 1b04 	str.w	r1, [r0], #4
 8006bda:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006bde:	dcec      	bgt.n	8006bba <__multadd+0x12>
 8006be0:	f1b8 0f00 	cmp.w	r8, #0
 8006be4:	d022      	beq.n	8006c2c <__multadd+0x84>
 8006be6:	68a3      	ldr	r3, [r4, #8]
 8006be8:	42b3      	cmp	r3, r6
 8006bea:	dc19      	bgt.n	8006c20 <__multadd+0x78>
 8006bec:	6861      	ldr	r1, [r4, #4]
 8006bee:	4638      	mov	r0, r7
 8006bf0:	3101      	adds	r1, #1
 8006bf2:	f7ff ff77 	bl	8006ae4 <_Balloc>
 8006bf6:	4605      	mov	r5, r0
 8006bf8:	b928      	cbnz	r0, 8006c06 <__multadd+0x5e>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	4b0d      	ldr	r3, [pc, #52]	; (8006c34 <__multadd+0x8c>)
 8006bfe:	480e      	ldr	r0, [pc, #56]	; (8006c38 <__multadd+0x90>)
 8006c00:	21b5      	movs	r1, #181	; 0xb5
 8006c02:	f000 fec3 	bl	800798c <__assert_func>
 8006c06:	6922      	ldr	r2, [r4, #16]
 8006c08:	3202      	adds	r2, #2
 8006c0a:	f104 010c 	add.w	r1, r4, #12
 8006c0e:	0092      	lsls	r2, r2, #2
 8006c10:	300c      	adds	r0, #12
 8006c12:	f7ff ff59 	bl	8006ac8 <memcpy>
 8006c16:	4621      	mov	r1, r4
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f7ff ffa3 	bl	8006b64 <_Bfree>
 8006c1e:	462c      	mov	r4, r5
 8006c20:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006c24:	3601      	adds	r6, #1
 8006c26:	f8c3 8014 	str.w	r8, [r3, #20]
 8006c2a:	6126      	str	r6, [r4, #16]
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c32:	bf00      	nop
 8006c34:	08007e0f 	.word	0x08007e0f
 8006c38:	08007e80 	.word	0x08007e80

08006c3c <__hi0bits>:
 8006c3c:	0c03      	lsrs	r3, r0, #16
 8006c3e:	041b      	lsls	r3, r3, #16
 8006c40:	b9d3      	cbnz	r3, 8006c78 <__hi0bits+0x3c>
 8006c42:	0400      	lsls	r0, r0, #16
 8006c44:	2310      	movs	r3, #16
 8006c46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006c4a:	bf04      	itt	eq
 8006c4c:	0200      	lsleq	r0, r0, #8
 8006c4e:	3308      	addeq	r3, #8
 8006c50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006c54:	bf04      	itt	eq
 8006c56:	0100      	lsleq	r0, r0, #4
 8006c58:	3304      	addeq	r3, #4
 8006c5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006c5e:	bf04      	itt	eq
 8006c60:	0080      	lsleq	r0, r0, #2
 8006c62:	3302      	addeq	r3, #2
 8006c64:	2800      	cmp	r0, #0
 8006c66:	db05      	blt.n	8006c74 <__hi0bits+0x38>
 8006c68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006c6c:	f103 0301 	add.w	r3, r3, #1
 8006c70:	bf08      	it	eq
 8006c72:	2320      	moveq	r3, #32
 8006c74:	4618      	mov	r0, r3
 8006c76:	4770      	bx	lr
 8006c78:	2300      	movs	r3, #0
 8006c7a:	e7e4      	b.n	8006c46 <__hi0bits+0xa>

08006c7c <__lo0bits>:
 8006c7c:	6803      	ldr	r3, [r0, #0]
 8006c7e:	f013 0207 	ands.w	r2, r3, #7
 8006c82:	4601      	mov	r1, r0
 8006c84:	d00b      	beq.n	8006c9e <__lo0bits+0x22>
 8006c86:	07da      	lsls	r2, r3, #31
 8006c88:	d424      	bmi.n	8006cd4 <__lo0bits+0x58>
 8006c8a:	0798      	lsls	r0, r3, #30
 8006c8c:	bf49      	itett	mi
 8006c8e:	085b      	lsrmi	r3, r3, #1
 8006c90:	089b      	lsrpl	r3, r3, #2
 8006c92:	2001      	movmi	r0, #1
 8006c94:	600b      	strmi	r3, [r1, #0]
 8006c96:	bf5c      	itt	pl
 8006c98:	600b      	strpl	r3, [r1, #0]
 8006c9a:	2002      	movpl	r0, #2
 8006c9c:	4770      	bx	lr
 8006c9e:	b298      	uxth	r0, r3
 8006ca0:	b9b0      	cbnz	r0, 8006cd0 <__lo0bits+0x54>
 8006ca2:	0c1b      	lsrs	r3, r3, #16
 8006ca4:	2010      	movs	r0, #16
 8006ca6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006caa:	bf04      	itt	eq
 8006cac:	0a1b      	lsreq	r3, r3, #8
 8006cae:	3008      	addeq	r0, #8
 8006cb0:	071a      	lsls	r2, r3, #28
 8006cb2:	bf04      	itt	eq
 8006cb4:	091b      	lsreq	r3, r3, #4
 8006cb6:	3004      	addeq	r0, #4
 8006cb8:	079a      	lsls	r2, r3, #30
 8006cba:	bf04      	itt	eq
 8006cbc:	089b      	lsreq	r3, r3, #2
 8006cbe:	3002      	addeq	r0, #2
 8006cc0:	07da      	lsls	r2, r3, #31
 8006cc2:	d403      	bmi.n	8006ccc <__lo0bits+0x50>
 8006cc4:	085b      	lsrs	r3, r3, #1
 8006cc6:	f100 0001 	add.w	r0, r0, #1
 8006cca:	d005      	beq.n	8006cd8 <__lo0bits+0x5c>
 8006ccc:	600b      	str	r3, [r1, #0]
 8006cce:	4770      	bx	lr
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	e7e8      	b.n	8006ca6 <__lo0bits+0x2a>
 8006cd4:	2000      	movs	r0, #0
 8006cd6:	4770      	bx	lr
 8006cd8:	2020      	movs	r0, #32
 8006cda:	4770      	bx	lr

08006cdc <__i2b>:
 8006cdc:	b510      	push	{r4, lr}
 8006cde:	460c      	mov	r4, r1
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	f7ff feff 	bl	8006ae4 <_Balloc>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	b928      	cbnz	r0, 8006cf6 <__i2b+0x1a>
 8006cea:	4b05      	ldr	r3, [pc, #20]	; (8006d00 <__i2b+0x24>)
 8006cec:	4805      	ldr	r0, [pc, #20]	; (8006d04 <__i2b+0x28>)
 8006cee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006cf2:	f000 fe4b 	bl	800798c <__assert_func>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	6144      	str	r4, [r0, #20]
 8006cfa:	6103      	str	r3, [r0, #16]
 8006cfc:	bd10      	pop	{r4, pc}
 8006cfe:	bf00      	nop
 8006d00:	08007e0f 	.word	0x08007e0f
 8006d04:	08007e80 	.word	0x08007e80

08006d08 <__multiply>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	4614      	mov	r4, r2
 8006d0e:	690a      	ldr	r2, [r1, #16]
 8006d10:	6923      	ldr	r3, [r4, #16]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	bfb8      	it	lt
 8006d16:	460b      	movlt	r3, r1
 8006d18:	460d      	mov	r5, r1
 8006d1a:	bfbc      	itt	lt
 8006d1c:	4625      	movlt	r5, r4
 8006d1e:	461c      	movlt	r4, r3
 8006d20:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006d24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006d28:	68ab      	ldr	r3, [r5, #8]
 8006d2a:	6869      	ldr	r1, [r5, #4]
 8006d2c:	eb0a 0709 	add.w	r7, sl, r9
 8006d30:	42bb      	cmp	r3, r7
 8006d32:	b085      	sub	sp, #20
 8006d34:	bfb8      	it	lt
 8006d36:	3101      	addlt	r1, #1
 8006d38:	f7ff fed4 	bl	8006ae4 <_Balloc>
 8006d3c:	b930      	cbnz	r0, 8006d4c <__multiply+0x44>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	4b42      	ldr	r3, [pc, #264]	; (8006e4c <__multiply+0x144>)
 8006d42:	4843      	ldr	r0, [pc, #268]	; (8006e50 <__multiply+0x148>)
 8006d44:	f240 115d 	movw	r1, #349	; 0x15d
 8006d48:	f000 fe20 	bl	800798c <__assert_func>
 8006d4c:	f100 0614 	add.w	r6, r0, #20
 8006d50:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006d54:	4633      	mov	r3, r6
 8006d56:	2200      	movs	r2, #0
 8006d58:	4543      	cmp	r3, r8
 8006d5a:	d31e      	bcc.n	8006d9a <__multiply+0x92>
 8006d5c:	f105 0c14 	add.w	ip, r5, #20
 8006d60:	f104 0314 	add.w	r3, r4, #20
 8006d64:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006d68:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006d6c:	9202      	str	r2, [sp, #8]
 8006d6e:	ebac 0205 	sub.w	r2, ip, r5
 8006d72:	3a15      	subs	r2, #21
 8006d74:	f022 0203 	bic.w	r2, r2, #3
 8006d78:	3204      	adds	r2, #4
 8006d7a:	f105 0115 	add.w	r1, r5, #21
 8006d7e:	458c      	cmp	ip, r1
 8006d80:	bf38      	it	cc
 8006d82:	2204      	movcc	r2, #4
 8006d84:	9201      	str	r2, [sp, #4]
 8006d86:	9a02      	ldr	r2, [sp, #8]
 8006d88:	9303      	str	r3, [sp, #12]
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d808      	bhi.n	8006da0 <__multiply+0x98>
 8006d8e:	2f00      	cmp	r7, #0
 8006d90:	dc55      	bgt.n	8006e3e <__multiply+0x136>
 8006d92:	6107      	str	r7, [r0, #16]
 8006d94:	b005      	add	sp, #20
 8006d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d9a:	f843 2b04 	str.w	r2, [r3], #4
 8006d9e:	e7db      	b.n	8006d58 <__multiply+0x50>
 8006da0:	f8b3 a000 	ldrh.w	sl, [r3]
 8006da4:	f1ba 0f00 	cmp.w	sl, #0
 8006da8:	d020      	beq.n	8006dec <__multiply+0xe4>
 8006daa:	f105 0e14 	add.w	lr, r5, #20
 8006dae:	46b1      	mov	r9, r6
 8006db0:	2200      	movs	r2, #0
 8006db2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006db6:	f8d9 b000 	ldr.w	fp, [r9]
 8006dba:	b2a1      	uxth	r1, r4
 8006dbc:	fa1f fb8b 	uxth.w	fp, fp
 8006dc0:	fb0a b101 	mla	r1, sl, r1, fp
 8006dc4:	4411      	add	r1, r2
 8006dc6:	f8d9 2000 	ldr.w	r2, [r9]
 8006dca:	0c24      	lsrs	r4, r4, #16
 8006dcc:	0c12      	lsrs	r2, r2, #16
 8006dce:	fb0a 2404 	mla	r4, sl, r4, r2
 8006dd2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006dd6:	b289      	uxth	r1, r1
 8006dd8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006ddc:	45f4      	cmp	ip, lr
 8006dde:	f849 1b04 	str.w	r1, [r9], #4
 8006de2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006de6:	d8e4      	bhi.n	8006db2 <__multiply+0xaa>
 8006de8:	9901      	ldr	r1, [sp, #4]
 8006dea:	5072      	str	r2, [r6, r1]
 8006dec:	9a03      	ldr	r2, [sp, #12]
 8006dee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006df2:	3304      	adds	r3, #4
 8006df4:	f1b9 0f00 	cmp.w	r9, #0
 8006df8:	d01f      	beq.n	8006e3a <__multiply+0x132>
 8006dfa:	6834      	ldr	r4, [r6, #0]
 8006dfc:	f105 0114 	add.w	r1, r5, #20
 8006e00:	46b6      	mov	lr, r6
 8006e02:	f04f 0a00 	mov.w	sl, #0
 8006e06:	880a      	ldrh	r2, [r1, #0]
 8006e08:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006e0c:	fb09 b202 	mla	r2, r9, r2, fp
 8006e10:	4492      	add	sl, r2
 8006e12:	b2a4      	uxth	r4, r4
 8006e14:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006e18:	f84e 4b04 	str.w	r4, [lr], #4
 8006e1c:	f851 4b04 	ldr.w	r4, [r1], #4
 8006e20:	f8be 2000 	ldrh.w	r2, [lr]
 8006e24:	0c24      	lsrs	r4, r4, #16
 8006e26:	fb09 2404 	mla	r4, r9, r4, r2
 8006e2a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006e2e:	458c      	cmp	ip, r1
 8006e30:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006e34:	d8e7      	bhi.n	8006e06 <__multiply+0xfe>
 8006e36:	9a01      	ldr	r2, [sp, #4]
 8006e38:	50b4      	str	r4, [r6, r2]
 8006e3a:	3604      	adds	r6, #4
 8006e3c:	e7a3      	b.n	8006d86 <__multiply+0x7e>
 8006e3e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1a5      	bne.n	8006d92 <__multiply+0x8a>
 8006e46:	3f01      	subs	r7, #1
 8006e48:	e7a1      	b.n	8006d8e <__multiply+0x86>
 8006e4a:	bf00      	nop
 8006e4c:	08007e0f 	.word	0x08007e0f
 8006e50:	08007e80 	.word	0x08007e80

08006e54 <__pow5mult>:
 8006e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e58:	4615      	mov	r5, r2
 8006e5a:	f012 0203 	ands.w	r2, r2, #3
 8006e5e:	4606      	mov	r6, r0
 8006e60:	460f      	mov	r7, r1
 8006e62:	d007      	beq.n	8006e74 <__pow5mult+0x20>
 8006e64:	4c25      	ldr	r4, [pc, #148]	; (8006efc <__pow5mult+0xa8>)
 8006e66:	3a01      	subs	r2, #1
 8006e68:	2300      	movs	r3, #0
 8006e6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e6e:	f7ff fe9b 	bl	8006ba8 <__multadd>
 8006e72:	4607      	mov	r7, r0
 8006e74:	10ad      	asrs	r5, r5, #2
 8006e76:	d03d      	beq.n	8006ef4 <__pow5mult+0xa0>
 8006e78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006e7a:	b97c      	cbnz	r4, 8006e9c <__pow5mult+0x48>
 8006e7c:	2010      	movs	r0, #16
 8006e7e:	f7ff fe1b 	bl	8006ab8 <malloc>
 8006e82:	4602      	mov	r2, r0
 8006e84:	6270      	str	r0, [r6, #36]	; 0x24
 8006e86:	b928      	cbnz	r0, 8006e94 <__pow5mult+0x40>
 8006e88:	4b1d      	ldr	r3, [pc, #116]	; (8006f00 <__pow5mult+0xac>)
 8006e8a:	481e      	ldr	r0, [pc, #120]	; (8006f04 <__pow5mult+0xb0>)
 8006e8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006e90:	f000 fd7c 	bl	800798c <__assert_func>
 8006e94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e98:	6004      	str	r4, [r0, #0]
 8006e9a:	60c4      	str	r4, [r0, #12]
 8006e9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006ea0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ea4:	b94c      	cbnz	r4, 8006eba <__pow5mult+0x66>
 8006ea6:	f240 2171 	movw	r1, #625	; 0x271
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f7ff ff16 	bl	8006cdc <__i2b>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	6003      	str	r3, [r0, #0]
 8006eba:	f04f 0900 	mov.w	r9, #0
 8006ebe:	07eb      	lsls	r3, r5, #31
 8006ec0:	d50a      	bpl.n	8006ed8 <__pow5mult+0x84>
 8006ec2:	4639      	mov	r1, r7
 8006ec4:	4622      	mov	r2, r4
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	f7ff ff1e 	bl	8006d08 <__multiply>
 8006ecc:	4639      	mov	r1, r7
 8006ece:	4680      	mov	r8, r0
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f7ff fe47 	bl	8006b64 <_Bfree>
 8006ed6:	4647      	mov	r7, r8
 8006ed8:	106d      	asrs	r5, r5, #1
 8006eda:	d00b      	beq.n	8006ef4 <__pow5mult+0xa0>
 8006edc:	6820      	ldr	r0, [r4, #0]
 8006ede:	b938      	cbnz	r0, 8006ef0 <__pow5mult+0x9c>
 8006ee0:	4622      	mov	r2, r4
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	f7ff ff0f 	bl	8006d08 <__multiply>
 8006eea:	6020      	str	r0, [r4, #0]
 8006eec:	f8c0 9000 	str.w	r9, [r0]
 8006ef0:	4604      	mov	r4, r0
 8006ef2:	e7e4      	b.n	8006ebe <__pow5mult+0x6a>
 8006ef4:	4638      	mov	r0, r7
 8006ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006efa:	bf00      	nop
 8006efc:	08007fd0 	.word	0x08007fd0
 8006f00:	08007d99 	.word	0x08007d99
 8006f04:	08007e80 	.word	0x08007e80

08006f08 <__lshift>:
 8006f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	6849      	ldr	r1, [r1, #4]
 8006f10:	6923      	ldr	r3, [r4, #16]
 8006f12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f16:	68a3      	ldr	r3, [r4, #8]
 8006f18:	4607      	mov	r7, r0
 8006f1a:	4691      	mov	r9, r2
 8006f1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006f20:	f108 0601 	add.w	r6, r8, #1
 8006f24:	42b3      	cmp	r3, r6
 8006f26:	db0b      	blt.n	8006f40 <__lshift+0x38>
 8006f28:	4638      	mov	r0, r7
 8006f2a:	f7ff fddb 	bl	8006ae4 <_Balloc>
 8006f2e:	4605      	mov	r5, r0
 8006f30:	b948      	cbnz	r0, 8006f46 <__lshift+0x3e>
 8006f32:	4602      	mov	r2, r0
 8006f34:	4b28      	ldr	r3, [pc, #160]	; (8006fd8 <__lshift+0xd0>)
 8006f36:	4829      	ldr	r0, [pc, #164]	; (8006fdc <__lshift+0xd4>)
 8006f38:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006f3c:	f000 fd26 	bl	800798c <__assert_func>
 8006f40:	3101      	adds	r1, #1
 8006f42:	005b      	lsls	r3, r3, #1
 8006f44:	e7ee      	b.n	8006f24 <__lshift+0x1c>
 8006f46:	2300      	movs	r3, #0
 8006f48:	f100 0114 	add.w	r1, r0, #20
 8006f4c:	f100 0210 	add.w	r2, r0, #16
 8006f50:	4618      	mov	r0, r3
 8006f52:	4553      	cmp	r3, sl
 8006f54:	db33      	blt.n	8006fbe <__lshift+0xb6>
 8006f56:	6920      	ldr	r0, [r4, #16]
 8006f58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f5c:	f104 0314 	add.w	r3, r4, #20
 8006f60:	f019 091f 	ands.w	r9, r9, #31
 8006f64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f6c:	d02b      	beq.n	8006fc6 <__lshift+0xbe>
 8006f6e:	f1c9 0e20 	rsb	lr, r9, #32
 8006f72:	468a      	mov	sl, r1
 8006f74:	2200      	movs	r2, #0
 8006f76:	6818      	ldr	r0, [r3, #0]
 8006f78:	fa00 f009 	lsl.w	r0, r0, r9
 8006f7c:	4302      	orrs	r2, r0
 8006f7e:	f84a 2b04 	str.w	r2, [sl], #4
 8006f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f86:	459c      	cmp	ip, r3
 8006f88:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f8c:	d8f3      	bhi.n	8006f76 <__lshift+0x6e>
 8006f8e:	ebac 0304 	sub.w	r3, ip, r4
 8006f92:	3b15      	subs	r3, #21
 8006f94:	f023 0303 	bic.w	r3, r3, #3
 8006f98:	3304      	adds	r3, #4
 8006f9a:	f104 0015 	add.w	r0, r4, #21
 8006f9e:	4584      	cmp	ip, r0
 8006fa0:	bf38      	it	cc
 8006fa2:	2304      	movcc	r3, #4
 8006fa4:	50ca      	str	r2, [r1, r3]
 8006fa6:	b10a      	cbz	r2, 8006fac <__lshift+0xa4>
 8006fa8:	f108 0602 	add.w	r6, r8, #2
 8006fac:	3e01      	subs	r6, #1
 8006fae:	4638      	mov	r0, r7
 8006fb0:	612e      	str	r6, [r5, #16]
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	f7ff fdd6 	bl	8006b64 <_Bfree>
 8006fb8:	4628      	mov	r0, r5
 8006fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	e7c5      	b.n	8006f52 <__lshift+0x4a>
 8006fc6:	3904      	subs	r1, #4
 8006fc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fcc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006fd0:	459c      	cmp	ip, r3
 8006fd2:	d8f9      	bhi.n	8006fc8 <__lshift+0xc0>
 8006fd4:	e7ea      	b.n	8006fac <__lshift+0xa4>
 8006fd6:	bf00      	nop
 8006fd8:	08007e0f 	.word	0x08007e0f
 8006fdc:	08007e80 	.word	0x08007e80

08006fe0 <__mcmp>:
 8006fe0:	b530      	push	{r4, r5, lr}
 8006fe2:	6902      	ldr	r2, [r0, #16]
 8006fe4:	690c      	ldr	r4, [r1, #16]
 8006fe6:	1b12      	subs	r2, r2, r4
 8006fe8:	d10e      	bne.n	8007008 <__mcmp+0x28>
 8006fea:	f100 0314 	add.w	r3, r0, #20
 8006fee:	3114      	adds	r1, #20
 8006ff0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006ff4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006ff8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006ffc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007000:	42a5      	cmp	r5, r4
 8007002:	d003      	beq.n	800700c <__mcmp+0x2c>
 8007004:	d305      	bcc.n	8007012 <__mcmp+0x32>
 8007006:	2201      	movs	r2, #1
 8007008:	4610      	mov	r0, r2
 800700a:	bd30      	pop	{r4, r5, pc}
 800700c:	4283      	cmp	r3, r0
 800700e:	d3f3      	bcc.n	8006ff8 <__mcmp+0x18>
 8007010:	e7fa      	b.n	8007008 <__mcmp+0x28>
 8007012:	f04f 32ff 	mov.w	r2, #4294967295
 8007016:	e7f7      	b.n	8007008 <__mcmp+0x28>

08007018 <__mdiff>:
 8007018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	460c      	mov	r4, r1
 800701e:	4606      	mov	r6, r0
 8007020:	4611      	mov	r1, r2
 8007022:	4620      	mov	r0, r4
 8007024:	4617      	mov	r7, r2
 8007026:	f7ff ffdb 	bl	8006fe0 <__mcmp>
 800702a:	1e05      	subs	r5, r0, #0
 800702c:	d110      	bne.n	8007050 <__mdiff+0x38>
 800702e:	4629      	mov	r1, r5
 8007030:	4630      	mov	r0, r6
 8007032:	f7ff fd57 	bl	8006ae4 <_Balloc>
 8007036:	b930      	cbnz	r0, 8007046 <__mdiff+0x2e>
 8007038:	4b39      	ldr	r3, [pc, #228]	; (8007120 <__mdiff+0x108>)
 800703a:	4602      	mov	r2, r0
 800703c:	f240 2132 	movw	r1, #562	; 0x232
 8007040:	4838      	ldr	r0, [pc, #224]	; (8007124 <__mdiff+0x10c>)
 8007042:	f000 fca3 	bl	800798c <__assert_func>
 8007046:	2301      	movs	r3, #1
 8007048:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800704c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007050:	bfa4      	itt	ge
 8007052:	463b      	movge	r3, r7
 8007054:	4627      	movge	r7, r4
 8007056:	4630      	mov	r0, r6
 8007058:	6879      	ldr	r1, [r7, #4]
 800705a:	bfa6      	itte	ge
 800705c:	461c      	movge	r4, r3
 800705e:	2500      	movge	r5, #0
 8007060:	2501      	movlt	r5, #1
 8007062:	f7ff fd3f 	bl	8006ae4 <_Balloc>
 8007066:	b920      	cbnz	r0, 8007072 <__mdiff+0x5a>
 8007068:	4b2d      	ldr	r3, [pc, #180]	; (8007120 <__mdiff+0x108>)
 800706a:	4602      	mov	r2, r0
 800706c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007070:	e7e6      	b.n	8007040 <__mdiff+0x28>
 8007072:	693e      	ldr	r6, [r7, #16]
 8007074:	60c5      	str	r5, [r0, #12]
 8007076:	6925      	ldr	r5, [r4, #16]
 8007078:	f107 0114 	add.w	r1, r7, #20
 800707c:	f104 0914 	add.w	r9, r4, #20
 8007080:	f100 0e14 	add.w	lr, r0, #20
 8007084:	f107 0210 	add.w	r2, r7, #16
 8007088:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800708c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007090:	46f2      	mov	sl, lr
 8007092:	2700      	movs	r7, #0
 8007094:	f859 3b04 	ldr.w	r3, [r9], #4
 8007098:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800709c:	fa1f f883 	uxth.w	r8, r3
 80070a0:	fa17 f78b 	uxtah	r7, r7, fp
 80070a4:	0c1b      	lsrs	r3, r3, #16
 80070a6:	eba7 0808 	sub.w	r8, r7, r8
 80070aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80070ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80070b2:	fa1f f888 	uxth.w	r8, r8
 80070b6:	141f      	asrs	r7, r3, #16
 80070b8:	454d      	cmp	r5, r9
 80070ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80070be:	f84a 3b04 	str.w	r3, [sl], #4
 80070c2:	d8e7      	bhi.n	8007094 <__mdiff+0x7c>
 80070c4:	1b2b      	subs	r3, r5, r4
 80070c6:	3b15      	subs	r3, #21
 80070c8:	f023 0303 	bic.w	r3, r3, #3
 80070cc:	3304      	adds	r3, #4
 80070ce:	3415      	adds	r4, #21
 80070d0:	42a5      	cmp	r5, r4
 80070d2:	bf38      	it	cc
 80070d4:	2304      	movcc	r3, #4
 80070d6:	4419      	add	r1, r3
 80070d8:	4473      	add	r3, lr
 80070da:	469e      	mov	lr, r3
 80070dc:	460d      	mov	r5, r1
 80070de:	4565      	cmp	r5, ip
 80070e0:	d30e      	bcc.n	8007100 <__mdiff+0xe8>
 80070e2:	f10c 0203 	add.w	r2, ip, #3
 80070e6:	1a52      	subs	r2, r2, r1
 80070e8:	f022 0203 	bic.w	r2, r2, #3
 80070ec:	3903      	subs	r1, #3
 80070ee:	458c      	cmp	ip, r1
 80070f0:	bf38      	it	cc
 80070f2:	2200      	movcc	r2, #0
 80070f4:	441a      	add	r2, r3
 80070f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80070fa:	b17b      	cbz	r3, 800711c <__mdiff+0x104>
 80070fc:	6106      	str	r6, [r0, #16]
 80070fe:	e7a5      	b.n	800704c <__mdiff+0x34>
 8007100:	f855 8b04 	ldr.w	r8, [r5], #4
 8007104:	fa17 f488 	uxtah	r4, r7, r8
 8007108:	1422      	asrs	r2, r4, #16
 800710a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800710e:	b2a4      	uxth	r4, r4
 8007110:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007114:	f84e 4b04 	str.w	r4, [lr], #4
 8007118:	1417      	asrs	r7, r2, #16
 800711a:	e7e0      	b.n	80070de <__mdiff+0xc6>
 800711c:	3e01      	subs	r6, #1
 800711e:	e7ea      	b.n	80070f6 <__mdiff+0xde>
 8007120:	08007e0f 	.word	0x08007e0f
 8007124:	08007e80 	.word	0x08007e80

08007128 <__d2b>:
 8007128:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800712c:	4689      	mov	r9, r1
 800712e:	2101      	movs	r1, #1
 8007130:	ec57 6b10 	vmov	r6, r7, d0
 8007134:	4690      	mov	r8, r2
 8007136:	f7ff fcd5 	bl	8006ae4 <_Balloc>
 800713a:	4604      	mov	r4, r0
 800713c:	b930      	cbnz	r0, 800714c <__d2b+0x24>
 800713e:	4602      	mov	r2, r0
 8007140:	4b25      	ldr	r3, [pc, #148]	; (80071d8 <__d2b+0xb0>)
 8007142:	4826      	ldr	r0, [pc, #152]	; (80071dc <__d2b+0xb4>)
 8007144:	f240 310a 	movw	r1, #778	; 0x30a
 8007148:	f000 fc20 	bl	800798c <__assert_func>
 800714c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007150:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007154:	bb35      	cbnz	r5, 80071a4 <__d2b+0x7c>
 8007156:	2e00      	cmp	r6, #0
 8007158:	9301      	str	r3, [sp, #4]
 800715a:	d028      	beq.n	80071ae <__d2b+0x86>
 800715c:	4668      	mov	r0, sp
 800715e:	9600      	str	r6, [sp, #0]
 8007160:	f7ff fd8c 	bl	8006c7c <__lo0bits>
 8007164:	9900      	ldr	r1, [sp, #0]
 8007166:	b300      	cbz	r0, 80071aa <__d2b+0x82>
 8007168:	9a01      	ldr	r2, [sp, #4]
 800716a:	f1c0 0320 	rsb	r3, r0, #32
 800716e:	fa02 f303 	lsl.w	r3, r2, r3
 8007172:	430b      	orrs	r3, r1
 8007174:	40c2      	lsrs	r2, r0
 8007176:	6163      	str	r3, [r4, #20]
 8007178:	9201      	str	r2, [sp, #4]
 800717a:	9b01      	ldr	r3, [sp, #4]
 800717c:	61a3      	str	r3, [r4, #24]
 800717e:	2b00      	cmp	r3, #0
 8007180:	bf14      	ite	ne
 8007182:	2202      	movne	r2, #2
 8007184:	2201      	moveq	r2, #1
 8007186:	6122      	str	r2, [r4, #16]
 8007188:	b1d5      	cbz	r5, 80071c0 <__d2b+0x98>
 800718a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800718e:	4405      	add	r5, r0
 8007190:	f8c9 5000 	str.w	r5, [r9]
 8007194:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007198:	f8c8 0000 	str.w	r0, [r8]
 800719c:	4620      	mov	r0, r4
 800719e:	b003      	add	sp, #12
 80071a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071a8:	e7d5      	b.n	8007156 <__d2b+0x2e>
 80071aa:	6161      	str	r1, [r4, #20]
 80071ac:	e7e5      	b.n	800717a <__d2b+0x52>
 80071ae:	a801      	add	r0, sp, #4
 80071b0:	f7ff fd64 	bl	8006c7c <__lo0bits>
 80071b4:	9b01      	ldr	r3, [sp, #4]
 80071b6:	6163      	str	r3, [r4, #20]
 80071b8:	2201      	movs	r2, #1
 80071ba:	6122      	str	r2, [r4, #16]
 80071bc:	3020      	adds	r0, #32
 80071be:	e7e3      	b.n	8007188 <__d2b+0x60>
 80071c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80071c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80071c8:	f8c9 0000 	str.w	r0, [r9]
 80071cc:	6918      	ldr	r0, [r3, #16]
 80071ce:	f7ff fd35 	bl	8006c3c <__hi0bits>
 80071d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80071d6:	e7df      	b.n	8007198 <__d2b+0x70>
 80071d8:	08007e0f 	.word	0x08007e0f
 80071dc:	08007e80 	.word	0x08007e80

080071e0 <_calloc_r>:
 80071e0:	b513      	push	{r0, r1, r4, lr}
 80071e2:	434a      	muls	r2, r1
 80071e4:	4611      	mov	r1, r2
 80071e6:	9201      	str	r2, [sp, #4]
 80071e8:	f000 f85a 	bl	80072a0 <_malloc_r>
 80071ec:	4604      	mov	r4, r0
 80071ee:	b118      	cbz	r0, 80071f8 <_calloc_r+0x18>
 80071f0:	9a01      	ldr	r2, [sp, #4]
 80071f2:	2100      	movs	r1, #0
 80071f4:	f7fd fd0a 	bl	8004c0c <memset>
 80071f8:	4620      	mov	r0, r4
 80071fa:	b002      	add	sp, #8
 80071fc:	bd10      	pop	{r4, pc}
	...

08007200 <_free_r>:
 8007200:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007202:	2900      	cmp	r1, #0
 8007204:	d048      	beq.n	8007298 <_free_r+0x98>
 8007206:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800720a:	9001      	str	r0, [sp, #4]
 800720c:	2b00      	cmp	r3, #0
 800720e:	f1a1 0404 	sub.w	r4, r1, #4
 8007212:	bfb8      	it	lt
 8007214:	18e4      	addlt	r4, r4, r3
 8007216:	f000 fc59 	bl	8007acc <__malloc_lock>
 800721a:	4a20      	ldr	r2, [pc, #128]	; (800729c <_free_r+0x9c>)
 800721c:	9801      	ldr	r0, [sp, #4]
 800721e:	6813      	ldr	r3, [r2, #0]
 8007220:	4615      	mov	r5, r2
 8007222:	b933      	cbnz	r3, 8007232 <_free_r+0x32>
 8007224:	6063      	str	r3, [r4, #4]
 8007226:	6014      	str	r4, [r2, #0]
 8007228:	b003      	add	sp, #12
 800722a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800722e:	f000 bc53 	b.w	8007ad8 <__malloc_unlock>
 8007232:	42a3      	cmp	r3, r4
 8007234:	d90b      	bls.n	800724e <_free_r+0x4e>
 8007236:	6821      	ldr	r1, [r4, #0]
 8007238:	1862      	adds	r2, r4, r1
 800723a:	4293      	cmp	r3, r2
 800723c:	bf04      	itt	eq
 800723e:	681a      	ldreq	r2, [r3, #0]
 8007240:	685b      	ldreq	r3, [r3, #4]
 8007242:	6063      	str	r3, [r4, #4]
 8007244:	bf04      	itt	eq
 8007246:	1852      	addeq	r2, r2, r1
 8007248:	6022      	streq	r2, [r4, #0]
 800724a:	602c      	str	r4, [r5, #0]
 800724c:	e7ec      	b.n	8007228 <_free_r+0x28>
 800724e:	461a      	mov	r2, r3
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	b10b      	cbz	r3, 8007258 <_free_r+0x58>
 8007254:	42a3      	cmp	r3, r4
 8007256:	d9fa      	bls.n	800724e <_free_r+0x4e>
 8007258:	6811      	ldr	r1, [r2, #0]
 800725a:	1855      	adds	r5, r2, r1
 800725c:	42a5      	cmp	r5, r4
 800725e:	d10b      	bne.n	8007278 <_free_r+0x78>
 8007260:	6824      	ldr	r4, [r4, #0]
 8007262:	4421      	add	r1, r4
 8007264:	1854      	adds	r4, r2, r1
 8007266:	42a3      	cmp	r3, r4
 8007268:	6011      	str	r1, [r2, #0]
 800726a:	d1dd      	bne.n	8007228 <_free_r+0x28>
 800726c:	681c      	ldr	r4, [r3, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	6053      	str	r3, [r2, #4]
 8007272:	4421      	add	r1, r4
 8007274:	6011      	str	r1, [r2, #0]
 8007276:	e7d7      	b.n	8007228 <_free_r+0x28>
 8007278:	d902      	bls.n	8007280 <_free_r+0x80>
 800727a:	230c      	movs	r3, #12
 800727c:	6003      	str	r3, [r0, #0]
 800727e:	e7d3      	b.n	8007228 <_free_r+0x28>
 8007280:	6825      	ldr	r5, [r4, #0]
 8007282:	1961      	adds	r1, r4, r5
 8007284:	428b      	cmp	r3, r1
 8007286:	bf04      	itt	eq
 8007288:	6819      	ldreq	r1, [r3, #0]
 800728a:	685b      	ldreq	r3, [r3, #4]
 800728c:	6063      	str	r3, [r4, #4]
 800728e:	bf04      	itt	eq
 8007290:	1949      	addeq	r1, r1, r5
 8007292:	6021      	streq	r1, [r4, #0]
 8007294:	6054      	str	r4, [r2, #4]
 8007296:	e7c7      	b.n	8007228 <_free_r+0x28>
 8007298:	b003      	add	sp, #12
 800729a:	bd30      	pop	{r4, r5, pc}
 800729c:	20000200 	.word	0x20000200

080072a0 <_malloc_r>:
 80072a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a2:	1ccd      	adds	r5, r1, #3
 80072a4:	f025 0503 	bic.w	r5, r5, #3
 80072a8:	3508      	adds	r5, #8
 80072aa:	2d0c      	cmp	r5, #12
 80072ac:	bf38      	it	cc
 80072ae:	250c      	movcc	r5, #12
 80072b0:	2d00      	cmp	r5, #0
 80072b2:	4606      	mov	r6, r0
 80072b4:	db01      	blt.n	80072ba <_malloc_r+0x1a>
 80072b6:	42a9      	cmp	r1, r5
 80072b8:	d903      	bls.n	80072c2 <_malloc_r+0x22>
 80072ba:	230c      	movs	r3, #12
 80072bc:	6033      	str	r3, [r6, #0]
 80072be:	2000      	movs	r0, #0
 80072c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072c2:	f000 fc03 	bl	8007acc <__malloc_lock>
 80072c6:	4921      	ldr	r1, [pc, #132]	; (800734c <_malloc_r+0xac>)
 80072c8:	680a      	ldr	r2, [r1, #0]
 80072ca:	4614      	mov	r4, r2
 80072cc:	b99c      	cbnz	r4, 80072f6 <_malloc_r+0x56>
 80072ce:	4f20      	ldr	r7, [pc, #128]	; (8007350 <_malloc_r+0xb0>)
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	b923      	cbnz	r3, 80072de <_malloc_r+0x3e>
 80072d4:	4621      	mov	r1, r4
 80072d6:	4630      	mov	r0, r6
 80072d8:	f000 faf2 	bl	80078c0 <_sbrk_r>
 80072dc:	6038      	str	r0, [r7, #0]
 80072de:	4629      	mov	r1, r5
 80072e0:	4630      	mov	r0, r6
 80072e2:	f000 faed 	bl	80078c0 <_sbrk_r>
 80072e6:	1c43      	adds	r3, r0, #1
 80072e8:	d123      	bne.n	8007332 <_malloc_r+0x92>
 80072ea:	230c      	movs	r3, #12
 80072ec:	6033      	str	r3, [r6, #0]
 80072ee:	4630      	mov	r0, r6
 80072f0:	f000 fbf2 	bl	8007ad8 <__malloc_unlock>
 80072f4:	e7e3      	b.n	80072be <_malloc_r+0x1e>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	1b5b      	subs	r3, r3, r5
 80072fa:	d417      	bmi.n	800732c <_malloc_r+0x8c>
 80072fc:	2b0b      	cmp	r3, #11
 80072fe:	d903      	bls.n	8007308 <_malloc_r+0x68>
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	441c      	add	r4, r3
 8007304:	6025      	str	r5, [r4, #0]
 8007306:	e004      	b.n	8007312 <_malloc_r+0x72>
 8007308:	6863      	ldr	r3, [r4, #4]
 800730a:	42a2      	cmp	r2, r4
 800730c:	bf0c      	ite	eq
 800730e:	600b      	streq	r3, [r1, #0]
 8007310:	6053      	strne	r3, [r2, #4]
 8007312:	4630      	mov	r0, r6
 8007314:	f000 fbe0 	bl	8007ad8 <__malloc_unlock>
 8007318:	f104 000b 	add.w	r0, r4, #11
 800731c:	1d23      	adds	r3, r4, #4
 800731e:	f020 0007 	bic.w	r0, r0, #7
 8007322:	1ac2      	subs	r2, r0, r3
 8007324:	d0cc      	beq.n	80072c0 <_malloc_r+0x20>
 8007326:	1a1b      	subs	r3, r3, r0
 8007328:	50a3      	str	r3, [r4, r2]
 800732a:	e7c9      	b.n	80072c0 <_malloc_r+0x20>
 800732c:	4622      	mov	r2, r4
 800732e:	6864      	ldr	r4, [r4, #4]
 8007330:	e7cc      	b.n	80072cc <_malloc_r+0x2c>
 8007332:	1cc4      	adds	r4, r0, #3
 8007334:	f024 0403 	bic.w	r4, r4, #3
 8007338:	42a0      	cmp	r0, r4
 800733a:	d0e3      	beq.n	8007304 <_malloc_r+0x64>
 800733c:	1a21      	subs	r1, r4, r0
 800733e:	4630      	mov	r0, r6
 8007340:	f000 fabe 	bl	80078c0 <_sbrk_r>
 8007344:	3001      	adds	r0, #1
 8007346:	d1dd      	bne.n	8007304 <_malloc_r+0x64>
 8007348:	e7cf      	b.n	80072ea <_malloc_r+0x4a>
 800734a:	bf00      	nop
 800734c:	20000200 	.word	0x20000200
 8007350:	20000204 	.word	0x20000204

08007354 <__ssputs_r>:
 8007354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007358:	688e      	ldr	r6, [r1, #8]
 800735a:	429e      	cmp	r6, r3
 800735c:	4682      	mov	sl, r0
 800735e:	460c      	mov	r4, r1
 8007360:	4690      	mov	r8, r2
 8007362:	461f      	mov	r7, r3
 8007364:	d838      	bhi.n	80073d8 <__ssputs_r+0x84>
 8007366:	898a      	ldrh	r2, [r1, #12]
 8007368:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800736c:	d032      	beq.n	80073d4 <__ssputs_r+0x80>
 800736e:	6825      	ldr	r5, [r4, #0]
 8007370:	6909      	ldr	r1, [r1, #16]
 8007372:	eba5 0901 	sub.w	r9, r5, r1
 8007376:	6965      	ldr	r5, [r4, #20]
 8007378:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800737c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007380:	3301      	adds	r3, #1
 8007382:	444b      	add	r3, r9
 8007384:	106d      	asrs	r5, r5, #1
 8007386:	429d      	cmp	r5, r3
 8007388:	bf38      	it	cc
 800738a:	461d      	movcc	r5, r3
 800738c:	0553      	lsls	r3, r2, #21
 800738e:	d531      	bpl.n	80073f4 <__ssputs_r+0xa0>
 8007390:	4629      	mov	r1, r5
 8007392:	f7ff ff85 	bl	80072a0 <_malloc_r>
 8007396:	4606      	mov	r6, r0
 8007398:	b950      	cbnz	r0, 80073b0 <__ssputs_r+0x5c>
 800739a:	230c      	movs	r3, #12
 800739c:	f8ca 3000 	str.w	r3, [sl]
 80073a0:	89a3      	ldrh	r3, [r4, #12]
 80073a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073a6:	81a3      	strh	r3, [r4, #12]
 80073a8:	f04f 30ff 	mov.w	r0, #4294967295
 80073ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b0:	6921      	ldr	r1, [r4, #16]
 80073b2:	464a      	mov	r2, r9
 80073b4:	f7ff fb88 	bl	8006ac8 <memcpy>
 80073b8:	89a3      	ldrh	r3, [r4, #12]
 80073ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073c2:	81a3      	strh	r3, [r4, #12]
 80073c4:	6126      	str	r6, [r4, #16]
 80073c6:	6165      	str	r5, [r4, #20]
 80073c8:	444e      	add	r6, r9
 80073ca:	eba5 0509 	sub.w	r5, r5, r9
 80073ce:	6026      	str	r6, [r4, #0]
 80073d0:	60a5      	str	r5, [r4, #8]
 80073d2:	463e      	mov	r6, r7
 80073d4:	42be      	cmp	r6, r7
 80073d6:	d900      	bls.n	80073da <__ssputs_r+0x86>
 80073d8:	463e      	mov	r6, r7
 80073da:	4632      	mov	r2, r6
 80073dc:	6820      	ldr	r0, [r4, #0]
 80073de:	4641      	mov	r1, r8
 80073e0:	f000 fb5a 	bl	8007a98 <memmove>
 80073e4:	68a3      	ldr	r3, [r4, #8]
 80073e6:	6822      	ldr	r2, [r4, #0]
 80073e8:	1b9b      	subs	r3, r3, r6
 80073ea:	4432      	add	r2, r6
 80073ec:	60a3      	str	r3, [r4, #8]
 80073ee:	6022      	str	r2, [r4, #0]
 80073f0:	2000      	movs	r0, #0
 80073f2:	e7db      	b.n	80073ac <__ssputs_r+0x58>
 80073f4:	462a      	mov	r2, r5
 80073f6:	f000 fb75 	bl	8007ae4 <_realloc_r>
 80073fa:	4606      	mov	r6, r0
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d1e1      	bne.n	80073c4 <__ssputs_r+0x70>
 8007400:	6921      	ldr	r1, [r4, #16]
 8007402:	4650      	mov	r0, sl
 8007404:	f7ff fefc 	bl	8007200 <_free_r>
 8007408:	e7c7      	b.n	800739a <__ssputs_r+0x46>
	...

0800740c <_svfiprintf_r>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	4698      	mov	r8, r3
 8007412:	898b      	ldrh	r3, [r1, #12]
 8007414:	061b      	lsls	r3, r3, #24
 8007416:	b09d      	sub	sp, #116	; 0x74
 8007418:	4607      	mov	r7, r0
 800741a:	460d      	mov	r5, r1
 800741c:	4614      	mov	r4, r2
 800741e:	d50e      	bpl.n	800743e <_svfiprintf_r+0x32>
 8007420:	690b      	ldr	r3, [r1, #16]
 8007422:	b963      	cbnz	r3, 800743e <_svfiprintf_r+0x32>
 8007424:	2140      	movs	r1, #64	; 0x40
 8007426:	f7ff ff3b 	bl	80072a0 <_malloc_r>
 800742a:	6028      	str	r0, [r5, #0]
 800742c:	6128      	str	r0, [r5, #16]
 800742e:	b920      	cbnz	r0, 800743a <_svfiprintf_r+0x2e>
 8007430:	230c      	movs	r3, #12
 8007432:	603b      	str	r3, [r7, #0]
 8007434:	f04f 30ff 	mov.w	r0, #4294967295
 8007438:	e0d1      	b.n	80075de <_svfiprintf_r+0x1d2>
 800743a:	2340      	movs	r3, #64	; 0x40
 800743c:	616b      	str	r3, [r5, #20]
 800743e:	2300      	movs	r3, #0
 8007440:	9309      	str	r3, [sp, #36]	; 0x24
 8007442:	2320      	movs	r3, #32
 8007444:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007448:	f8cd 800c 	str.w	r8, [sp, #12]
 800744c:	2330      	movs	r3, #48	; 0x30
 800744e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80075f8 <_svfiprintf_r+0x1ec>
 8007452:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007456:	f04f 0901 	mov.w	r9, #1
 800745a:	4623      	mov	r3, r4
 800745c:	469a      	mov	sl, r3
 800745e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007462:	b10a      	cbz	r2, 8007468 <_svfiprintf_r+0x5c>
 8007464:	2a25      	cmp	r2, #37	; 0x25
 8007466:	d1f9      	bne.n	800745c <_svfiprintf_r+0x50>
 8007468:	ebba 0b04 	subs.w	fp, sl, r4
 800746c:	d00b      	beq.n	8007486 <_svfiprintf_r+0x7a>
 800746e:	465b      	mov	r3, fp
 8007470:	4622      	mov	r2, r4
 8007472:	4629      	mov	r1, r5
 8007474:	4638      	mov	r0, r7
 8007476:	f7ff ff6d 	bl	8007354 <__ssputs_r>
 800747a:	3001      	adds	r0, #1
 800747c:	f000 80aa 	beq.w	80075d4 <_svfiprintf_r+0x1c8>
 8007480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007482:	445a      	add	r2, fp
 8007484:	9209      	str	r2, [sp, #36]	; 0x24
 8007486:	f89a 3000 	ldrb.w	r3, [sl]
 800748a:	2b00      	cmp	r3, #0
 800748c:	f000 80a2 	beq.w	80075d4 <_svfiprintf_r+0x1c8>
 8007490:	2300      	movs	r3, #0
 8007492:	f04f 32ff 	mov.w	r2, #4294967295
 8007496:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800749a:	f10a 0a01 	add.w	sl, sl, #1
 800749e:	9304      	str	r3, [sp, #16]
 80074a0:	9307      	str	r3, [sp, #28]
 80074a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074a6:	931a      	str	r3, [sp, #104]	; 0x68
 80074a8:	4654      	mov	r4, sl
 80074aa:	2205      	movs	r2, #5
 80074ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074b0:	4851      	ldr	r0, [pc, #324]	; (80075f8 <_svfiprintf_r+0x1ec>)
 80074b2:	f7f8 fe95 	bl	80001e0 <memchr>
 80074b6:	9a04      	ldr	r2, [sp, #16]
 80074b8:	b9d8      	cbnz	r0, 80074f2 <_svfiprintf_r+0xe6>
 80074ba:	06d0      	lsls	r0, r2, #27
 80074bc:	bf44      	itt	mi
 80074be:	2320      	movmi	r3, #32
 80074c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074c4:	0711      	lsls	r1, r2, #28
 80074c6:	bf44      	itt	mi
 80074c8:	232b      	movmi	r3, #43	; 0x2b
 80074ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074ce:	f89a 3000 	ldrb.w	r3, [sl]
 80074d2:	2b2a      	cmp	r3, #42	; 0x2a
 80074d4:	d015      	beq.n	8007502 <_svfiprintf_r+0xf6>
 80074d6:	9a07      	ldr	r2, [sp, #28]
 80074d8:	4654      	mov	r4, sl
 80074da:	2000      	movs	r0, #0
 80074dc:	f04f 0c0a 	mov.w	ip, #10
 80074e0:	4621      	mov	r1, r4
 80074e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074e6:	3b30      	subs	r3, #48	; 0x30
 80074e8:	2b09      	cmp	r3, #9
 80074ea:	d94e      	bls.n	800758a <_svfiprintf_r+0x17e>
 80074ec:	b1b0      	cbz	r0, 800751c <_svfiprintf_r+0x110>
 80074ee:	9207      	str	r2, [sp, #28]
 80074f0:	e014      	b.n	800751c <_svfiprintf_r+0x110>
 80074f2:	eba0 0308 	sub.w	r3, r0, r8
 80074f6:	fa09 f303 	lsl.w	r3, r9, r3
 80074fa:	4313      	orrs	r3, r2
 80074fc:	9304      	str	r3, [sp, #16]
 80074fe:	46a2      	mov	sl, r4
 8007500:	e7d2      	b.n	80074a8 <_svfiprintf_r+0x9c>
 8007502:	9b03      	ldr	r3, [sp, #12]
 8007504:	1d19      	adds	r1, r3, #4
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	9103      	str	r1, [sp, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	bfbb      	ittet	lt
 800750e:	425b      	neglt	r3, r3
 8007510:	f042 0202 	orrlt.w	r2, r2, #2
 8007514:	9307      	strge	r3, [sp, #28]
 8007516:	9307      	strlt	r3, [sp, #28]
 8007518:	bfb8      	it	lt
 800751a:	9204      	strlt	r2, [sp, #16]
 800751c:	7823      	ldrb	r3, [r4, #0]
 800751e:	2b2e      	cmp	r3, #46	; 0x2e
 8007520:	d10c      	bne.n	800753c <_svfiprintf_r+0x130>
 8007522:	7863      	ldrb	r3, [r4, #1]
 8007524:	2b2a      	cmp	r3, #42	; 0x2a
 8007526:	d135      	bne.n	8007594 <_svfiprintf_r+0x188>
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	1d1a      	adds	r2, r3, #4
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	9203      	str	r2, [sp, #12]
 8007530:	2b00      	cmp	r3, #0
 8007532:	bfb8      	it	lt
 8007534:	f04f 33ff 	movlt.w	r3, #4294967295
 8007538:	3402      	adds	r4, #2
 800753a:	9305      	str	r3, [sp, #20]
 800753c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007608 <_svfiprintf_r+0x1fc>
 8007540:	7821      	ldrb	r1, [r4, #0]
 8007542:	2203      	movs	r2, #3
 8007544:	4650      	mov	r0, sl
 8007546:	f7f8 fe4b 	bl	80001e0 <memchr>
 800754a:	b140      	cbz	r0, 800755e <_svfiprintf_r+0x152>
 800754c:	2340      	movs	r3, #64	; 0x40
 800754e:	eba0 000a 	sub.w	r0, r0, sl
 8007552:	fa03 f000 	lsl.w	r0, r3, r0
 8007556:	9b04      	ldr	r3, [sp, #16]
 8007558:	4303      	orrs	r3, r0
 800755a:	3401      	adds	r4, #1
 800755c:	9304      	str	r3, [sp, #16]
 800755e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007562:	4826      	ldr	r0, [pc, #152]	; (80075fc <_svfiprintf_r+0x1f0>)
 8007564:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007568:	2206      	movs	r2, #6
 800756a:	f7f8 fe39 	bl	80001e0 <memchr>
 800756e:	2800      	cmp	r0, #0
 8007570:	d038      	beq.n	80075e4 <_svfiprintf_r+0x1d8>
 8007572:	4b23      	ldr	r3, [pc, #140]	; (8007600 <_svfiprintf_r+0x1f4>)
 8007574:	bb1b      	cbnz	r3, 80075be <_svfiprintf_r+0x1b2>
 8007576:	9b03      	ldr	r3, [sp, #12]
 8007578:	3307      	adds	r3, #7
 800757a:	f023 0307 	bic.w	r3, r3, #7
 800757e:	3308      	adds	r3, #8
 8007580:	9303      	str	r3, [sp, #12]
 8007582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007584:	4433      	add	r3, r6
 8007586:	9309      	str	r3, [sp, #36]	; 0x24
 8007588:	e767      	b.n	800745a <_svfiprintf_r+0x4e>
 800758a:	fb0c 3202 	mla	r2, ip, r2, r3
 800758e:	460c      	mov	r4, r1
 8007590:	2001      	movs	r0, #1
 8007592:	e7a5      	b.n	80074e0 <_svfiprintf_r+0xd4>
 8007594:	2300      	movs	r3, #0
 8007596:	3401      	adds	r4, #1
 8007598:	9305      	str	r3, [sp, #20]
 800759a:	4619      	mov	r1, r3
 800759c:	f04f 0c0a 	mov.w	ip, #10
 80075a0:	4620      	mov	r0, r4
 80075a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075a6:	3a30      	subs	r2, #48	; 0x30
 80075a8:	2a09      	cmp	r2, #9
 80075aa:	d903      	bls.n	80075b4 <_svfiprintf_r+0x1a8>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0c5      	beq.n	800753c <_svfiprintf_r+0x130>
 80075b0:	9105      	str	r1, [sp, #20]
 80075b2:	e7c3      	b.n	800753c <_svfiprintf_r+0x130>
 80075b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80075b8:	4604      	mov	r4, r0
 80075ba:	2301      	movs	r3, #1
 80075bc:	e7f0      	b.n	80075a0 <_svfiprintf_r+0x194>
 80075be:	ab03      	add	r3, sp, #12
 80075c0:	9300      	str	r3, [sp, #0]
 80075c2:	462a      	mov	r2, r5
 80075c4:	4b0f      	ldr	r3, [pc, #60]	; (8007604 <_svfiprintf_r+0x1f8>)
 80075c6:	a904      	add	r1, sp, #16
 80075c8:	4638      	mov	r0, r7
 80075ca:	f7fd fbc7 	bl	8004d5c <_printf_float>
 80075ce:	1c42      	adds	r2, r0, #1
 80075d0:	4606      	mov	r6, r0
 80075d2:	d1d6      	bne.n	8007582 <_svfiprintf_r+0x176>
 80075d4:	89ab      	ldrh	r3, [r5, #12]
 80075d6:	065b      	lsls	r3, r3, #25
 80075d8:	f53f af2c 	bmi.w	8007434 <_svfiprintf_r+0x28>
 80075dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075de:	b01d      	add	sp, #116	; 0x74
 80075e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e4:	ab03      	add	r3, sp, #12
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	462a      	mov	r2, r5
 80075ea:	4b06      	ldr	r3, [pc, #24]	; (8007604 <_svfiprintf_r+0x1f8>)
 80075ec:	a904      	add	r1, sp, #16
 80075ee:	4638      	mov	r0, r7
 80075f0:	f7fd fe58 	bl	80052a4 <_printf_i>
 80075f4:	e7eb      	b.n	80075ce <_svfiprintf_r+0x1c2>
 80075f6:	bf00      	nop
 80075f8:	08007fdc 	.word	0x08007fdc
 80075fc:	08007fe6 	.word	0x08007fe6
 8007600:	08004d5d 	.word	0x08004d5d
 8007604:	08007355 	.word	0x08007355
 8007608:	08007fe2 	.word	0x08007fe2

0800760c <__sfputc_r>:
 800760c:	6893      	ldr	r3, [r2, #8]
 800760e:	3b01      	subs	r3, #1
 8007610:	2b00      	cmp	r3, #0
 8007612:	b410      	push	{r4}
 8007614:	6093      	str	r3, [r2, #8]
 8007616:	da08      	bge.n	800762a <__sfputc_r+0x1e>
 8007618:	6994      	ldr	r4, [r2, #24]
 800761a:	42a3      	cmp	r3, r4
 800761c:	db01      	blt.n	8007622 <__sfputc_r+0x16>
 800761e:	290a      	cmp	r1, #10
 8007620:	d103      	bne.n	800762a <__sfputc_r+0x1e>
 8007622:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007626:	f7fe b8eb 	b.w	8005800 <__swbuf_r>
 800762a:	6813      	ldr	r3, [r2, #0]
 800762c:	1c58      	adds	r0, r3, #1
 800762e:	6010      	str	r0, [r2, #0]
 8007630:	7019      	strb	r1, [r3, #0]
 8007632:	4608      	mov	r0, r1
 8007634:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007638:	4770      	bx	lr

0800763a <__sfputs_r>:
 800763a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763c:	4606      	mov	r6, r0
 800763e:	460f      	mov	r7, r1
 8007640:	4614      	mov	r4, r2
 8007642:	18d5      	adds	r5, r2, r3
 8007644:	42ac      	cmp	r4, r5
 8007646:	d101      	bne.n	800764c <__sfputs_r+0x12>
 8007648:	2000      	movs	r0, #0
 800764a:	e007      	b.n	800765c <__sfputs_r+0x22>
 800764c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007650:	463a      	mov	r2, r7
 8007652:	4630      	mov	r0, r6
 8007654:	f7ff ffda 	bl	800760c <__sfputc_r>
 8007658:	1c43      	adds	r3, r0, #1
 800765a:	d1f3      	bne.n	8007644 <__sfputs_r+0xa>
 800765c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007660 <_vfiprintf_r>:
 8007660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	460d      	mov	r5, r1
 8007666:	b09d      	sub	sp, #116	; 0x74
 8007668:	4614      	mov	r4, r2
 800766a:	4698      	mov	r8, r3
 800766c:	4606      	mov	r6, r0
 800766e:	b118      	cbz	r0, 8007678 <_vfiprintf_r+0x18>
 8007670:	6983      	ldr	r3, [r0, #24]
 8007672:	b90b      	cbnz	r3, 8007678 <_vfiprintf_r+0x18>
 8007674:	f7ff f916 	bl	80068a4 <__sinit>
 8007678:	4b89      	ldr	r3, [pc, #548]	; (80078a0 <_vfiprintf_r+0x240>)
 800767a:	429d      	cmp	r5, r3
 800767c:	d11b      	bne.n	80076b6 <_vfiprintf_r+0x56>
 800767e:	6875      	ldr	r5, [r6, #4]
 8007680:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007682:	07d9      	lsls	r1, r3, #31
 8007684:	d405      	bmi.n	8007692 <_vfiprintf_r+0x32>
 8007686:	89ab      	ldrh	r3, [r5, #12]
 8007688:	059a      	lsls	r2, r3, #22
 800768a:	d402      	bmi.n	8007692 <_vfiprintf_r+0x32>
 800768c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800768e:	f7ff f9ac 	bl	80069ea <__retarget_lock_acquire_recursive>
 8007692:	89ab      	ldrh	r3, [r5, #12]
 8007694:	071b      	lsls	r3, r3, #28
 8007696:	d501      	bpl.n	800769c <_vfiprintf_r+0x3c>
 8007698:	692b      	ldr	r3, [r5, #16]
 800769a:	b9eb      	cbnz	r3, 80076d8 <_vfiprintf_r+0x78>
 800769c:	4629      	mov	r1, r5
 800769e:	4630      	mov	r0, r6
 80076a0:	f7fe f900 	bl	80058a4 <__swsetup_r>
 80076a4:	b1c0      	cbz	r0, 80076d8 <_vfiprintf_r+0x78>
 80076a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076a8:	07dc      	lsls	r4, r3, #31
 80076aa:	d50e      	bpl.n	80076ca <_vfiprintf_r+0x6a>
 80076ac:	f04f 30ff 	mov.w	r0, #4294967295
 80076b0:	b01d      	add	sp, #116	; 0x74
 80076b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b6:	4b7b      	ldr	r3, [pc, #492]	; (80078a4 <_vfiprintf_r+0x244>)
 80076b8:	429d      	cmp	r5, r3
 80076ba:	d101      	bne.n	80076c0 <_vfiprintf_r+0x60>
 80076bc:	68b5      	ldr	r5, [r6, #8]
 80076be:	e7df      	b.n	8007680 <_vfiprintf_r+0x20>
 80076c0:	4b79      	ldr	r3, [pc, #484]	; (80078a8 <_vfiprintf_r+0x248>)
 80076c2:	429d      	cmp	r5, r3
 80076c4:	bf08      	it	eq
 80076c6:	68f5      	ldreq	r5, [r6, #12]
 80076c8:	e7da      	b.n	8007680 <_vfiprintf_r+0x20>
 80076ca:	89ab      	ldrh	r3, [r5, #12]
 80076cc:	0598      	lsls	r0, r3, #22
 80076ce:	d4ed      	bmi.n	80076ac <_vfiprintf_r+0x4c>
 80076d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076d2:	f7ff f98b 	bl	80069ec <__retarget_lock_release_recursive>
 80076d6:	e7e9      	b.n	80076ac <_vfiprintf_r+0x4c>
 80076d8:	2300      	movs	r3, #0
 80076da:	9309      	str	r3, [sp, #36]	; 0x24
 80076dc:	2320      	movs	r3, #32
 80076de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80076e6:	2330      	movs	r3, #48	; 0x30
 80076e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80078ac <_vfiprintf_r+0x24c>
 80076ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076f0:	f04f 0901 	mov.w	r9, #1
 80076f4:	4623      	mov	r3, r4
 80076f6:	469a      	mov	sl, r3
 80076f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076fc:	b10a      	cbz	r2, 8007702 <_vfiprintf_r+0xa2>
 80076fe:	2a25      	cmp	r2, #37	; 0x25
 8007700:	d1f9      	bne.n	80076f6 <_vfiprintf_r+0x96>
 8007702:	ebba 0b04 	subs.w	fp, sl, r4
 8007706:	d00b      	beq.n	8007720 <_vfiprintf_r+0xc0>
 8007708:	465b      	mov	r3, fp
 800770a:	4622      	mov	r2, r4
 800770c:	4629      	mov	r1, r5
 800770e:	4630      	mov	r0, r6
 8007710:	f7ff ff93 	bl	800763a <__sfputs_r>
 8007714:	3001      	adds	r0, #1
 8007716:	f000 80aa 	beq.w	800786e <_vfiprintf_r+0x20e>
 800771a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800771c:	445a      	add	r2, fp
 800771e:	9209      	str	r2, [sp, #36]	; 0x24
 8007720:	f89a 3000 	ldrb.w	r3, [sl]
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 80a2 	beq.w	800786e <_vfiprintf_r+0x20e>
 800772a:	2300      	movs	r3, #0
 800772c:	f04f 32ff 	mov.w	r2, #4294967295
 8007730:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007734:	f10a 0a01 	add.w	sl, sl, #1
 8007738:	9304      	str	r3, [sp, #16]
 800773a:	9307      	str	r3, [sp, #28]
 800773c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007740:	931a      	str	r3, [sp, #104]	; 0x68
 8007742:	4654      	mov	r4, sl
 8007744:	2205      	movs	r2, #5
 8007746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800774a:	4858      	ldr	r0, [pc, #352]	; (80078ac <_vfiprintf_r+0x24c>)
 800774c:	f7f8 fd48 	bl	80001e0 <memchr>
 8007750:	9a04      	ldr	r2, [sp, #16]
 8007752:	b9d8      	cbnz	r0, 800778c <_vfiprintf_r+0x12c>
 8007754:	06d1      	lsls	r1, r2, #27
 8007756:	bf44      	itt	mi
 8007758:	2320      	movmi	r3, #32
 800775a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800775e:	0713      	lsls	r3, r2, #28
 8007760:	bf44      	itt	mi
 8007762:	232b      	movmi	r3, #43	; 0x2b
 8007764:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007768:	f89a 3000 	ldrb.w	r3, [sl]
 800776c:	2b2a      	cmp	r3, #42	; 0x2a
 800776e:	d015      	beq.n	800779c <_vfiprintf_r+0x13c>
 8007770:	9a07      	ldr	r2, [sp, #28]
 8007772:	4654      	mov	r4, sl
 8007774:	2000      	movs	r0, #0
 8007776:	f04f 0c0a 	mov.w	ip, #10
 800777a:	4621      	mov	r1, r4
 800777c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007780:	3b30      	subs	r3, #48	; 0x30
 8007782:	2b09      	cmp	r3, #9
 8007784:	d94e      	bls.n	8007824 <_vfiprintf_r+0x1c4>
 8007786:	b1b0      	cbz	r0, 80077b6 <_vfiprintf_r+0x156>
 8007788:	9207      	str	r2, [sp, #28]
 800778a:	e014      	b.n	80077b6 <_vfiprintf_r+0x156>
 800778c:	eba0 0308 	sub.w	r3, r0, r8
 8007790:	fa09 f303 	lsl.w	r3, r9, r3
 8007794:	4313      	orrs	r3, r2
 8007796:	9304      	str	r3, [sp, #16]
 8007798:	46a2      	mov	sl, r4
 800779a:	e7d2      	b.n	8007742 <_vfiprintf_r+0xe2>
 800779c:	9b03      	ldr	r3, [sp, #12]
 800779e:	1d19      	adds	r1, r3, #4
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	9103      	str	r1, [sp, #12]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	bfbb      	ittet	lt
 80077a8:	425b      	neglt	r3, r3
 80077aa:	f042 0202 	orrlt.w	r2, r2, #2
 80077ae:	9307      	strge	r3, [sp, #28]
 80077b0:	9307      	strlt	r3, [sp, #28]
 80077b2:	bfb8      	it	lt
 80077b4:	9204      	strlt	r2, [sp, #16]
 80077b6:	7823      	ldrb	r3, [r4, #0]
 80077b8:	2b2e      	cmp	r3, #46	; 0x2e
 80077ba:	d10c      	bne.n	80077d6 <_vfiprintf_r+0x176>
 80077bc:	7863      	ldrb	r3, [r4, #1]
 80077be:	2b2a      	cmp	r3, #42	; 0x2a
 80077c0:	d135      	bne.n	800782e <_vfiprintf_r+0x1ce>
 80077c2:	9b03      	ldr	r3, [sp, #12]
 80077c4:	1d1a      	adds	r2, r3, #4
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	9203      	str	r2, [sp, #12]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	bfb8      	it	lt
 80077ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80077d2:	3402      	adds	r4, #2
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80078bc <_vfiprintf_r+0x25c>
 80077da:	7821      	ldrb	r1, [r4, #0]
 80077dc:	2203      	movs	r2, #3
 80077de:	4650      	mov	r0, sl
 80077e0:	f7f8 fcfe 	bl	80001e0 <memchr>
 80077e4:	b140      	cbz	r0, 80077f8 <_vfiprintf_r+0x198>
 80077e6:	2340      	movs	r3, #64	; 0x40
 80077e8:	eba0 000a 	sub.w	r0, r0, sl
 80077ec:	fa03 f000 	lsl.w	r0, r3, r0
 80077f0:	9b04      	ldr	r3, [sp, #16]
 80077f2:	4303      	orrs	r3, r0
 80077f4:	3401      	adds	r4, #1
 80077f6:	9304      	str	r3, [sp, #16]
 80077f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077fc:	482c      	ldr	r0, [pc, #176]	; (80078b0 <_vfiprintf_r+0x250>)
 80077fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007802:	2206      	movs	r2, #6
 8007804:	f7f8 fcec 	bl	80001e0 <memchr>
 8007808:	2800      	cmp	r0, #0
 800780a:	d03f      	beq.n	800788c <_vfiprintf_r+0x22c>
 800780c:	4b29      	ldr	r3, [pc, #164]	; (80078b4 <_vfiprintf_r+0x254>)
 800780e:	bb1b      	cbnz	r3, 8007858 <_vfiprintf_r+0x1f8>
 8007810:	9b03      	ldr	r3, [sp, #12]
 8007812:	3307      	adds	r3, #7
 8007814:	f023 0307 	bic.w	r3, r3, #7
 8007818:	3308      	adds	r3, #8
 800781a:	9303      	str	r3, [sp, #12]
 800781c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800781e:	443b      	add	r3, r7
 8007820:	9309      	str	r3, [sp, #36]	; 0x24
 8007822:	e767      	b.n	80076f4 <_vfiprintf_r+0x94>
 8007824:	fb0c 3202 	mla	r2, ip, r2, r3
 8007828:	460c      	mov	r4, r1
 800782a:	2001      	movs	r0, #1
 800782c:	e7a5      	b.n	800777a <_vfiprintf_r+0x11a>
 800782e:	2300      	movs	r3, #0
 8007830:	3401      	adds	r4, #1
 8007832:	9305      	str	r3, [sp, #20]
 8007834:	4619      	mov	r1, r3
 8007836:	f04f 0c0a 	mov.w	ip, #10
 800783a:	4620      	mov	r0, r4
 800783c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007840:	3a30      	subs	r2, #48	; 0x30
 8007842:	2a09      	cmp	r2, #9
 8007844:	d903      	bls.n	800784e <_vfiprintf_r+0x1ee>
 8007846:	2b00      	cmp	r3, #0
 8007848:	d0c5      	beq.n	80077d6 <_vfiprintf_r+0x176>
 800784a:	9105      	str	r1, [sp, #20]
 800784c:	e7c3      	b.n	80077d6 <_vfiprintf_r+0x176>
 800784e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007852:	4604      	mov	r4, r0
 8007854:	2301      	movs	r3, #1
 8007856:	e7f0      	b.n	800783a <_vfiprintf_r+0x1da>
 8007858:	ab03      	add	r3, sp, #12
 800785a:	9300      	str	r3, [sp, #0]
 800785c:	462a      	mov	r2, r5
 800785e:	4b16      	ldr	r3, [pc, #88]	; (80078b8 <_vfiprintf_r+0x258>)
 8007860:	a904      	add	r1, sp, #16
 8007862:	4630      	mov	r0, r6
 8007864:	f7fd fa7a 	bl	8004d5c <_printf_float>
 8007868:	4607      	mov	r7, r0
 800786a:	1c78      	adds	r0, r7, #1
 800786c:	d1d6      	bne.n	800781c <_vfiprintf_r+0x1bc>
 800786e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007870:	07d9      	lsls	r1, r3, #31
 8007872:	d405      	bmi.n	8007880 <_vfiprintf_r+0x220>
 8007874:	89ab      	ldrh	r3, [r5, #12]
 8007876:	059a      	lsls	r2, r3, #22
 8007878:	d402      	bmi.n	8007880 <_vfiprintf_r+0x220>
 800787a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800787c:	f7ff f8b6 	bl	80069ec <__retarget_lock_release_recursive>
 8007880:	89ab      	ldrh	r3, [r5, #12]
 8007882:	065b      	lsls	r3, r3, #25
 8007884:	f53f af12 	bmi.w	80076ac <_vfiprintf_r+0x4c>
 8007888:	9809      	ldr	r0, [sp, #36]	; 0x24
 800788a:	e711      	b.n	80076b0 <_vfiprintf_r+0x50>
 800788c:	ab03      	add	r3, sp, #12
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	462a      	mov	r2, r5
 8007892:	4b09      	ldr	r3, [pc, #36]	; (80078b8 <_vfiprintf_r+0x258>)
 8007894:	a904      	add	r1, sp, #16
 8007896:	4630      	mov	r0, r6
 8007898:	f7fd fd04 	bl	80052a4 <_printf_i>
 800789c:	e7e4      	b.n	8007868 <_vfiprintf_r+0x208>
 800789e:	bf00      	nop
 80078a0:	08007e40 	.word	0x08007e40
 80078a4:	08007e60 	.word	0x08007e60
 80078a8:	08007e20 	.word	0x08007e20
 80078ac:	08007fdc 	.word	0x08007fdc
 80078b0:	08007fe6 	.word	0x08007fe6
 80078b4:	08004d5d 	.word	0x08004d5d
 80078b8:	0800763b 	.word	0x0800763b
 80078bc:	08007fe2 	.word	0x08007fe2

080078c0 <_sbrk_r>:
 80078c0:	b538      	push	{r3, r4, r5, lr}
 80078c2:	4d06      	ldr	r5, [pc, #24]	; (80078dc <_sbrk_r+0x1c>)
 80078c4:	2300      	movs	r3, #0
 80078c6:	4604      	mov	r4, r0
 80078c8:	4608      	mov	r0, r1
 80078ca:	602b      	str	r3, [r5, #0]
 80078cc:	f7fa faf8 	bl	8001ec0 <_sbrk>
 80078d0:	1c43      	adds	r3, r0, #1
 80078d2:	d102      	bne.n	80078da <_sbrk_r+0x1a>
 80078d4:	682b      	ldr	r3, [r5, #0]
 80078d6:	b103      	cbz	r3, 80078da <_sbrk_r+0x1a>
 80078d8:	6023      	str	r3, [r4, #0]
 80078da:	bd38      	pop	{r3, r4, r5, pc}
 80078dc:	200004cc 	.word	0x200004cc

080078e0 <__sread>:
 80078e0:	b510      	push	{r4, lr}
 80078e2:	460c      	mov	r4, r1
 80078e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078e8:	f000 f922 	bl	8007b30 <_read_r>
 80078ec:	2800      	cmp	r0, #0
 80078ee:	bfab      	itete	ge
 80078f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80078f2:	89a3      	ldrhlt	r3, [r4, #12]
 80078f4:	181b      	addge	r3, r3, r0
 80078f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80078fa:	bfac      	ite	ge
 80078fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80078fe:	81a3      	strhlt	r3, [r4, #12]
 8007900:	bd10      	pop	{r4, pc}

08007902 <__swrite>:
 8007902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007906:	461f      	mov	r7, r3
 8007908:	898b      	ldrh	r3, [r1, #12]
 800790a:	05db      	lsls	r3, r3, #23
 800790c:	4605      	mov	r5, r0
 800790e:	460c      	mov	r4, r1
 8007910:	4616      	mov	r6, r2
 8007912:	d505      	bpl.n	8007920 <__swrite+0x1e>
 8007914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007918:	2302      	movs	r3, #2
 800791a:	2200      	movs	r2, #0
 800791c:	f000 f898 	bl	8007a50 <_lseek_r>
 8007920:	89a3      	ldrh	r3, [r4, #12]
 8007922:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007926:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800792a:	81a3      	strh	r3, [r4, #12]
 800792c:	4632      	mov	r2, r6
 800792e:	463b      	mov	r3, r7
 8007930:	4628      	mov	r0, r5
 8007932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007936:	f000 b817 	b.w	8007968 <_write_r>

0800793a <__sseek>:
 800793a:	b510      	push	{r4, lr}
 800793c:	460c      	mov	r4, r1
 800793e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007942:	f000 f885 	bl	8007a50 <_lseek_r>
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	bf15      	itete	ne
 800794c:	6560      	strne	r0, [r4, #84]	; 0x54
 800794e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007952:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007956:	81a3      	strheq	r3, [r4, #12]
 8007958:	bf18      	it	ne
 800795a:	81a3      	strhne	r3, [r4, #12]
 800795c:	bd10      	pop	{r4, pc}

0800795e <__sclose>:
 800795e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007962:	f000 b831 	b.w	80079c8 <_close_r>
	...

08007968 <_write_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	4d07      	ldr	r5, [pc, #28]	; (8007988 <_write_r+0x20>)
 800796c:	4604      	mov	r4, r0
 800796e:	4608      	mov	r0, r1
 8007970:	4611      	mov	r1, r2
 8007972:	2200      	movs	r2, #0
 8007974:	602a      	str	r2, [r5, #0]
 8007976:	461a      	mov	r2, r3
 8007978:	f7fa fa42 	bl	8001e00 <_write>
 800797c:	1c43      	adds	r3, r0, #1
 800797e:	d102      	bne.n	8007986 <_write_r+0x1e>
 8007980:	682b      	ldr	r3, [r5, #0]
 8007982:	b103      	cbz	r3, 8007986 <_write_r+0x1e>
 8007984:	6023      	str	r3, [r4, #0]
 8007986:	bd38      	pop	{r3, r4, r5, pc}
 8007988:	200004cc 	.word	0x200004cc

0800798c <__assert_func>:
 800798c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800798e:	4614      	mov	r4, r2
 8007990:	461a      	mov	r2, r3
 8007992:	4b09      	ldr	r3, [pc, #36]	; (80079b8 <__assert_func+0x2c>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4605      	mov	r5, r0
 8007998:	68d8      	ldr	r0, [r3, #12]
 800799a:	b14c      	cbz	r4, 80079b0 <__assert_func+0x24>
 800799c:	4b07      	ldr	r3, [pc, #28]	; (80079bc <__assert_func+0x30>)
 800799e:	9100      	str	r1, [sp, #0]
 80079a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079a4:	4906      	ldr	r1, [pc, #24]	; (80079c0 <__assert_func+0x34>)
 80079a6:	462b      	mov	r3, r5
 80079a8:	f000 f81e 	bl	80079e8 <fiprintf>
 80079ac:	f000 f8df 	bl	8007b6e <abort>
 80079b0:	4b04      	ldr	r3, [pc, #16]	; (80079c4 <__assert_func+0x38>)
 80079b2:	461c      	mov	r4, r3
 80079b4:	e7f3      	b.n	800799e <__assert_func+0x12>
 80079b6:	bf00      	nop
 80079b8:	2000000c 	.word	0x2000000c
 80079bc:	08007fed 	.word	0x08007fed
 80079c0:	08007ffa 	.word	0x08007ffa
 80079c4:	08008028 	.word	0x08008028

080079c8 <_close_r>:
 80079c8:	b538      	push	{r3, r4, r5, lr}
 80079ca:	4d06      	ldr	r5, [pc, #24]	; (80079e4 <_close_r+0x1c>)
 80079cc:	2300      	movs	r3, #0
 80079ce:	4604      	mov	r4, r0
 80079d0:	4608      	mov	r0, r1
 80079d2:	602b      	str	r3, [r5, #0]
 80079d4:	f7fa fa40 	bl	8001e58 <_close>
 80079d8:	1c43      	adds	r3, r0, #1
 80079da:	d102      	bne.n	80079e2 <_close_r+0x1a>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	b103      	cbz	r3, 80079e2 <_close_r+0x1a>
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	bd38      	pop	{r3, r4, r5, pc}
 80079e4:	200004cc 	.word	0x200004cc

080079e8 <fiprintf>:
 80079e8:	b40e      	push	{r1, r2, r3}
 80079ea:	b503      	push	{r0, r1, lr}
 80079ec:	4601      	mov	r1, r0
 80079ee:	ab03      	add	r3, sp, #12
 80079f0:	4805      	ldr	r0, [pc, #20]	; (8007a08 <fiprintf+0x20>)
 80079f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80079f6:	6800      	ldr	r0, [r0, #0]
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	f7ff fe31 	bl	8007660 <_vfiprintf_r>
 80079fe:	b002      	add	sp, #8
 8007a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a04:	b003      	add	sp, #12
 8007a06:	4770      	bx	lr
 8007a08:	2000000c 	.word	0x2000000c

08007a0c <_fstat_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4d07      	ldr	r5, [pc, #28]	; (8007a2c <_fstat_r+0x20>)
 8007a10:	2300      	movs	r3, #0
 8007a12:	4604      	mov	r4, r0
 8007a14:	4608      	mov	r0, r1
 8007a16:	4611      	mov	r1, r2
 8007a18:	602b      	str	r3, [r5, #0]
 8007a1a:	f7fa fa29 	bl	8001e70 <_fstat>
 8007a1e:	1c43      	adds	r3, r0, #1
 8007a20:	d102      	bne.n	8007a28 <_fstat_r+0x1c>
 8007a22:	682b      	ldr	r3, [r5, #0]
 8007a24:	b103      	cbz	r3, 8007a28 <_fstat_r+0x1c>
 8007a26:	6023      	str	r3, [r4, #0]
 8007a28:	bd38      	pop	{r3, r4, r5, pc}
 8007a2a:	bf00      	nop
 8007a2c:	200004cc 	.word	0x200004cc

08007a30 <_isatty_r>:
 8007a30:	b538      	push	{r3, r4, r5, lr}
 8007a32:	4d06      	ldr	r5, [pc, #24]	; (8007a4c <_isatty_r+0x1c>)
 8007a34:	2300      	movs	r3, #0
 8007a36:	4604      	mov	r4, r0
 8007a38:	4608      	mov	r0, r1
 8007a3a:	602b      	str	r3, [r5, #0]
 8007a3c:	f7fa fa28 	bl	8001e90 <_isatty>
 8007a40:	1c43      	adds	r3, r0, #1
 8007a42:	d102      	bne.n	8007a4a <_isatty_r+0x1a>
 8007a44:	682b      	ldr	r3, [r5, #0]
 8007a46:	b103      	cbz	r3, 8007a4a <_isatty_r+0x1a>
 8007a48:	6023      	str	r3, [r4, #0]
 8007a4a:	bd38      	pop	{r3, r4, r5, pc}
 8007a4c:	200004cc 	.word	0x200004cc

08007a50 <_lseek_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	4d07      	ldr	r5, [pc, #28]	; (8007a70 <_lseek_r+0x20>)
 8007a54:	4604      	mov	r4, r0
 8007a56:	4608      	mov	r0, r1
 8007a58:	4611      	mov	r1, r2
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	602a      	str	r2, [r5, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f7fa fa21 	bl	8001ea6 <_lseek>
 8007a64:	1c43      	adds	r3, r0, #1
 8007a66:	d102      	bne.n	8007a6e <_lseek_r+0x1e>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	b103      	cbz	r3, 8007a6e <_lseek_r+0x1e>
 8007a6c:	6023      	str	r3, [r4, #0]
 8007a6e:	bd38      	pop	{r3, r4, r5, pc}
 8007a70:	200004cc 	.word	0x200004cc

08007a74 <__ascii_mbtowc>:
 8007a74:	b082      	sub	sp, #8
 8007a76:	b901      	cbnz	r1, 8007a7a <__ascii_mbtowc+0x6>
 8007a78:	a901      	add	r1, sp, #4
 8007a7a:	b142      	cbz	r2, 8007a8e <__ascii_mbtowc+0x1a>
 8007a7c:	b14b      	cbz	r3, 8007a92 <__ascii_mbtowc+0x1e>
 8007a7e:	7813      	ldrb	r3, [r2, #0]
 8007a80:	600b      	str	r3, [r1, #0]
 8007a82:	7812      	ldrb	r2, [r2, #0]
 8007a84:	1e10      	subs	r0, r2, #0
 8007a86:	bf18      	it	ne
 8007a88:	2001      	movne	r0, #1
 8007a8a:	b002      	add	sp, #8
 8007a8c:	4770      	bx	lr
 8007a8e:	4610      	mov	r0, r2
 8007a90:	e7fb      	b.n	8007a8a <__ascii_mbtowc+0x16>
 8007a92:	f06f 0001 	mvn.w	r0, #1
 8007a96:	e7f8      	b.n	8007a8a <__ascii_mbtowc+0x16>

08007a98 <memmove>:
 8007a98:	4288      	cmp	r0, r1
 8007a9a:	b510      	push	{r4, lr}
 8007a9c:	eb01 0402 	add.w	r4, r1, r2
 8007aa0:	d902      	bls.n	8007aa8 <memmove+0x10>
 8007aa2:	4284      	cmp	r4, r0
 8007aa4:	4623      	mov	r3, r4
 8007aa6:	d807      	bhi.n	8007ab8 <memmove+0x20>
 8007aa8:	1e43      	subs	r3, r0, #1
 8007aaa:	42a1      	cmp	r1, r4
 8007aac:	d008      	beq.n	8007ac0 <memmove+0x28>
 8007aae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ab2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ab6:	e7f8      	b.n	8007aaa <memmove+0x12>
 8007ab8:	4402      	add	r2, r0
 8007aba:	4601      	mov	r1, r0
 8007abc:	428a      	cmp	r2, r1
 8007abe:	d100      	bne.n	8007ac2 <memmove+0x2a>
 8007ac0:	bd10      	pop	{r4, pc}
 8007ac2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ac6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007aca:	e7f7      	b.n	8007abc <memmove+0x24>

08007acc <__malloc_lock>:
 8007acc:	4801      	ldr	r0, [pc, #4]	; (8007ad4 <__malloc_lock+0x8>)
 8007ace:	f7fe bf8c 	b.w	80069ea <__retarget_lock_acquire_recursive>
 8007ad2:	bf00      	nop
 8007ad4:	200004c4 	.word	0x200004c4

08007ad8 <__malloc_unlock>:
 8007ad8:	4801      	ldr	r0, [pc, #4]	; (8007ae0 <__malloc_unlock+0x8>)
 8007ada:	f7fe bf87 	b.w	80069ec <__retarget_lock_release_recursive>
 8007ade:	bf00      	nop
 8007ae0:	200004c4 	.word	0x200004c4

08007ae4 <_realloc_r>:
 8007ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae6:	4607      	mov	r7, r0
 8007ae8:	4614      	mov	r4, r2
 8007aea:	460e      	mov	r6, r1
 8007aec:	b921      	cbnz	r1, 8007af8 <_realloc_r+0x14>
 8007aee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007af2:	4611      	mov	r1, r2
 8007af4:	f7ff bbd4 	b.w	80072a0 <_malloc_r>
 8007af8:	b922      	cbnz	r2, 8007b04 <_realloc_r+0x20>
 8007afa:	f7ff fb81 	bl	8007200 <_free_r>
 8007afe:	4625      	mov	r5, r4
 8007b00:	4628      	mov	r0, r5
 8007b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b04:	f000 f83a 	bl	8007b7c <_malloc_usable_size_r>
 8007b08:	42a0      	cmp	r0, r4
 8007b0a:	d20f      	bcs.n	8007b2c <_realloc_r+0x48>
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	4638      	mov	r0, r7
 8007b10:	f7ff fbc6 	bl	80072a0 <_malloc_r>
 8007b14:	4605      	mov	r5, r0
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d0f2      	beq.n	8007b00 <_realloc_r+0x1c>
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4622      	mov	r2, r4
 8007b1e:	f7fe ffd3 	bl	8006ac8 <memcpy>
 8007b22:	4631      	mov	r1, r6
 8007b24:	4638      	mov	r0, r7
 8007b26:	f7ff fb6b 	bl	8007200 <_free_r>
 8007b2a:	e7e9      	b.n	8007b00 <_realloc_r+0x1c>
 8007b2c:	4635      	mov	r5, r6
 8007b2e:	e7e7      	b.n	8007b00 <_realloc_r+0x1c>

08007b30 <_read_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	4d07      	ldr	r5, [pc, #28]	; (8007b50 <_read_r+0x20>)
 8007b34:	4604      	mov	r4, r0
 8007b36:	4608      	mov	r0, r1
 8007b38:	4611      	mov	r1, r2
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	602a      	str	r2, [r5, #0]
 8007b3e:	461a      	mov	r2, r3
 8007b40:	f7fa f940 	bl	8001dc4 <_read>
 8007b44:	1c43      	adds	r3, r0, #1
 8007b46:	d102      	bne.n	8007b4e <_read_r+0x1e>
 8007b48:	682b      	ldr	r3, [r5, #0]
 8007b4a:	b103      	cbz	r3, 8007b4e <_read_r+0x1e>
 8007b4c:	6023      	str	r3, [r4, #0]
 8007b4e:	bd38      	pop	{r3, r4, r5, pc}
 8007b50:	200004cc 	.word	0x200004cc

08007b54 <__ascii_wctomb>:
 8007b54:	b149      	cbz	r1, 8007b6a <__ascii_wctomb+0x16>
 8007b56:	2aff      	cmp	r2, #255	; 0xff
 8007b58:	bf85      	ittet	hi
 8007b5a:	238a      	movhi	r3, #138	; 0x8a
 8007b5c:	6003      	strhi	r3, [r0, #0]
 8007b5e:	700a      	strbls	r2, [r1, #0]
 8007b60:	f04f 30ff 	movhi.w	r0, #4294967295
 8007b64:	bf98      	it	ls
 8007b66:	2001      	movls	r0, #1
 8007b68:	4770      	bx	lr
 8007b6a:	4608      	mov	r0, r1
 8007b6c:	4770      	bx	lr

08007b6e <abort>:
 8007b6e:	b508      	push	{r3, lr}
 8007b70:	2006      	movs	r0, #6
 8007b72:	f000 f833 	bl	8007bdc <raise>
 8007b76:	2001      	movs	r0, #1
 8007b78:	f7fa f91a 	bl	8001db0 <_exit>

08007b7c <_malloc_usable_size_r>:
 8007b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b80:	1f18      	subs	r0, r3, #4
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfbc      	itt	lt
 8007b86:	580b      	ldrlt	r3, [r1, r0]
 8007b88:	18c0      	addlt	r0, r0, r3
 8007b8a:	4770      	bx	lr

08007b8c <_raise_r>:
 8007b8c:	291f      	cmp	r1, #31
 8007b8e:	b538      	push	{r3, r4, r5, lr}
 8007b90:	4604      	mov	r4, r0
 8007b92:	460d      	mov	r5, r1
 8007b94:	d904      	bls.n	8007ba0 <_raise_r+0x14>
 8007b96:	2316      	movs	r3, #22
 8007b98:	6003      	str	r3, [r0, #0]
 8007b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ba0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007ba2:	b112      	cbz	r2, 8007baa <_raise_r+0x1e>
 8007ba4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ba8:	b94b      	cbnz	r3, 8007bbe <_raise_r+0x32>
 8007baa:	4620      	mov	r0, r4
 8007bac:	f000 f830 	bl	8007c10 <_getpid_r>
 8007bb0:	462a      	mov	r2, r5
 8007bb2:	4601      	mov	r1, r0
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bba:	f000 b817 	b.w	8007bec <_kill_r>
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d00a      	beq.n	8007bd8 <_raise_r+0x4c>
 8007bc2:	1c59      	adds	r1, r3, #1
 8007bc4:	d103      	bne.n	8007bce <_raise_r+0x42>
 8007bc6:	2316      	movs	r3, #22
 8007bc8:	6003      	str	r3, [r0, #0]
 8007bca:	2001      	movs	r0, #1
 8007bcc:	e7e7      	b.n	8007b9e <_raise_r+0x12>
 8007bce:	2400      	movs	r4, #0
 8007bd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	4798      	blx	r3
 8007bd8:	2000      	movs	r0, #0
 8007bda:	e7e0      	b.n	8007b9e <_raise_r+0x12>

08007bdc <raise>:
 8007bdc:	4b02      	ldr	r3, [pc, #8]	; (8007be8 <raise+0xc>)
 8007bde:	4601      	mov	r1, r0
 8007be0:	6818      	ldr	r0, [r3, #0]
 8007be2:	f7ff bfd3 	b.w	8007b8c <_raise_r>
 8007be6:	bf00      	nop
 8007be8:	2000000c 	.word	0x2000000c

08007bec <_kill_r>:
 8007bec:	b538      	push	{r3, r4, r5, lr}
 8007bee:	4d07      	ldr	r5, [pc, #28]	; (8007c0c <_kill_r+0x20>)
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	4604      	mov	r4, r0
 8007bf4:	4608      	mov	r0, r1
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	602b      	str	r3, [r5, #0]
 8007bfa:	f7fa f8c9 	bl	8001d90 <_kill>
 8007bfe:	1c43      	adds	r3, r0, #1
 8007c00:	d102      	bne.n	8007c08 <_kill_r+0x1c>
 8007c02:	682b      	ldr	r3, [r5, #0]
 8007c04:	b103      	cbz	r3, 8007c08 <_kill_r+0x1c>
 8007c06:	6023      	str	r3, [r4, #0]
 8007c08:	bd38      	pop	{r3, r4, r5, pc}
 8007c0a:	bf00      	nop
 8007c0c:	200004cc 	.word	0x200004cc

08007c10 <_getpid_r>:
 8007c10:	f7fa b8b6 	b.w	8001d80 <_getpid>

08007c14 <_init>:
 8007c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c16:	bf00      	nop
 8007c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c1a:	bc08      	pop	{r3}
 8007c1c:	469e      	mov	lr, r3
 8007c1e:	4770      	bx	lr

08007c20 <_fini>:
 8007c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c22:	bf00      	nop
 8007c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c26:	bc08      	pop	{r3}
 8007c28:	469e      	mov	lr, r3
 8007c2a:	4770      	bx	lr
